// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
// Date        : Wed May 24 23:09:00 2023
// Host        : junningfan-B550-AORUS-PRO-AX running 64-bit Ubuntu 20.04.6 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_4_fir_stream_0_2_sim_netlist.v
// Design      : design_4_fir_stream_0_2
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xck26-sfvc784-2LV-c
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_4_fir_stream_0_2,fir_stream,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "fir_stream,Vivado 2021.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    input_r_TVALID,
    input_r_TREADY,
    input_r_TDATA,
    input_r_TLAST,
    input_r_TKEEP,
    input_r_TSTRB,
    output_r_TVALID,
    output_r_TREADY,
    output_r_TDATA,
    output_r_TLAST,
    output_r_TKEEP,
    output_r_TSTRB);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [9:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [9:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 10, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 99999001, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_4_zynq_ultra_ps_e_1_0_pl_clk1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:input_r:output_r, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_4_zynq_ultra_ps_e_1_0_pl_clk1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TVALID" *) input input_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TREADY" *) output input_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TDATA" *) input [7:0]input_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TLAST" *) input [0:0]input_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TKEEP" *) input [0:0]input_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_r TSTRB" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_r, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN design_4_zynq_ultra_ps_e_1_0_pl_clk1, INSERT_VIP 0" *) input [0:0]input_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TVALID" *) output output_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TREADY" *) input output_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TDATA" *) output [15:0]output_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TLAST" *) output [0:0]output_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TKEEP" *) output [1:0]output_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_r TSTRB" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_r, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN design_4_zynq_ultra_ps_e_1_0_pl_clk1, INSERT_VIP 0" *) output [1:0]output_r_TSTRB;

  wire \<const0> ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst_n;
  wire ap_start;
  wire [7:0]input_r_TDATA;
  wire [0:0]input_r_TLAST;
  wire input_r_TREADY;
  wire input_r_TVALID;
  wire [13:0]\^output_r_TDATA ;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire output_r_TVALID;
  wire [9:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [9:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [7:0]\^s_axi_AXILiteS_RDATA ;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [15:14]NLW_inst_output_r_TDATA_UNCONNECTED;
  wire [1:0]NLW_inst_output_r_TKEEP_UNCONNECTED;
  wire [1:0]NLW_inst_output_r_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_AXILiteS_BRESP_UNCONNECTED;
  wire [31:8]NLW_inst_s_axi_AXILiteS_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_AXILiteS_RRESP_UNCONNECTED;

  assign output_r_TDATA[15] = \<const0> ;
  assign output_r_TDATA[14] = \<const0> ;
  assign output_r_TDATA[13:0] = \^output_r_TDATA [13:0];
  assign output_r_TKEEP[1] = \<const0> ;
  assign output_r_TKEEP[0] = \<const0> ;
  assign output_r_TSTRB[1] = \<const0> ;
  assign output_r_TSTRB[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[31] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[30] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[29] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[28] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[27] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[26] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[25] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[24] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[23] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[22] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[21] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[20] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[19] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[18] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[17] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[16] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[15] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[14] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[13] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[12] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[11] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[10] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[9] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[8] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[7:0] = \^s_axi_AXILiteS_RDATA [7:0];
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "10" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "3'b001" *) 
  (* ap_ST_fsm_state2 = "3'b010" *) 
  (* ap_ST_fsm_state3 = "3'b100" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream inst
       (.ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .input_r_TDATA(input_r_TDATA),
        .input_r_TKEEP(1'b0),
        .input_r_TLAST(input_r_TLAST),
        .input_r_TREADY(input_r_TREADY),
        .input_r_TSTRB(1'b0),
        .input_r_TVALID(input_r_TVALID),
        .output_r_TDATA({NLW_inst_output_r_TDATA_UNCONNECTED[15:14],\^output_r_TDATA }),
        .output_r_TKEEP(NLW_inst_output_r_TKEEP_UNCONNECTED[1:0]),
        .output_r_TLAST(output_r_TLAST),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TSTRB(NLW_inst_output_r_TSTRB_UNCONNECTED[1:0]),
        .output_r_TVALID(output_r_TVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(NLW_inst_s_axi_AXILiteS_BRESP_UNCONNECTED[1:0]),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA({NLW_inst_s_axi_AXILiteS_RDATA_UNCONNECTED[31:8],\^s_axi_AXILiteS_RDATA }),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(NLW_inst_s_axi_AXILiteS_RRESP_UNCONNECTED[1:0]),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_AXILiteS_WDATA[7:0]}),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB({1'b0,1'b0,1'b0,s_axi_AXILiteS_WSTRB[0]}),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* C_S_AXI_AXILITES_ADDR_WIDTH = "10" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "3'b001" *) 
(* ap_ST_fsm_state2 = "3'b010" *) (* ap_ST_fsm_state3 = "3'b100" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream
   (ap_clk,
    ap_rst_n,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    input_r_TDATA,
    input_r_TVALID,
    input_r_TREADY,
    input_r_TKEEP,
    input_r_TSTRB,
    input_r_TLAST,
    output_r_TDATA,
    output_r_TVALID,
    output_r_TREADY,
    output_r_TKEEP,
    output_r_TSTRB,
    output_r_TLAST,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP);
  input ap_clk;
  input ap_rst_n;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  input [7:0]input_r_TDATA;
  input input_r_TVALID;
  output input_r_TREADY;
  input [0:0]input_r_TKEEP;
  input [0:0]input_r_TSTRB;
  input [0:0]input_r_TLAST;
  output [15:0]output_r_TDATA;
  output output_r_TVALID;
  input output_r_TREADY;
  output [1:0]output_r_TKEEP;
  output [1:0]output_r_TSTRB;
  output [0:0]output_r_TLAST;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [9:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [9:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;

  wire \<const0> ;
  wire [13:0]add_ln700_14_fu_2082_p2;
  wire [13:0]add_ln700_14_reg_2501;
  wire [13:0]add_ln700_29_fu_2116_p2;
  wire [13:0]add_ln700_29_reg_2506;
  wire [13:0]add_ln700_37_fu_2130_p2;
  wire [13:0]add_ln700_37_reg_2511;
  wire [13:0]add_ln700_44_fu_2144_p2;
  wire [13:0]add_ln700_44_reg_2516;
  wire [13:0]add_ln700_60_fu_2178_p2;
  wire [13:0]add_ln700_60_reg_2521;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [7:0]cdata;
  wire fir_stream_AXILiteS_s_axi_U_n_105;
  wire fir_stream_AXILiteS_s_axi_U_n_114;
  wire fir_stream_AXILiteS_s_axi_U_n_123;
  wire fir_stream_AXILiteS_s_axi_U_n_132;
  wire fir_stream_AXILiteS_s_axi_U_n_141;
  wire fir_stream_AXILiteS_s_axi_U_n_150;
  wire fir_stream_AXILiteS_s_axi_U_n_159;
  wire fir_stream_AXILiteS_s_axi_U_n_168;
  wire fir_stream_AXILiteS_s_axi_U_n_177;
  wire fir_stream_AXILiteS_s_axi_U_n_186;
  wire fir_stream_AXILiteS_s_axi_U_n_195;
  wire fir_stream_AXILiteS_s_axi_U_n_204;
  wire fir_stream_AXILiteS_s_axi_U_n_213;
  wire fir_stream_AXILiteS_s_axi_U_n_222;
  wire fir_stream_AXILiteS_s_axi_U_n_231;
  wire fir_stream_AXILiteS_s_axi_U_n_24;
  wire fir_stream_AXILiteS_s_axi_U_n_240;
  wire fir_stream_AXILiteS_s_axi_U_n_249;
  wire fir_stream_AXILiteS_s_axi_U_n_258;
  wire fir_stream_AXILiteS_s_axi_U_n_267;
  wire fir_stream_AXILiteS_s_axi_U_n_276;
  wire fir_stream_AXILiteS_s_axi_U_n_285;
  wire fir_stream_AXILiteS_s_axi_U_n_294;
  wire fir_stream_AXILiteS_s_axi_U_n_303;
  wire fir_stream_AXILiteS_s_axi_U_n_312;
  wire fir_stream_AXILiteS_s_axi_U_n_321;
  wire fir_stream_AXILiteS_s_axi_U_n_33;
  wire fir_stream_AXILiteS_s_axi_U_n_330;
  wire fir_stream_AXILiteS_s_axi_U_n_339;
  wire fir_stream_AXILiteS_s_axi_U_n_348;
  wire fir_stream_AXILiteS_s_axi_U_n_357;
  wire fir_stream_AXILiteS_s_axi_U_n_366;
  wire fir_stream_AXILiteS_s_axi_U_n_375;
  wire fir_stream_AXILiteS_s_axi_U_n_384;
  wire fir_stream_AXILiteS_s_axi_U_n_393;
  wire fir_stream_AXILiteS_s_axi_U_n_402;
  wire fir_stream_AXILiteS_s_axi_U_n_411;
  wire fir_stream_AXILiteS_s_axi_U_n_42;
  wire fir_stream_AXILiteS_s_axi_U_n_420;
  wire fir_stream_AXILiteS_s_axi_U_n_429;
  wire fir_stream_AXILiteS_s_axi_U_n_438;
  wire fir_stream_AXILiteS_s_axi_U_n_447;
  wire fir_stream_AXILiteS_s_axi_U_n_456;
  wire fir_stream_AXILiteS_s_axi_U_n_465;
  wire fir_stream_AXILiteS_s_axi_U_n_474;
  wire fir_stream_AXILiteS_s_axi_U_n_483;
  wire fir_stream_AXILiteS_s_axi_U_n_492;
  wire fir_stream_AXILiteS_s_axi_U_n_501;
  wire fir_stream_AXILiteS_s_axi_U_n_51;
  wire fir_stream_AXILiteS_s_axi_U_n_510;
  wire fir_stream_AXILiteS_s_axi_U_n_519;
  wire fir_stream_AXILiteS_s_axi_U_n_528;
  wire fir_stream_AXILiteS_s_axi_U_n_537;
  wire fir_stream_AXILiteS_s_axi_U_n_546;
  wire fir_stream_AXILiteS_s_axi_U_n_555;
  wire fir_stream_AXILiteS_s_axi_U_n_564;
  wire fir_stream_AXILiteS_s_axi_U_n_573;
  wire fir_stream_AXILiteS_s_axi_U_n_6;
  wire fir_stream_AXILiteS_s_axi_U_n_60;
  wire fir_stream_AXILiteS_s_axi_U_n_69;
  wire fir_stream_AXILiteS_s_axi_U_n_78;
  wire fir_stream_AXILiteS_s_axi_U_n_87;
  wire fir_stream_AXILiteS_s_axi_U_n_96;
  wire fir_stream_mac_mubkb_U10_n_0;
  wire fir_stream_mac_mubkb_U10_n_1;
  wire fir_stream_mac_mubkb_U10_n_10;
  wire fir_stream_mac_mubkb_U10_n_11;
  wire fir_stream_mac_mubkb_U10_n_12;
  wire fir_stream_mac_mubkb_U10_n_13;
  wire fir_stream_mac_mubkb_U10_n_14;
  wire fir_stream_mac_mubkb_U10_n_15;
  wire fir_stream_mac_mubkb_U10_n_16;
  wire fir_stream_mac_mubkb_U10_n_17;
  wire fir_stream_mac_mubkb_U10_n_18;
  wire fir_stream_mac_mubkb_U10_n_19;
  wire fir_stream_mac_mubkb_U10_n_2;
  wire fir_stream_mac_mubkb_U10_n_20;
  wire fir_stream_mac_mubkb_U10_n_21;
  wire fir_stream_mac_mubkb_U10_n_22;
  wire fir_stream_mac_mubkb_U10_n_23;
  wire fir_stream_mac_mubkb_U10_n_24;
  wire fir_stream_mac_mubkb_U10_n_25;
  wire fir_stream_mac_mubkb_U10_n_26;
  wire fir_stream_mac_mubkb_U10_n_27;
  wire fir_stream_mac_mubkb_U10_n_28;
  wire fir_stream_mac_mubkb_U10_n_29;
  wire fir_stream_mac_mubkb_U10_n_3;
  wire fir_stream_mac_mubkb_U10_n_30;
  wire fir_stream_mac_mubkb_U10_n_31;
  wire fir_stream_mac_mubkb_U10_n_32;
  wire fir_stream_mac_mubkb_U10_n_33;
  wire fir_stream_mac_mubkb_U10_n_4;
  wire fir_stream_mac_mubkb_U10_n_5;
  wire fir_stream_mac_mubkb_U10_n_6;
  wire fir_stream_mac_mubkb_U10_n_7;
  wire fir_stream_mac_mubkb_U10_n_8;
  wire fir_stream_mac_mubkb_U10_n_9;
  wire fir_stream_mac_mubkb_U11_n_0;
  wire fir_stream_mac_mubkb_U11_n_1;
  wire fir_stream_mac_mubkb_U11_n_10;
  wire fir_stream_mac_mubkb_U11_n_11;
  wire fir_stream_mac_mubkb_U11_n_12;
  wire fir_stream_mac_mubkb_U11_n_13;
  wire fir_stream_mac_mubkb_U11_n_14;
  wire fir_stream_mac_mubkb_U11_n_15;
  wire fir_stream_mac_mubkb_U11_n_16;
  wire fir_stream_mac_mubkb_U11_n_17;
  wire fir_stream_mac_mubkb_U11_n_18;
  wire fir_stream_mac_mubkb_U11_n_19;
  wire fir_stream_mac_mubkb_U11_n_2;
  wire fir_stream_mac_mubkb_U11_n_20;
  wire fir_stream_mac_mubkb_U11_n_21;
  wire fir_stream_mac_mubkb_U11_n_22;
  wire fir_stream_mac_mubkb_U11_n_23;
  wire fir_stream_mac_mubkb_U11_n_24;
  wire fir_stream_mac_mubkb_U11_n_25;
  wire fir_stream_mac_mubkb_U11_n_26;
  wire fir_stream_mac_mubkb_U11_n_27;
  wire fir_stream_mac_mubkb_U11_n_28;
  wire fir_stream_mac_mubkb_U11_n_29;
  wire fir_stream_mac_mubkb_U11_n_3;
  wire fir_stream_mac_mubkb_U11_n_30;
  wire fir_stream_mac_mubkb_U11_n_31;
  wire fir_stream_mac_mubkb_U11_n_4;
  wire fir_stream_mac_mubkb_U11_n_5;
  wire fir_stream_mac_mubkb_U11_n_6;
  wire fir_stream_mac_mubkb_U11_n_7;
  wire fir_stream_mac_mubkb_U11_n_8;
  wire fir_stream_mac_mubkb_U11_n_9;
  wire fir_stream_mac_mubkb_U12_n_0;
  wire fir_stream_mac_mubkb_U12_n_1;
  wire fir_stream_mac_mubkb_U12_n_10;
  wire fir_stream_mac_mubkb_U12_n_11;
  wire fir_stream_mac_mubkb_U12_n_12;
  wire fir_stream_mac_mubkb_U12_n_13;
  wire fir_stream_mac_mubkb_U12_n_14;
  wire fir_stream_mac_mubkb_U12_n_15;
  wire fir_stream_mac_mubkb_U12_n_16;
  wire fir_stream_mac_mubkb_U12_n_17;
  wire fir_stream_mac_mubkb_U12_n_18;
  wire fir_stream_mac_mubkb_U12_n_19;
  wire fir_stream_mac_mubkb_U12_n_2;
  wire fir_stream_mac_mubkb_U12_n_20;
  wire fir_stream_mac_mubkb_U12_n_21;
  wire fir_stream_mac_mubkb_U12_n_22;
  wire fir_stream_mac_mubkb_U12_n_23;
  wire fir_stream_mac_mubkb_U12_n_24;
  wire fir_stream_mac_mubkb_U12_n_25;
  wire fir_stream_mac_mubkb_U12_n_26;
  wire fir_stream_mac_mubkb_U12_n_27;
  wire fir_stream_mac_mubkb_U12_n_28;
  wire fir_stream_mac_mubkb_U12_n_29;
  wire fir_stream_mac_mubkb_U12_n_3;
  wire fir_stream_mac_mubkb_U12_n_30;
  wire fir_stream_mac_mubkb_U12_n_31;
  wire fir_stream_mac_mubkb_U12_n_4;
  wire fir_stream_mac_mubkb_U12_n_5;
  wire fir_stream_mac_mubkb_U12_n_6;
  wire fir_stream_mac_mubkb_U12_n_7;
  wire fir_stream_mac_mubkb_U12_n_8;
  wire fir_stream_mac_mubkb_U12_n_9;
  wire fir_stream_mac_mubkb_U13_n_0;
  wire fir_stream_mac_mubkb_U13_n_1;
  wire fir_stream_mac_mubkb_U13_n_10;
  wire fir_stream_mac_mubkb_U13_n_11;
  wire fir_stream_mac_mubkb_U13_n_12;
  wire fir_stream_mac_mubkb_U13_n_13;
  wire fir_stream_mac_mubkb_U13_n_14;
  wire fir_stream_mac_mubkb_U13_n_15;
  wire fir_stream_mac_mubkb_U13_n_16;
  wire fir_stream_mac_mubkb_U13_n_17;
  wire fir_stream_mac_mubkb_U13_n_18;
  wire fir_stream_mac_mubkb_U13_n_19;
  wire fir_stream_mac_mubkb_U13_n_2;
  wire fir_stream_mac_mubkb_U13_n_20;
  wire fir_stream_mac_mubkb_U13_n_21;
  wire fir_stream_mac_mubkb_U13_n_22;
  wire fir_stream_mac_mubkb_U13_n_23;
  wire fir_stream_mac_mubkb_U13_n_24;
  wire fir_stream_mac_mubkb_U13_n_25;
  wire fir_stream_mac_mubkb_U13_n_26;
  wire fir_stream_mac_mubkb_U13_n_27;
  wire fir_stream_mac_mubkb_U13_n_28;
  wire fir_stream_mac_mubkb_U13_n_29;
  wire fir_stream_mac_mubkb_U13_n_3;
  wire fir_stream_mac_mubkb_U13_n_30;
  wire fir_stream_mac_mubkb_U13_n_31;
  wire fir_stream_mac_mubkb_U13_n_4;
  wire fir_stream_mac_mubkb_U13_n_5;
  wire fir_stream_mac_mubkb_U13_n_6;
  wire fir_stream_mac_mubkb_U13_n_7;
  wire fir_stream_mac_mubkb_U13_n_8;
  wire fir_stream_mac_mubkb_U13_n_9;
  wire fir_stream_mac_mubkb_U14_n_0;
  wire fir_stream_mac_mubkb_U14_n_1;
  wire fir_stream_mac_mubkb_U14_n_10;
  wire fir_stream_mac_mubkb_U14_n_11;
  wire fir_stream_mac_mubkb_U14_n_12;
  wire fir_stream_mac_mubkb_U14_n_13;
  wire fir_stream_mac_mubkb_U14_n_14;
  wire fir_stream_mac_mubkb_U14_n_15;
  wire fir_stream_mac_mubkb_U14_n_16;
  wire fir_stream_mac_mubkb_U14_n_17;
  wire fir_stream_mac_mubkb_U14_n_18;
  wire fir_stream_mac_mubkb_U14_n_19;
  wire fir_stream_mac_mubkb_U14_n_2;
  wire fir_stream_mac_mubkb_U14_n_20;
  wire fir_stream_mac_mubkb_U14_n_21;
  wire fir_stream_mac_mubkb_U14_n_22;
  wire fir_stream_mac_mubkb_U14_n_23;
  wire fir_stream_mac_mubkb_U14_n_24;
  wire fir_stream_mac_mubkb_U14_n_25;
  wire fir_stream_mac_mubkb_U14_n_26;
  wire fir_stream_mac_mubkb_U14_n_27;
  wire fir_stream_mac_mubkb_U14_n_28;
  wire fir_stream_mac_mubkb_U14_n_29;
  wire fir_stream_mac_mubkb_U14_n_3;
  wire fir_stream_mac_mubkb_U14_n_30;
  wire fir_stream_mac_mubkb_U14_n_31;
  wire fir_stream_mac_mubkb_U14_n_32;
  wire fir_stream_mac_mubkb_U14_n_33;
  wire fir_stream_mac_mubkb_U14_n_4;
  wire fir_stream_mac_mubkb_U14_n_5;
  wire fir_stream_mac_mubkb_U14_n_6;
  wire fir_stream_mac_mubkb_U14_n_7;
  wire fir_stream_mac_mubkb_U14_n_8;
  wire fir_stream_mac_mubkb_U14_n_9;
  wire fir_stream_mac_mubkb_U15_n_0;
  wire fir_stream_mac_mubkb_U15_n_1;
  wire fir_stream_mac_mubkb_U15_n_10;
  wire fir_stream_mac_mubkb_U15_n_11;
  wire fir_stream_mac_mubkb_U15_n_12;
  wire fir_stream_mac_mubkb_U15_n_13;
  wire fir_stream_mac_mubkb_U15_n_14;
  wire fir_stream_mac_mubkb_U15_n_15;
  wire fir_stream_mac_mubkb_U15_n_16;
  wire fir_stream_mac_mubkb_U15_n_17;
  wire fir_stream_mac_mubkb_U15_n_18;
  wire fir_stream_mac_mubkb_U15_n_19;
  wire fir_stream_mac_mubkb_U15_n_2;
  wire fir_stream_mac_mubkb_U15_n_20;
  wire fir_stream_mac_mubkb_U15_n_21;
  wire fir_stream_mac_mubkb_U15_n_22;
  wire fir_stream_mac_mubkb_U15_n_23;
  wire fir_stream_mac_mubkb_U15_n_24;
  wire fir_stream_mac_mubkb_U15_n_25;
  wire fir_stream_mac_mubkb_U15_n_26;
  wire fir_stream_mac_mubkb_U15_n_27;
  wire fir_stream_mac_mubkb_U15_n_28;
  wire fir_stream_mac_mubkb_U15_n_29;
  wire fir_stream_mac_mubkb_U15_n_3;
  wire fir_stream_mac_mubkb_U15_n_30;
  wire fir_stream_mac_mubkb_U15_n_31;
  wire fir_stream_mac_mubkb_U15_n_4;
  wire fir_stream_mac_mubkb_U15_n_5;
  wire fir_stream_mac_mubkb_U15_n_6;
  wire fir_stream_mac_mubkb_U15_n_7;
  wire fir_stream_mac_mubkb_U15_n_8;
  wire fir_stream_mac_mubkb_U15_n_9;
  wire fir_stream_mac_mubkb_U16_n_0;
  wire fir_stream_mac_mubkb_U16_n_1;
  wire fir_stream_mac_mubkb_U16_n_10;
  wire fir_stream_mac_mubkb_U16_n_11;
  wire fir_stream_mac_mubkb_U16_n_12;
  wire fir_stream_mac_mubkb_U16_n_13;
  wire fir_stream_mac_mubkb_U16_n_14;
  wire fir_stream_mac_mubkb_U16_n_15;
  wire fir_stream_mac_mubkb_U16_n_16;
  wire fir_stream_mac_mubkb_U16_n_17;
  wire fir_stream_mac_mubkb_U16_n_18;
  wire fir_stream_mac_mubkb_U16_n_19;
  wire fir_stream_mac_mubkb_U16_n_2;
  wire fir_stream_mac_mubkb_U16_n_20;
  wire fir_stream_mac_mubkb_U16_n_21;
  wire fir_stream_mac_mubkb_U16_n_22;
  wire fir_stream_mac_mubkb_U16_n_23;
  wire fir_stream_mac_mubkb_U16_n_24;
  wire fir_stream_mac_mubkb_U16_n_25;
  wire fir_stream_mac_mubkb_U16_n_26;
  wire fir_stream_mac_mubkb_U16_n_27;
  wire fir_stream_mac_mubkb_U16_n_28;
  wire fir_stream_mac_mubkb_U16_n_29;
  wire fir_stream_mac_mubkb_U16_n_3;
  wire fir_stream_mac_mubkb_U16_n_30;
  wire fir_stream_mac_mubkb_U16_n_31;
  wire fir_stream_mac_mubkb_U16_n_4;
  wire fir_stream_mac_mubkb_U16_n_5;
  wire fir_stream_mac_mubkb_U16_n_6;
  wire fir_stream_mac_mubkb_U16_n_7;
  wire fir_stream_mac_mubkb_U16_n_8;
  wire fir_stream_mac_mubkb_U16_n_9;
  wire fir_stream_mac_mubkb_U17_n_0;
  wire fir_stream_mac_mubkb_U17_n_1;
  wire fir_stream_mac_mubkb_U17_n_10;
  wire fir_stream_mac_mubkb_U17_n_11;
  wire fir_stream_mac_mubkb_U17_n_12;
  wire fir_stream_mac_mubkb_U17_n_13;
  wire fir_stream_mac_mubkb_U17_n_14;
  wire fir_stream_mac_mubkb_U17_n_15;
  wire fir_stream_mac_mubkb_U17_n_16;
  wire fir_stream_mac_mubkb_U17_n_17;
  wire fir_stream_mac_mubkb_U17_n_18;
  wire fir_stream_mac_mubkb_U17_n_19;
  wire fir_stream_mac_mubkb_U17_n_2;
  wire fir_stream_mac_mubkb_U17_n_20;
  wire fir_stream_mac_mubkb_U17_n_21;
  wire fir_stream_mac_mubkb_U17_n_22;
  wire fir_stream_mac_mubkb_U17_n_23;
  wire fir_stream_mac_mubkb_U17_n_24;
  wire fir_stream_mac_mubkb_U17_n_25;
  wire fir_stream_mac_mubkb_U17_n_26;
  wire fir_stream_mac_mubkb_U17_n_27;
  wire fir_stream_mac_mubkb_U17_n_28;
  wire fir_stream_mac_mubkb_U17_n_29;
  wire fir_stream_mac_mubkb_U17_n_3;
  wire fir_stream_mac_mubkb_U17_n_30;
  wire fir_stream_mac_mubkb_U17_n_31;
  wire fir_stream_mac_mubkb_U17_n_32;
  wire fir_stream_mac_mubkb_U17_n_4;
  wire fir_stream_mac_mubkb_U17_n_5;
  wire fir_stream_mac_mubkb_U17_n_6;
  wire fir_stream_mac_mubkb_U17_n_7;
  wire fir_stream_mac_mubkb_U17_n_8;
  wire fir_stream_mac_mubkb_U17_n_9;
  wire fir_stream_mac_mubkb_U18_n_0;
  wire fir_stream_mac_mubkb_U18_n_1;
  wire fir_stream_mac_mubkb_U18_n_10;
  wire fir_stream_mac_mubkb_U18_n_11;
  wire fir_stream_mac_mubkb_U18_n_12;
  wire fir_stream_mac_mubkb_U18_n_13;
  wire fir_stream_mac_mubkb_U18_n_14;
  wire fir_stream_mac_mubkb_U18_n_15;
  wire fir_stream_mac_mubkb_U18_n_16;
  wire fir_stream_mac_mubkb_U18_n_17;
  wire fir_stream_mac_mubkb_U18_n_18;
  wire fir_stream_mac_mubkb_U18_n_19;
  wire fir_stream_mac_mubkb_U18_n_2;
  wire fir_stream_mac_mubkb_U18_n_20;
  wire fir_stream_mac_mubkb_U18_n_21;
  wire fir_stream_mac_mubkb_U18_n_22;
  wire fir_stream_mac_mubkb_U18_n_3;
  wire fir_stream_mac_mubkb_U18_n_4;
  wire fir_stream_mac_mubkb_U18_n_5;
  wire fir_stream_mac_mubkb_U18_n_6;
  wire fir_stream_mac_mubkb_U18_n_7;
  wire fir_stream_mac_mubkb_U18_n_8;
  wire fir_stream_mac_mubkb_U18_n_9;
  wire fir_stream_mac_mubkb_U19_n_0;
  wire fir_stream_mac_mubkb_U19_n_1;
  wire fir_stream_mac_mubkb_U19_n_10;
  wire fir_stream_mac_mubkb_U19_n_11;
  wire fir_stream_mac_mubkb_U19_n_12;
  wire fir_stream_mac_mubkb_U19_n_13;
  wire fir_stream_mac_mubkb_U19_n_14;
  wire fir_stream_mac_mubkb_U19_n_15;
  wire fir_stream_mac_mubkb_U19_n_16;
  wire fir_stream_mac_mubkb_U19_n_17;
  wire fir_stream_mac_mubkb_U19_n_18;
  wire fir_stream_mac_mubkb_U19_n_19;
  wire fir_stream_mac_mubkb_U19_n_2;
  wire fir_stream_mac_mubkb_U19_n_20;
  wire fir_stream_mac_mubkb_U19_n_21;
  wire fir_stream_mac_mubkb_U19_n_22;
  wire fir_stream_mac_mubkb_U19_n_23;
  wire fir_stream_mac_mubkb_U19_n_24;
  wire fir_stream_mac_mubkb_U19_n_25;
  wire fir_stream_mac_mubkb_U19_n_26;
  wire fir_stream_mac_mubkb_U19_n_27;
  wire fir_stream_mac_mubkb_U19_n_28;
  wire fir_stream_mac_mubkb_U19_n_29;
  wire fir_stream_mac_mubkb_U19_n_3;
  wire fir_stream_mac_mubkb_U19_n_30;
  wire fir_stream_mac_mubkb_U19_n_31;
  wire fir_stream_mac_mubkb_U19_n_32;
  wire fir_stream_mac_mubkb_U19_n_33;
  wire fir_stream_mac_mubkb_U19_n_4;
  wire fir_stream_mac_mubkb_U19_n_5;
  wire fir_stream_mac_mubkb_U19_n_6;
  wire fir_stream_mac_mubkb_U19_n_7;
  wire fir_stream_mac_mubkb_U19_n_8;
  wire fir_stream_mac_mubkb_U19_n_9;
  wire fir_stream_mac_mubkb_U20_n_0;
  wire fir_stream_mac_mubkb_U20_n_1;
  wire fir_stream_mac_mubkb_U20_n_10;
  wire fir_stream_mac_mubkb_U20_n_11;
  wire fir_stream_mac_mubkb_U20_n_12;
  wire fir_stream_mac_mubkb_U20_n_13;
  wire fir_stream_mac_mubkb_U20_n_14;
  wire fir_stream_mac_mubkb_U20_n_15;
  wire fir_stream_mac_mubkb_U20_n_16;
  wire fir_stream_mac_mubkb_U20_n_17;
  wire fir_stream_mac_mubkb_U20_n_18;
  wire fir_stream_mac_mubkb_U20_n_19;
  wire fir_stream_mac_mubkb_U20_n_2;
  wire fir_stream_mac_mubkb_U20_n_20;
  wire fir_stream_mac_mubkb_U20_n_21;
  wire fir_stream_mac_mubkb_U20_n_22;
  wire fir_stream_mac_mubkb_U20_n_23;
  wire fir_stream_mac_mubkb_U20_n_24;
  wire fir_stream_mac_mubkb_U20_n_25;
  wire fir_stream_mac_mubkb_U20_n_26;
  wire fir_stream_mac_mubkb_U20_n_27;
  wire fir_stream_mac_mubkb_U20_n_28;
  wire fir_stream_mac_mubkb_U20_n_29;
  wire fir_stream_mac_mubkb_U20_n_3;
  wire fir_stream_mac_mubkb_U20_n_30;
  wire fir_stream_mac_mubkb_U20_n_31;
  wire fir_stream_mac_mubkb_U20_n_4;
  wire fir_stream_mac_mubkb_U20_n_5;
  wire fir_stream_mac_mubkb_U20_n_6;
  wire fir_stream_mac_mubkb_U20_n_7;
  wire fir_stream_mac_mubkb_U20_n_8;
  wire fir_stream_mac_mubkb_U20_n_9;
  wire fir_stream_mac_mubkb_U21_n_0;
  wire fir_stream_mac_mubkb_U21_n_1;
  wire fir_stream_mac_mubkb_U21_n_10;
  wire fir_stream_mac_mubkb_U21_n_11;
  wire fir_stream_mac_mubkb_U21_n_12;
  wire fir_stream_mac_mubkb_U21_n_13;
  wire fir_stream_mac_mubkb_U21_n_14;
  wire fir_stream_mac_mubkb_U21_n_15;
  wire fir_stream_mac_mubkb_U21_n_16;
  wire fir_stream_mac_mubkb_U21_n_17;
  wire fir_stream_mac_mubkb_U21_n_18;
  wire fir_stream_mac_mubkb_U21_n_19;
  wire fir_stream_mac_mubkb_U21_n_2;
  wire fir_stream_mac_mubkb_U21_n_20;
  wire fir_stream_mac_mubkb_U21_n_21;
  wire fir_stream_mac_mubkb_U21_n_22;
  wire fir_stream_mac_mubkb_U21_n_23;
  wire fir_stream_mac_mubkb_U21_n_24;
  wire fir_stream_mac_mubkb_U21_n_25;
  wire fir_stream_mac_mubkb_U21_n_26;
  wire fir_stream_mac_mubkb_U21_n_27;
  wire fir_stream_mac_mubkb_U21_n_28;
  wire fir_stream_mac_mubkb_U21_n_29;
  wire fir_stream_mac_mubkb_U21_n_3;
  wire fir_stream_mac_mubkb_U21_n_30;
  wire fir_stream_mac_mubkb_U21_n_31;
  wire fir_stream_mac_mubkb_U21_n_32;
  wire fir_stream_mac_mubkb_U21_n_4;
  wire fir_stream_mac_mubkb_U21_n_5;
  wire fir_stream_mac_mubkb_U21_n_6;
  wire fir_stream_mac_mubkb_U21_n_7;
  wire fir_stream_mac_mubkb_U21_n_8;
  wire fir_stream_mac_mubkb_U21_n_9;
  wire fir_stream_mac_mubkb_U22_n_0;
  wire fir_stream_mac_mubkb_U22_n_1;
  wire fir_stream_mac_mubkb_U22_n_10;
  wire fir_stream_mac_mubkb_U22_n_11;
  wire fir_stream_mac_mubkb_U22_n_12;
  wire fir_stream_mac_mubkb_U22_n_13;
  wire fir_stream_mac_mubkb_U22_n_14;
  wire fir_stream_mac_mubkb_U22_n_15;
  wire fir_stream_mac_mubkb_U22_n_16;
  wire fir_stream_mac_mubkb_U22_n_17;
  wire fir_stream_mac_mubkb_U22_n_18;
  wire fir_stream_mac_mubkb_U22_n_19;
  wire fir_stream_mac_mubkb_U22_n_2;
  wire fir_stream_mac_mubkb_U22_n_20;
  wire fir_stream_mac_mubkb_U22_n_21;
  wire fir_stream_mac_mubkb_U22_n_22;
  wire fir_stream_mac_mubkb_U22_n_3;
  wire fir_stream_mac_mubkb_U22_n_4;
  wire fir_stream_mac_mubkb_U22_n_5;
  wire fir_stream_mac_mubkb_U22_n_6;
  wire fir_stream_mac_mubkb_U22_n_7;
  wire fir_stream_mac_mubkb_U22_n_8;
  wire fir_stream_mac_mubkb_U22_n_9;
  wire fir_stream_mac_mubkb_U23_n_0;
  wire fir_stream_mac_mubkb_U23_n_1;
  wire fir_stream_mac_mubkb_U23_n_10;
  wire fir_stream_mac_mubkb_U23_n_11;
  wire fir_stream_mac_mubkb_U23_n_12;
  wire fir_stream_mac_mubkb_U23_n_13;
  wire fir_stream_mac_mubkb_U23_n_14;
  wire fir_stream_mac_mubkb_U23_n_15;
  wire fir_stream_mac_mubkb_U23_n_16;
  wire fir_stream_mac_mubkb_U23_n_17;
  wire fir_stream_mac_mubkb_U23_n_18;
  wire fir_stream_mac_mubkb_U23_n_19;
  wire fir_stream_mac_mubkb_U23_n_2;
  wire fir_stream_mac_mubkb_U23_n_20;
  wire fir_stream_mac_mubkb_U23_n_21;
  wire fir_stream_mac_mubkb_U23_n_22;
  wire fir_stream_mac_mubkb_U23_n_23;
  wire fir_stream_mac_mubkb_U23_n_24;
  wire fir_stream_mac_mubkb_U23_n_25;
  wire fir_stream_mac_mubkb_U23_n_26;
  wire fir_stream_mac_mubkb_U23_n_27;
  wire fir_stream_mac_mubkb_U23_n_28;
  wire fir_stream_mac_mubkb_U23_n_29;
  wire fir_stream_mac_mubkb_U23_n_3;
  wire fir_stream_mac_mubkb_U23_n_30;
  wire fir_stream_mac_mubkb_U23_n_31;
  wire fir_stream_mac_mubkb_U23_n_32;
  wire fir_stream_mac_mubkb_U23_n_33;
  wire fir_stream_mac_mubkb_U23_n_4;
  wire fir_stream_mac_mubkb_U23_n_5;
  wire fir_stream_mac_mubkb_U23_n_6;
  wire fir_stream_mac_mubkb_U23_n_7;
  wire fir_stream_mac_mubkb_U23_n_8;
  wire fir_stream_mac_mubkb_U23_n_9;
  wire fir_stream_mac_mubkb_U24_n_0;
  wire fir_stream_mac_mubkb_U24_n_1;
  wire fir_stream_mac_mubkb_U24_n_10;
  wire fir_stream_mac_mubkb_U24_n_11;
  wire fir_stream_mac_mubkb_U24_n_12;
  wire fir_stream_mac_mubkb_U24_n_13;
  wire fir_stream_mac_mubkb_U24_n_14;
  wire fir_stream_mac_mubkb_U24_n_15;
  wire fir_stream_mac_mubkb_U24_n_16;
  wire fir_stream_mac_mubkb_U24_n_17;
  wire fir_stream_mac_mubkb_U24_n_18;
  wire fir_stream_mac_mubkb_U24_n_19;
  wire fir_stream_mac_mubkb_U24_n_2;
  wire fir_stream_mac_mubkb_U24_n_20;
  wire fir_stream_mac_mubkb_U24_n_21;
  wire fir_stream_mac_mubkb_U24_n_22;
  wire fir_stream_mac_mubkb_U24_n_23;
  wire fir_stream_mac_mubkb_U24_n_24;
  wire fir_stream_mac_mubkb_U24_n_25;
  wire fir_stream_mac_mubkb_U24_n_26;
  wire fir_stream_mac_mubkb_U24_n_27;
  wire fir_stream_mac_mubkb_U24_n_28;
  wire fir_stream_mac_mubkb_U24_n_29;
  wire fir_stream_mac_mubkb_U24_n_3;
  wire fir_stream_mac_mubkb_U24_n_30;
  wire fir_stream_mac_mubkb_U24_n_31;
  wire fir_stream_mac_mubkb_U24_n_4;
  wire fir_stream_mac_mubkb_U24_n_5;
  wire fir_stream_mac_mubkb_U24_n_6;
  wire fir_stream_mac_mubkb_U24_n_7;
  wire fir_stream_mac_mubkb_U24_n_8;
  wire fir_stream_mac_mubkb_U24_n_9;
  wire fir_stream_mac_mubkb_U25_n_0;
  wire fir_stream_mac_mubkb_U25_n_1;
  wire fir_stream_mac_mubkb_U25_n_10;
  wire fir_stream_mac_mubkb_U25_n_11;
  wire fir_stream_mac_mubkb_U25_n_12;
  wire fir_stream_mac_mubkb_U25_n_13;
  wire fir_stream_mac_mubkb_U25_n_14;
  wire fir_stream_mac_mubkb_U25_n_15;
  wire fir_stream_mac_mubkb_U25_n_16;
  wire fir_stream_mac_mubkb_U25_n_17;
  wire fir_stream_mac_mubkb_U25_n_2;
  wire fir_stream_mac_mubkb_U25_n_3;
  wire fir_stream_mac_mubkb_U25_n_4;
  wire fir_stream_mac_mubkb_U25_n_5;
  wire fir_stream_mac_mubkb_U25_n_6;
  wire fir_stream_mac_mubkb_U25_n_7;
  wire fir_stream_mac_mubkb_U25_n_8;
  wire fir_stream_mac_mubkb_U25_n_9;
  wire fir_stream_mac_mubkb_U26_n_0;
  wire fir_stream_mac_mubkb_U26_n_1;
  wire fir_stream_mac_mubkb_U26_n_10;
  wire fir_stream_mac_mubkb_U26_n_11;
  wire fir_stream_mac_mubkb_U26_n_12;
  wire fir_stream_mac_mubkb_U26_n_13;
  wire fir_stream_mac_mubkb_U26_n_14;
  wire fir_stream_mac_mubkb_U26_n_15;
  wire fir_stream_mac_mubkb_U26_n_16;
  wire fir_stream_mac_mubkb_U26_n_17;
  wire fir_stream_mac_mubkb_U26_n_18;
  wire fir_stream_mac_mubkb_U26_n_19;
  wire fir_stream_mac_mubkb_U26_n_2;
  wire fir_stream_mac_mubkb_U26_n_20;
  wire fir_stream_mac_mubkb_U26_n_21;
  wire fir_stream_mac_mubkb_U26_n_22;
  wire fir_stream_mac_mubkb_U26_n_23;
  wire fir_stream_mac_mubkb_U26_n_24;
  wire fir_stream_mac_mubkb_U26_n_25;
  wire fir_stream_mac_mubkb_U26_n_26;
  wire fir_stream_mac_mubkb_U26_n_27;
  wire fir_stream_mac_mubkb_U26_n_28;
  wire fir_stream_mac_mubkb_U26_n_29;
  wire fir_stream_mac_mubkb_U26_n_3;
  wire fir_stream_mac_mubkb_U26_n_30;
  wire fir_stream_mac_mubkb_U26_n_31;
  wire fir_stream_mac_mubkb_U26_n_32;
  wire fir_stream_mac_mubkb_U26_n_33;
  wire fir_stream_mac_mubkb_U26_n_4;
  wire fir_stream_mac_mubkb_U26_n_5;
  wire fir_stream_mac_mubkb_U26_n_6;
  wire fir_stream_mac_mubkb_U26_n_7;
  wire fir_stream_mac_mubkb_U26_n_8;
  wire fir_stream_mac_mubkb_U26_n_9;
  wire fir_stream_mac_mubkb_U27_n_0;
  wire fir_stream_mac_mubkb_U27_n_1;
  wire fir_stream_mac_mubkb_U27_n_10;
  wire fir_stream_mac_mubkb_U27_n_11;
  wire fir_stream_mac_mubkb_U27_n_12;
  wire fir_stream_mac_mubkb_U27_n_13;
  wire fir_stream_mac_mubkb_U27_n_14;
  wire fir_stream_mac_mubkb_U27_n_15;
  wire fir_stream_mac_mubkb_U27_n_16;
  wire fir_stream_mac_mubkb_U27_n_17;
  wire fir_stream_mac_mubkb_U27_n_18;
  wire fir_stream_mac_mubkb_U27_n_19;
  wire fir_stream_mac_mubkb_U27_n_2;
  wire fir_stream_mac_mubkb_U27_n_20;
  wire fir_stream_mac_mubkb_U27_n_21;
  wire fir_stream_mac_mubkb_U27_n_22;
  wire fir_stream_mac_mubkb_U27_n_23;
  wire fir_stream_mac_mubkb_U27_n_24;
  wire fir_stream_mac_mubkb_U27_n_25;
  wire fir_stream_mac_mubkb_U27_n_26;
  wire fir_stream_mac_mubkb_U27_n_27;
  wire fir_stream_mac_mubkb_U27_n_28;
  wire fir_stream_mac_mubkb_U27_n_29;
  wire fir_stream_mac_mubkb_U27_n_3;
  wire fir_stream_mac_mubkb_U27_n_30;
  wire fir_stream_mac_mubkb_U27_n_31;
  wire fir_stream_mac_mubkb_U27_n_4;
  wire fir_stream_mac_mubkb_U27_n_5;
  wire fir_stream_mac_mubkb_U27_n_6;
  wire fir_stream_mac_mubkb_U27_n_7;
  wire fir_stream_mac_mubkb_U27_n_8;
  wire fir_stream_mac_mubkb_U27_n_9;
  wire fir_stream_mac_mubkb_U28_n_0;
  wire fir_stream_mac_mubkb_U28_n_1;
  wire fir_stream_mac_mubkb_U28_n_10;
  wire fir_stream_mac_mubkb_U28_n_11;
  wire fir_stream_mac_mubkb_U28_n_12;
  wire fir_stream_mac_mubkb_U28_n_13;
  wire fir_stream_mac_mubkb_U28_n_14;
  wire fir_stream_mac_mubkb_U28_n_15;
  wire fir_stream_mac_mubkb_U28_n_16;
  wire fir_stream_mac_mubkb_U28_n_17;
  wire fir_stream_mac_mubkb_U28_n_18;
  wire fir_stream_mac_mubkb_U28_n_19;
  wire fir_stream_mac_mubkb_U28_n_2;
  wire fir_stream_mac_mubkb_U28_n_20;
  wire fir_stream_mac_mubkb_U28_n_21;
  wire fir_stream_mac_mubkb_U28_n_22;
  wire fir_stream_mac_mubkb_U28_n_23;
  wire fir_stream_mac_mubkb_U28_n_24;
  wire fir_stream_mac_mubkb_U28_n_25;
  wire fir_stream_mac_mubkb_U28_n_26;
  wire fir_stream_mac_mubkb_U28_n_27;
  wire fir_stream_mac_mubkb_U28_n_28;
  wire fir_stream_mac_mubkb_U28_n_29;
  wire fir_stream_mac_mubkb_U28_n_3;
  wire fir_stream_mac_mubkb_U28_n_30;
  wire fir_stream_mac_mubkb_U28_n_31;
  wire fir_stream_mac_mubkb_U28_n_4;
  wire fir_stream_mac_mubkb_U28_n_5;
  wire fir_stream_mac_mubkb_U28_n_6;
  wire fir_stream_mac_mubkb_U28_n_7;
  wire fir_stream_mac_mubkb_U28_n_8;
  wire fir_stream_mac_mubkb_U28_n_9;
  wire fir_stream_mac_mubkb_U29_n_0;
  wire fir_stream_mac_mubkb_U29_n_1;
  wire fir_stream_mac_mubkb_U29_n_10;
  wire fir_stream_mac_mubkb_U29_n_11;
  wire fir_stream_mac_mubkb_U29_n_12;
  wire fir_stream_mac_mubkb_U29_n_13;
  wire fir_stream_mac_mubkb_U29_n_14;
  wire fir_stream_mac_mubkb_U29_n_15;
  wire fir_stream_mac_mubkb_U29_n_16;
  wire fir_stream_mac_mubkb_U29_n_17;
  wire fir_stream_mac_mubkb_U29_n_18;
  wire fir_stream_mac_mubkb_U29_n_19;
  wire fir_stream_mac_mubkb_U29_n_2;
  wire fir_stream_mac_mubkb_U29_n_20;
  wire fir_stream_mac_mubkb_U29_n_21;
  wire fir_stream_mac_mubkb_U29_n_22;
  wire fir_stream_mac_mubkb_U29_n_23;
  wire fir_stream_mac_mubkb_U29_n_24;
  wire fir_stream_mac_mubkb_U29_n_25;
  wire fir_stream_mac_mubkb_U29_n_26;
  wire fir_stream_mac_mubkb_U29_n_27;
  wire fir_stream_mac_mubkb_U29_n_28;
  wire fir_stream_mac_mubkb_U29_n_29;
  wire fir_stream_mac_mubkb_U29_n_3;
  wire fir_stream_mac_mubkb_U29_n_30;
  wire fir_stream_mac_mubkb_U29_n_31;
  wire fir_stream_mac_mubkb_U29_n_4;
  wire fir_stream_mac_mubkb_U29_n_5;
  wire fir_stream_mac_mubkb_U29_n_6;
  wire fir_stream_mac_mubkb_U29_n_7;
  wire fir_stream_mac_mubkb_U29_n_8;
  wire fir_stream_mac_mubkb_U29_n_9;
  wire fir_stream_mac_mubkb_U2_n_0;
  wire fir_stream_mac_mubkb_U2_n_1;
  wire fir_stream_mac_mubkb_U2_n_10;
  wire fir_stream_mac_mubkb_U2_n_11;
  wire fir_stream_mac_mubkb_U2_n_12;
  wire fir_stream_mac_mubkb_U2_n_13;
  wire fir_stream_mac_mubkb_U2_n_14;
  wire fir_stream_mac_mubkb_U2_n_15;
  wire fir_stream_mac_mubkb_U2_n_16;
  wire fir_stream_mac_mubkb_U2_n_17;
  wire fir_stream_mac_mubkb_U2_n_18;
  wire fir_stream_mac_mubkb_U2_n_19;
  wire fir_stream_mac_mubkb_U2_n_2;
  wire fir_stream_mac_mubkb_U2_n_20;
  wire fir_stream_mac_mubkb_U2_n_21;
  wire fir_stream_mac_mubkb_U2_n_22;
  wire fir_stream_mac_mubkb_U2_n_23;
  wire fir_stream_mac_mubkb_U2_n_24;
  wire fir_stream_mac_mubkb_U2_n_25;
  wire fir_stream_mac_mubkb_U2_n_26;
  wire fir_stream_mac_mubkb_U2_n_27;
  wire fir_stream_mac_mubkb_U2_n_28;
  wire fir_stream_mac_mubkb_U2_n_29;
  wire fir_stream_mac_mubkb_U2_n_3;
  wire fir_stream_mac_mubkb_U2_n_30;
  wire fir_stream_mac_mubkb_U2_n_31;
  wire fir_stream_mac_mubkb_U2_n_32;
  wire fir_stream_mac_mubkb_U2_n_33;
  wire fir_stream_mac_mubkb_U2_n_4;
  wire fir_stream_mac_mubkb_U2_n_5;
  wire fir_stream_mac_mubkb_U2_n_6;
  wire fir_stream_mac_mubkb_U2_n_7;
  wire fir_stream_mac_mubkb_U2_n_8;
  wire fir_stream_mac_mubkb_U2_n_9;
  wire fir_stream_mac_mubkb_U30_n_0;
  wire fir_stream_mac_mubkb_U30_n_1;
  wire fir_stream_mac_mubkb_U30_n_10;
  wire fir_stream_mac_mubkb_U30_n_11;
  wire fir_stream_mac_mubkb_U30_n_12;
  wire fir_stream_mac_mubkb_U30_n_13;
  wire fir_stream_mac_mubkb_U30_n_14;
  wire fir_stream_mac_mubkb_U30_n_15;
  wire fir_stream_mac_mubkb_U30_n_16;
  wire fir_stream_mac_mubkb_U30_n_17;
  wire fir_stream_mac_mubkb_U30_n_18;
  wire fir_stream_mac_mubkb_U30_n_19;
  wire fir_stream_mac_mubkb_U30_n_2;
  wire fir_stream_mac_mubkb_U30_n_20;
  wire fir_stream_mac_mubkb_U30_n_21;
  wire fir_stream_mac_mubkb_U30_n_22;
  wire fir_stream_mac_mubkb_U30_n_23;
  wire fir_stream_mac_mubkb_U30_n_24;
  wire fir_stream_mac_mubkb_U30_n_25;
  wire fir_stream_mac_mubkb_U30_n_26;
  wire fir_stream_mac_mubkb_U30_n_27;
  wire fir_stream_mac_mubkb_U30_n_28;
  wire fir_stream_mac_mubkb_U30_n_29;
  wire fir_stream_mac_mubkb_U30_n_3;
  wire fir_stream_mac_mubkb_U30_n_30;
  wire fir_stream_mac_mubkb_U30_n_31;
  wire fir_stream_mac_mubkb_U30_n_32;
  wire fir_stream_mac_mubkb_U30_n_33;
  wire fir_stream_mac_mubkb_U30_n_4;
  wire fir_stream_mac_mubkb_U30_n_5;
  wire fir_stream_mac_mubkb_U30_n_6;
  wire fir_stream_mac_mubkb_U30_n_7;
  wire fir_stream_mac_mubkb_U30_n_8;
  wire fir_stream_mac_mubkb_U30_n_9;
  wire fir_stream_mac_mubkb_U31_n_0;
  wire fir_stream_mac_mubkb_U31_n_1;
  wire fir_stream_mac_mubkb_U31_n_10;
  wire fir_stream_mac_mubkb_U31_n_11;
  wire fir_stream_mac_mubkb_U31_n_12;
  wire fir_stream_mac_mubkb_U31_n_13;
  wire fir_stream_mac_mubkb_U31_n_14;
  wire fir_stream_mac_mubkb_U31_n_15;
  wire fir_stream_mac_mubkb_U31_n_16;
  wire fir_stream_mac_mubkb_U31_n_17;
  wire fir_stream_mac_mubkb_U31_n_18;
  wire fir_stream_mac_mubkb_U31_n_19;
  wire fir_stream_mac_mubkb_U31_n_2;
  wire fir_stream_mac_mubkb_U31_n_20;
  wire fir_stream_mac_mubkb_U31_n_21;
  wire fir_stream_mac_mubkb_U31_n_22;
  wire fir_stream_mac_mubkb_U31_n_23;
  wire fir_stream_mac_mubkb_U31_n_24;
  wire fir_stream_mac_mubkb_U31_n_25;
  wire fir_stream_mac_mubkb_U31_n_26;
  wire fir_stream_mac_mubkb_U31_n_27;
  wire fir_stream_mac_mubkb_U31_n_28;
  wire fir_stream_mac_mubkb_U31_n_29;
  wire fir_stream_mac_mubkb_U31_n_3;
  wire fir_stream_mac_mubkb_U31_n_30;
  wire fir_stream_mac_mubkb_U31_n_31;
  wire fir_stream_mac_mubkb_U31_n_4;
  wire fir_stream_mac_mubkb_U31_n_5;
  wire fir_stream_mac_mubkb_U31_n_6;
  wire fir_stream_mac_mubkb_U31_n_7;
  wire fir_stream_mac_mubkb_U31_n_8;
  wire fir_stream_mac_mubkb_U31_n_9;
  wire fir_stream_mac_mubkb_U32_n_0;
  wire fir_stream_mac_mubkb_U32_n_1;
  wire fir_stream_mac_mubkb_U32_n_10;
  wire fir_stream_mac_mubkb_U32_n_11;
  wire fir_stream_mac_mubkb_U32_n_12;
  wire fir_stream_mac_mubkb_U32_n_13;
  wire fir_stream_mac_mubkb_U32_n_2;
  wire fir_stream_mac_mubkb_U32_n_3;
  wire fir_stream_mac_mubkb_U32_n_4;
  wire fir_stream_mac_mubkb_U32_n_5;
  wire fir_stream_mac_mubkb_U32_n_6;
  wire fir_stream_mac_mubkb_U32_n_7;
  wire fir_stream_mac_mubkb_U32_n_8;
  wire fir_stream_mac_mubkb_U32_n_9;
  wire fir_stream_mac_mubkb_U3_n_0;
  wire fir_stream_mac_mubkb_U3_n_1;
  wire fir_stream_mac_mubkb_U3_n_10;
  wire fir_stream_mac_mubkb_U3_n_11;
  wire fir_stream_mac_mubkb_U3_n_12;
  wire fir_stream_mac_mubkb_U3_n_13;
  wire fir_stream_mac_mubkb_U3_n_14;
  wire fir_stream_mac_mubkb_U3_n_15;
  wire fir_stream_mac_mubkb_U3_n_16;
  wire fir_stream_mac_mubkb_U3_n_17;
  wire fir_stream_mac_mubkb_U3_n_18;
  wire fir_stream_mac_mubkb_U3_n_19;
  wire fir_stream_mac_mubkb_U3_n_2;
  wire fir_stream_mac_mubkb_U3_n_20;
  wire fir_stream_mac_mubkb_U3_n_21;
  wire fir_stream_mac_mubkb_U3_n_22;
  wire fir_stream_mac_mubkb_U3_n_23;
  wire fir_stream_mac_mubkb_U3_n_24;
  wire fir_stream_mac_mubkb_U3_n_25;
  wire fir_stream_mac_mubkb_U3_n_26;
  wire fir_stream_mac_mubkb_U3_n_27;
  wire fir_stream_mac_mubkb_U3_n_28;
  wire fir_stream_mac_mubkb_U3_n_29;
  wire fir_stream_mac_mubkb_U3_n_3;
  wire fir_stream_mac_mubkb_U3_n_30;
  wire fir_stream_mac_mubkb_U3_n_31;
  wire fir_stream_mac_mubkb_U3_n_4;
  wire fir_stream_mac_mubkb_U3_n_5;
  wire fir_stream_mac_mubkb_U3_n_6;
  wire fir_stream_mac_mubkb_U3_n_7;
  wire fir_stream_mac_mubkb_U3_n_8;
  wire fir_stream_mac_mubkb_U3_n_9;
  wire fir_stream_mac_mubkb_U4_n_0;
  wire fir_stream_mac_mubkb_U4_n_1;
  wire fir_stream_mac_mubkb_U4_n_10;
  wire fir_stream_mac_mubkb_U4_n_11;
  wire fir_stream_mac_mubkb_U4_n_12;
  wire fir_stream_mac_mubkb_U4_n_13;
  wire fir_stream_mac_mubkb_U4_n_14;
  wire fir_stream_mac_mubkb_U4_n_15;
  wire fir_stream_mac_mubkb_U4_n_16;
  wire fir_stream_mac_mubkb_U4_n_17;
  wire fir_stream_mac_mubkb_U4_n_18;
  wire fir_stream_mac_mubkb_U4_n_19;
  wire fir_stream_mac_mubkb_U4_n_2;
  wire fir_stream_mac_mubkb_U4_n_20;
  wire fir_stream_mac_mubkb_U4_n_21;
  wire fir_stream_mac_mubkb_U4_n_22;
  wire fir_stream_mac_mubkb_U4_n_23;
  wire fir_stream_mac_mubkb_U4_n_24;
  wire fir_stream_mac_mubkb_U4_n_25;
  wire fir_stream_mac_mubkb_U4_n_26;
  wire fir_stream_mac_mubkb_U4_n_27;
  wire fir_stream_mac_mubkb_U4_n_28;
  wire fir_stream_mac_mubkb_U4_n_29;
  wire fir_stream_mac_mubkb_U4_n_3;
  wire fir_stream_mac_mubkb_U4_n_30;
  wire fir_stream_mac_mubkb_U4_n_31;
  wire fir_stream_mac_mubkb_U4_n_4;
  wire fir_stream_mac_mubkb_U4_n_5;
  wire fir_stream_mac_mubkb_U4_n_6;
  wire fir_stream_mac_mubkb_U4_n_7;
  wire fir_stream_mac_mubkb_U4_n_8;
  wire fir_stream_mac_mubkb_U4_n_9;
  wire fir_stream_mac_mubkb_U5_n_0;
  wire fir_stream_mac_mubkb_U5_n_1;
  wire fir_stream_mac_mubkb_U5_n_10;
  wire fir_stream_mac_mubkb_U5_n_11;
  wire fir_stream_mac_mubkb_U5_n_12;
  wire fir_stream_mac_mubkb_U5_n_13;
  wire fir_stream_mac_mubkb_U5_n_14;
  wire fir_stream_mac_mubkb_U5_n_15;
  wire fir_stream_mac_mubkb_U5_n_16;
  wire fir_stream_mac_mubkb_U5_n_17;
  wire fir_stream_mac_mubkb_U5_n_18;
  wire fir_stream_mac_mubkb_U5_n_19;
  wire fir_stream_mac_mubkb_U5_n_2;
  wire fir_stream_mac_mubkb_U5_n_20;
  wire fir_stream_mac_mubkb_U5_n_21;
  wire fir_stream_mac_mubkb_U5_n_22;
  wire fir_stream_mac_mubkb_U5_n_23;
  wire fir_stream_mac_mubkb_U5_n_24;
  wire fir_stream_mac_mubkb_U5_n_25;
  wire fir_stream_mac_mubkb_U5_n_26;
  wire fir_stream_mac_mubkb_U5_n_27;
  wire fir_stream_mac_mubkb_U5_n_28;
  wire fir_stream_mac_mubkb_U5_n_29;
  wire fir_stream_mac_mubkb_U5_n_3;
  wire fir_stream_mac_mubkb_U5_n_30;
  wire fir_stream_mac_mubkb_U5_n_31;
  wire fir_stream_mac_mubkb_U5_n_4;
  wire fir_stream_mac_mubkb_U5_n_5;
  wire fir_stream_mac_mubkb_U5_n_6;
  wire fir_stream_mac_mubkb_U5_n_7;
  wire fir_stream_mac_mubkb_U5_n_8;
  wire fir_stream_mac_mubkb_U5_n_9;
  wire fir_stream_mac_mubkb_U6_n_0;
  wire fir_stream_mac_mubkb_U6_n_1;
  wire fir_stream_mac_mubkb_U6_n_10;
  wire fir_stream_mac_mubkb_U6_n_11;
  wire fir_stream_mac_mubkb_U6_n_12;
  wire fir_stream_mac_mubkb_U6_n_13;
  wire fir_stream_mac_mubkb_U6_n_14;
  wire fir_stream_mac_mubkb_U6_n_15;
  wire fir_stream_mac_mubkb_U6_n_16;
  wire fir_stream_mac_mubkb_U6_n_17;
  wire fir_stream_mac_mubkb_U6_n_18;
  wire fir_stream_mac_mubkb_U6_n_19;
  wire fir_stream_mac_mubkb_U6_n_2;
  wire fir_stream_mac_mubkb_U6_n_20;
  wire fir_stream_mac_mubkb_U6_n_21;
  wire fir_stream_mac_mubkb_U6_n_22;
  wire fir_stream_mac_mubkb_U6_n_23;
  wire fir_stream_mac_mubkb_U6_n_24;
  wire fir_stream_mac_mubkb_U6_n_25;
  wire fir_stream_mac_mubkb_U6_n_26;
  wire fir_stream_mac_mubkb_U6_n_27;
  wire fir_stream_mac_mubkb_U6_n_28;
  wire fir_stream_mac_mubkb_U6_n_29;
  wire fir_stream_mac_mubkb_U6_n_3;
  wire fir_stream_mac_mubkb_U6_n_30;
  wire fir_stream_mac_mubkb_U6_n_31;
  wire fir_stream_mac_mubkb_U6_n_32;
  wire fir_stream_mac_mubkb_U6_n_33;
  wire fir_stream_mac_mubkb_U6_n_4;
  wire fir_stream_mac_mubkb_U6_n_5;
  wire fir_stream_mac_mubkb_U6_n_6;
  wire fir_stream_mac_mubkb_U6_n_7;
  wire fir_stream_mac_mubkb_U6_n_8;
  wire fir_stream_mac_mubkb_U6_n_9;
  wire fir_stream_mac_mubkb_U7_n_0;
  wire fir_stream_mac_mubkb_U7_n_1;
  wire fir_stream_mac_mubkb_U7_n_10;
  wire fir_stream_mac_mubkb_U7_n_11;
  wire fir_stream_mac_mubkb_U7_n_12;
  wire fir_stream_mac_mubkb_U7_n_13;
  wire fir_stream_mac_mubkb_U7_n_14;
  wire fir_stream_mac_mubkb_U7_n_15;
  wire fir_stream_mac_mubkb_U7_n_16;
  wire fir_stream_mac_mubkb_U7_n_17;
  wire fir_stream_mac_mubkb_U7_n_18;
  wire fir_stream_mac_mubkb_U7_n_19;
  wire fir_stream_mac_mubkb_U7_n_2;
  wire fir_stream_mac_mubkb_U7_n_20;
  wire fir_stream_mac_mubkb_U7_n_21;
  wire fir_stream_mac_mubkb_U7_n_22;
  wire fir_stream_mac_mubkb_U7_n_23;
  wire fir_stream_mac_mubkb_U7_n_24;
  wire fir_stream_mac_mubkb_U7_n_25;
  wire fir_stream_mac_mubkb_U7_n_26;
  wire fir_stream_mac_mubkb_U7_n_27;
  wire fir_stream_mac_mubkb_U7_n_28;
  wire fir_stream_mac_mubkb_U7_n_29;
  wire fir_stream_mac_mubkb_U7_n_3;
  wire fir_stream_mac_mubkb_U7_n_30;
  wire fir_stream_mac_mubkb_U7_n_31;
  wire fir_stream_mac_mubkb_U7_n_4;
  wire fir_stream_mac_mubkb_U7_n_5;
  wire fir_stream_mac_mubkb_U7_n_6;
  wire fir_stream_mac_mubkb_U7_n_7;
  wire fir_stream_mac_mubkb_U7_n_8;
  wire fir_stream_mac_mubkb_U7_n_9;
  wire fir_stream_mac_mubkb_U8_n_0;
  wire fir_stream_mac_mubkb_U8_n_1;
  wire fir_stream_mac_mubkb_U8_n_10;
  wire fir_stream_mac_mubkb_U8_n_11;
  wire fir_stream_mac_mubkb_U8_n_12;
  wire fir_stream_mac_mubkb_U8_n_13;
  wire fir_stream_mac_mubkb_U8_n_14;
  wire fir_stream_mac_mubkb_U8_n_15;
  wire fir_stream_mac_mubkb_U8_n_16;
  wire fir_stream_mac_mubkb_U8_n_17;
  wire fir_stream_mac_mubkb_U8_n_18;
  wire fir_stream_mac_mubkb_U8_n_19;
  wire fir_stream_mac_mubkb_U8_n_2;
  wire fir_stream_mac_mubkb_U8_n_20;
  wire fir_stream_mac_mubkb_U8_n_21;
  wire fir_stream_mac_mubkb_U8_n_22;
  wire fir_stream_mac_mubkb_U8_n_23;
  wire fir_stream_mac_mubkb_U8_n_24;
  wire fir_stream_mac_mubkb_U8_n_25;
  wire fir_stream_mac_mubkb_U8_n_26;
  wire fir_stream_mac_mubkb_U8_n_27;
  wire fir_stream_mac_mubkb_U8_n_28;
  wire fir_stream_mac_mubkb_U8_n_29;
  wire fir_stream_mac_mubkb_U8_n_3;
  wire fir_stream_mac_mubkb_U8_n_30;
  wire fir_stream_mac_mubkb_U8_n_31;
  wire fir_stream_mac_mubkb_U8_n_4;
  wire fir_stream_mac_mubkb_U8_n_5;
  wire fir_stream_mac_mubkb_U8_n_6;
  wire fir_stream_mac_mubkb_U8_n_7;
  wire fir_stream_mac_mubkb_U8_n_8;
  wire fir_stream_mac_mubkb_U8_n_9;
  wire fir_stream_mac_mubkb_U9_n_0;
  wire fir_stream_mac_mubkb_U9_n_1;
  wire fir_stream_mac_mubkb_U9_n_10;
  wire fir_stream_mac_mubkb_U9_n_11;
  wire fir_stream_mac_mubkb_U9_n_12;
  wire fir_stream_mac_mubkb_U9_n_13;
  wire fir_stream_mac_mubkb_U9_n_14;
  wire fir_stream_mac_mubkb_U9_n_15;
  wire fir_stream_mac_mubkb_U9_n_16;
  wire fir_stream_mac_mubkb_U9_n_17;
  wire fir_stream_mac_mubkb_U9_n_2;
  wire fir_stream_mac_mubkb_U9_n_3;
  wire fir_stream_mac_mubkb_U9_n_4;
  wire fir_stream_mac_mubkb_U9_n_5;
  wire fir_stream_mac_mubkb_U9_n_6;
  wire fir_stream_mac_mubkb_U9_n_7;
  wire fir_stream_mac_mubkb_U9_n_8;
  wire fir_stream_mac_mubkb_U9_n_9;
  wire \ibuf_inst/p_0_in ;
  wire [7:0]input_r_TDATA;
  wire [7:0]input_r_TDATA_int;
  wire [0:0]input_r_TLAST;
  wire input_r_TLAST_int;
  wire input_r_TREADY;
  wire input_r_TREADY_int;
  wire input_r_TVALID;
  wire input_r_TVALID_int;
  wire [7:0]int_filter_0_V0;
  wire [7:0]int_filter_10_V0;
  wire [7:0]int_filter_11_V0;
  wire [7:0]int_filter_12_V0;
  wire [7:0]int_filter_13_V0;
  wire [7:0]int_filter_14_V0;
  wire [7:0]int_filter_15_V0;
  wire [7:0]int_filter_16_V0;
  wire [7:0]int_filter_17_V0;
  wire [7:0]int_filter_18_V0;
  wire [7:0]int_filter_19_V0;
  wire [7:0]int_filter_1_V0;
  wire [7:0]int_filter_20_V0;
  wire [7:0]int_filter_21_V0;
  wire [7:0]int_filter_22_V0;
  wire [7:0]int_filter_23_V0;
  wire [7:0]int_filter_24_V0;
  wire [7:0]int_filter_25_V0;
  wire [7:0]int_filter_26_V0;
  wire [7:0]int_filter_27_V0;
  wire [7:0]int_filter_28_V0;
  wire [7:0]int_filter_29_V0;
  wire [7:0]int_filter_2_V0;
  wire [7:0]int_filter_30_V0;
  wire [7:0]int_filter_31_V0;
  wire [7:0]int_filter_32_V0;
  wire [7:0]int_filter_33_V0;
  wire [7:0]int_filter_34_V0;
  wire [7:0]int_filter_35_V0;
  wire [7:0]int_filter_36_V0;
  wire [7:0]int_filter_37_V0;
  wire [7:0]int_filter_38_V0;
  wire [7:0]int_filter_39_V0;
  wire [7:0]int_filter_3_V0;
  wire [7:0]int_filter_40_V0;
  wire [7:0]int_filter_41_V0;
  wire [7:0]int_filter_42_V0;
  wire [7:0]int_filter_43_V0;
  wire [7:0]int_filter_44_V0;
  wire [7:0]int_filter_45_V0;
  wire [7:0]int_filter_46_V0;
  wire [7:0]int_filter_47_V0;
  wire [7:0]int_filter_48_V0;
  wire [7:0]int_filter_49_V0;
  wire [7:0]int_filter_4_V0;
  wire [7:0]int_filter_50_V0;
  wire [7:0]int_filter_51_V0;
  wire [7:0]int_filter_52_V0;
  wire [7:0]int_filter_53_V0;
  wire [7:0]int_filter_54_V0;
  wire [7:0]int_filter_55_V0;
  wire [7:0]int_filter_56_V0;
  wire [7:0]int_filter_57_V0;
  wire [7:0]int_filter_58_V0;
  wire [7:0]int_filter_59_V0;
  wire [7:0]int_filter_5_V0;
  wire [7:0]int_filter_60_V0;
  wire [7:0]int_filter_61_V0;
  wire [7:0]int_filter_62_V0;
  wire [7:0]int_filter_63_V0;
  wire [7:0]int_filter_6_V0;
  wire [7:0]int_filter_7_V0;
  wire [7:0]int_filter_8_V0;
  wire [7:0]int_filter_9_V0;
  wire \ireg[13]_i_15_n_0 ;
  wire \ireg[13]_i_16_n_0 ;
  wire \ireg[13]_i_17_n_0 ;
  wire \ireg[13]_i_18_n_0 ;
  wire \ireg[13]_i_19_n_0 ;
  wire \ireg[13]_i_20_n_0 ;
  wire \ireg[13]_i_21_n_0 ;
  wire \ireg[13]_i_22_n_0 ;
  wire \ireg[13]_i_23_n_0 ;
  wire \ireg[13]_i_24_n_0 ;
  wire \ireg[13]_i_25_n_0 ;
  wire \ireg[13]_i_26_n_0 ;
  wire \ireg[13]_i_27_n_0 ;
  wire \ireg[13]_i_28_n_0 ;
  wire \ireg[13]_i_29_n_0 ;
  wire \ireg[13]_i_30_n_0 ;
  wire \ireg[13]_i_31_n_0 ;
  wire \ireg[13]_i_32_n_0 ;
  wire \ireg[13]_i_33_n_0 ;
  wire \ireg[13]_i_34_n_0 ;
  wire \ireg[13]_i_35_n_0 ;
  wire \ireg[13]_i_36_n_0 ;
  wire \ireg[13]_i_37_n_0 ;
  wire \ireg[13]_i_38_n_0 ;
  wire \ireg[13]_i_39_n_0 ;
  wire \ireg[13]_i_40_n_0 ;
  wire \ireg_reg[13]_i_13_n_10 ;
  wire \ireg_reg[13]_i_13_n_11 ;
  wire \ireg_reg[13]_i_13_n_12 ;
  wire \ireg_reg[13]_i_13_n_13 ;
  wire \ireg_reg[13]_i_13_n_14 ;
  wire \ireg_reg[13]_i_13_n_15 ;
  wire \ireg_reg[13]_i_13_n_3 ;
  wire \ireg_reg[13]_i_13_n_4 ;
  wire \ireg_reg[13]_i_13_n_5 ;
  wire \ireg_reg[13]_i_13_n_6 ;
  wire \ireg_reg[13]_i_13_n_7 ;
  wire \ireg_reg[13]_i_14_n_0 ;
  wire \ireg_reg[13]_i_14_n_1 ;
  wire \ireg_reg[13]_i_14_n_10 ;
  wire \ireg_reg[13]_i_14_n_11 ;
  wire \ireg_reg[13]_i_14_n_12 ;
  wire \ireg_reg[13]_i_14_n_13 ;
  wire \ireg_reg[13]_i_14_n_14 ;
  wire \ireg_reg[13]_i_14_n_15 ;
  wire \ireg_reg[13]_i_14_n_2 ;
  wire \ireg_reg[13]_i_14_n_3 ;
  wire \ireg_reg[13]_i_14_n_4 ;
  wire \ireg_reg[13]_i_14_n_5 ;
  wire \ireg_reg[13]_i_14_n_6 ;
  wire \ireg_reg[13]_i_14_n_7 ;
  wire \ireg_reg[13]_i_14_n_8 ;
  wire \ireg_reg[13]_i_14_n_9 ;
  wire [13:0]\^output_r_TDATA ;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire output_r_TVALID;
  wire p_0_in;
  wire p_0_in__0;
  wire p_0_in__0_0;
  wire regslice_both_input_V_data_V_U_n_19;
  wire regslice_both_input_V_data_V_U_n_20;
  wire regslice_both_input_V_last_V_U_n_0;
  wire regslice_both_output_V_data_V_U_n_17;
  wire regslice_both_output_V_data_V_U_n_18;
  wire [9:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [9:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [7:0]\^s_axi_AXILiteS_RDATA ;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire tmp_last_V_reg_2496;
  wire [7:5]\NLW_ireg_reg[13]_i_13_CO_UNCONNECTED ;
  wire [7:6]\NLW_ireg_reg[13]_i_13_O_UNCONNECTED ;

  assign ap_ready = ap_done;
  assign output_r_TDATA[15] = \<const0> ;
  assign output_r_TDATA[14] = \<const0> ;
  assign output_r_TDATA[13:0] = \^output_r_TDATA [13:0];
  assign output_r_TKEEP[1] = \<const0> ;
  assign output_r_TKEEP[0] = \<const0> ;
  assign output_r_TSTRB[1] = \<const0> ;
  assign output_r_TSTRB[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[31] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[30] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[29] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[28] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[27] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[26] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[25] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[24] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[23] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[22] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[21] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[20] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[19] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[18] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[17] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[16] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[15] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[14] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[13] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[12] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[11] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[10] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[9] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[8] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[7:0] = \^s_axi_AXILiteS_RDATA [7:0];
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \add_ln700_14_reg_2501_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_14_fu_2082_p2[0]),
        .Q(add_ln700_14_reg_2501[0]),
        .R(1'b0));
  FDRE \add_ln700_14_reg_2501_reg[10] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_14_fu_2082_p2[10]),
        .Q(add_ln700_14_reg_2501[10]),
        .R(1'b0));
  FDRE \add_ln700_14_reg_2501_reg[11] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_14_fu_2082_p2[11]),
        .Q(add_ln700_14_reg_2501[11]),
        .R(1'b0));
  FDRE \add_ln700_14_reg_2501_reg[12] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_14_fu_2082_p2[12]),
        .Q(add_ln700_14_reg_2501[12]),
        .R(1'b0));
  FDRE \add_ln700_14_reg_2501_reg[13] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_14_fu_2082_p2[13]),
        .Q(add_ln700_14_reg_2501[13]),
        .R(1'b0));
  FDRE \add_ln700_14_reg_2501_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_14_fu_2082_p2[1]),
        .Q(add_ln700_14_reg_2501[1]),
        .R(1'b0));
  FDRE \add_ln700_14_reg_2501_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_14_fu_2082_p2[2]),
        .Q(add_ln700_14_reg_2501[2]),
        .R(1'b0));
  FDRE \add_ln700_14_reg_2501_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_14_fu_2082_p2[3]),
        .Q(add_ln700_14_reg_2501[3]),
        .R(1'b0));
  FDRE \add_ln700_14_reg_2501_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_14_fu_2082_p2[4]),
        .Q(add_ln700_14_reg_2501[4]),
        .R(1'b0));
  FDRE \add_ln700_14_reg_2501_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_14_fu_2082_p2[5]),
        .Q(add_ln700_14_reg_2501[5]),
        .R(1'b0));
  FDRE \add_ln700_14_reg_2501_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_14_fu_2082_p2[6]),
        .Q(add_ln700_14_reg_2501[6]),
        .R(1'b0));
  FDRE \add_ln700_14_reg_2501_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_14_fu_2082_p2[7]),
        .Q(add_ln700_14_reg_2501[7]),
        .R(1'b0));
  FDRE \add_ln700_14_reg_2501_reg[8] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_14_fu_2082_p2[8]),
        .Q(add_ln700_14_reg_2501[8]),
        .R(1'b0));
  FDRE \add_ln700_14_reg_2501_reg[9] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_14_fu_2082_p2[9]),
        .Q(add_ln700_14_reg_2501[9]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_2506_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_29_fu_2116_p2[0]),
        .Q(add_ln700_29_reg_2506[0]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_2506_reg[10] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_29_fu_2116_p2[10]),
        .Q(add_ln700_29_reg_2506[10]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_2506_reg[11] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_29_fu_2116_p2[11]),
        .Q(add_ln700_29_reg_2506[11]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_2506_reg[12] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_29_fu_2116_p2[12]),
        .Q(add_ln700_29_reg_2506[12]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_2506_reg[13] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_29_fu_2116_p2[13]),
        .Q(add_ln700_29_reg_2506[13]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_2506_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_29_fu_2116_p2[1]),
        .Q(add_ln700_29_reg_2506[1]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_2506_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_29_fu_2116_p2[2]),
        .Q(add_ln700_29_reg_2506[2]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_2506_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_29_fu_2116_p2[3]),
        .Q(add_ln700_29_reg_2506[3]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_2506_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_29_fu_2116_p2[4]),
        .Q(add_ln700_29_reg_2506[4]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_2506_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_29_fu_2116_p2[5]),
        .Q(add_ln700_29_reg_2506[5]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_2506_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_29_fu_2116_p2[6]),
        .Q(add_ln700_29_reg_2506[6]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_2506_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_29_fu_2116_p2[7]),
        .Q(add_ln700_29_reg_2506[7]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_2506_reg[8] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_29_fu_2116_p2[8]),
        .Q(add_ln700_29_reg_2506[8]),
        .R(1'b0));
  FDRE \add_ln700_29_reg_2506_reg[9] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_29_fu_2116_p2[9]),
        .Q(add_ln700_29_reg_2506[9]),
        .R(1'b0));
  FDRE \add_ln700_37_reg_2511_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_37_fu_2130_p2[0]),
        .Q(add_ln700_37_reg_2511[0]),
        .R(1'b0));
  FDRE \add_ln700_37_reg_2511_reg[10] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_37_fu_2130_p2[10]),
        .Q(add_ln700_37_reg_2511[10]),
        .R(1'b0));
  FDRE \add_ln700_37_reg_2511_reg[11] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_37_fu_2130_p2[11]),
        .Q(add_ln700_37_reg_2511[11]),
        .R(1'b0));
  FDRE \add_ln700_37_reg_2511_reg[12] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_37_fu_2130_p2[12]),
        .Q(add_ln700_37_reg_2511[12]),
        .R(1'b0));
  FDRE \add_ln700_37_reg_2511_reg[13] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_37_fu_2130_p2[13]),
        .Q(add_ln700_37_reg_2511[13]),
        .R(1'b0));
  FDRE \add_ln700_37_reg_2511_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_37_fu_2130_p2[1]),
        .Q(add_ln700_37_reg_2511[1]),
        .R(1'b0));
  FDRE \add_ln700_37_reg_2511_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_37_fu_2130_p2[2]),
        .Q(add_ln700_37_reg_2511[2]),
        .R(1'b0));
  FDRE \add_ln700_37_reg_2511_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_37_fu_2130_p2[3]),
        .Q(add_ln700_37_reg_2511[3]),
        .R(1'b0));
  FDRE \add_ln700_37_reg_2511_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_37_fu_2130_p2[4]),
        .Q(add_ln700_37_reg_2511[4]),
        .R(1'b0));
  FDRE \add_ln700_37_reg_2511_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_37_fu_2130_p2[5]),
        .Q(add_ln700_37_reg_2511[5]),
        .R(1'b0));
  FDRE \add_ln700_37_reg_2511_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_37_fu_2130_p2[6]),
        .Q(add_ln700_37_reg_2511[6]),
        .R(1'b0));
  FDRE \add_ln700_37_reg_2511_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_37_fu_2130_p2[7]),
        .Q(add_ln700_37_reg_2511[7]),
        .R(1'b0));
  FDRE \add_ln700_37_reg_2511_reg[8] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_37_fu_2130_p2[8]),
        .Q(add_ln700_37_reg_2511[8]),
        .R(1'b0));
  FDRE \add_ln700_37_reg_2511_reg[9] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_37_fu_2130_p2[9]),
        .Q(add_ln700_37_reg_2511[9]),
        .R(1'b0));
  FDRE \add_ln700_44_reg_2516_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_44_fu_2144_p2[0]),
        .Q(add_ln700_44_reg_2516[0]),
        .R(1'b0));
  FDRE \add_ln700_44_reg_2516_reg[10] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_44_fu_2144_p2[10]),
        .Q(add_ln700_44_reg_2516[10]),
        .R(1'b0));
  FDRE \add_ln700_44_reg_2516_reg[11] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_44_fu_2144_p2[11]),
        .Q(add_ln700_44_reg_2516[11]),
        .R(1'b0));
  FDRE \add_ln700_44_reg_2516_reg[12] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_44_fu_2144_p2[12]),
        .Q(add_ln700_44_reg_2516[12]),
        .R(1'b0));
  FDRE \add_ln700_44_reg_2516_reg[13] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_44_fu_2144_p2[13]),
        .Q(add_ln700_44_reg_2516[13]),
        .R(1'b0));
  FDRE \add_ln700_44_reg_2516_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_44_fu_2144_p2[1]),
        .Q(add_ln700_44_reg_2516[1]),
        .R(1'b0));
  FDRE \add_ln700_44_reg_2516_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_44_fu_2144_p2[2]),
        .Q(add_ln700_44_reg_2516[2]),
        .R(1'b0));
  FDRE \add_ln700_44_reg_2516_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_44_fu_2144_p2[3]),
        .Q(add_ln700_44_reg_2516[3]),
        .R(1'b0));
  FDRE \add_ln700_44_reg_2516_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_44_fu_2144_p2[4]),
        .Q(add_ln700_44_reg_2516[4]),
        .R(1'b0));
  FDRE \add_ln700_44_reg_2516_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_44_fu_2144_p2[5]),
        .Q(add_ln700_44_reg_2516[5]),
        .R(1'b0));
  FDRE \add_ln700_44_reg_2516_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_44_fu_2144_p2[6]),
        .Q(add_ln700_44_reg_2516[6]),
        .R(1'b0));
  FDRE \add_ln700_44_reg_2516_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_44_fu_2144_p2[7]),
        .Q(add_ln700_44_reg_2516[7]),
        .R(1'b0));
  FDRE \add_ln700_44_reg_2516_reg[8] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_44_fu_2144_p2[8]),
        .Q(add_ln700_44_reg_2516[8]),
        .R(1'b0));
  FDRE \add_ln700_44_reg_2516_reg[9] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_44_fu_2144_p2[9]),
        .Q(add_ln700_44_reg_2516[9]),
        .R(1'b0));
  FDRE \add_ln700_60_reg_2521_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_60_fu_2178_p2[0]),
        .Q(add_ln700_60_reg_2521[0]),
        .R(1'b0));
  FDRE \add_ln700_60_reg_2521_reg[10] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_60_fu_2178_p2[10]),
        .Q(add_ln700_60_reg_2521[10]),
        .R(1'b0));
  FDRE \add_ln700_60_reg_2521_reg[11] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_60_fu_2178_p2[11]),
        .Q(add_ln700_60_reg_2521[11]),
        .R(1'b0));
  FDRE \add_ln700_60_reg_2521_reg[12] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_60_fu_2178_p2[12]),
        .Q(add_ln700_60_reg_2521[12]),
        .R(1'b0));
  FDRE \add_ln700_60_reg_2521_reg[13] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_60_fu_2178_p2[13]),
        .Q(add_ln700_60_reg_2521[13]),
        .R(1'b0));
  FDRE \add_ln700_60_reg_2521_reg[1] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_60_fu_2178_p2[1]),
        .Q(add_ln700_60_reg_2521[1]),
        .R(1'b0));
  FDRE \add_ln700_60_reg_2521_reg[2] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_60_fu_2178_p2[2]),
        .Q(add_ln700_60_reg_2521[2]),
        .R(1'b0));
  FDRE \add_ln700_60_reg_2521_reg[3] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_60_fu_2178_p2[3]),
        .Q(add_ln700_60_reg_2521[3]),
        .R(1'b0));
  FDRE \add_ln700_60_reg_2521_reg[4] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_60_fu_2178_p2[4]),
        .Q(add_ln700_60_reg_2521[4]),
        .R(1'b0));
  FDRE \add_ln700_60_reg_2521_reg[5] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_60_fu_2178_p2[5]),
        .Q(add_ln700_60_reg_2521[5]),
        .R(1'b0));
  FDRE \add_ln700_60_reg_2521_reg[6] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_60_fu_2178_p2[6]),
        .Q(add_ln700_60_reg_2521[6]),
        .R(1'b0));
  FDRE \add_ln700_60_reg_2521_reg[7] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_60_fu_2178_p2[7]),
        .Q(add_ln700_60_reg_2521[7]),
        .R(1'b0));
  FDRE \add_ln700_60_reg_2521_reg[8] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_60_fu_2178_p2[8]),
        .Q(add_ln700_60_reg_2521[8]),
        .R(1'b0));
  FDRE \add_ln700_60_reg_2521_reg[9] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(add_ln700_60_fu_2178_p2[9]),
        .Q(add_ln700_60_reg_2521[9]),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_input_V_data_V_U_n_20),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_input_V_data_V_U_n_19),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_output_V_data_V_U_n_17),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    ap_idle_INST_0
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_start),
        .O(ap_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_AXILiteS_s_axi fir_stream_AXILiteS_s_axi_U
       (.A(int_filter_0_V0),
        .E(fir_stream_AXILiteS_s_axi_U_n_6),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\int_filter_10_V_reg[7]_0 (int_filter_10_V0),
        .\int_filter_11_V_reg[7]_0 (int_filter_11_V0),
        .\int_filter_12_V_reg[7]_0 (int_filter_12_V0),
        .\int_filter_13_V_reg[7]_0 (int_filter_13_V0),
        .\int_filter_14_V_reg[7]_0 (int_filter_14_V0),
        .\int_filter_15_V_reg[7]_0 (int_filter_15_V0),
        .\int_filter_16_V_reg[7]_0 (int_filter_16_V0),
        .\int_filter_17_V_reg[7]_0 (int_filter_17_V0),
        .\int_filter_18_V_reg[7]_0 (int_filter_18_V0),
        .\int_filter_19_V_reg[7]_0 (int_filter_19_V0),
        .\int_filter_20_V_reg[7]_0 (int_filter_20_V0),
        .\int_filter_21_V_reg[7]_0 (int_filter_21_V0),
        .\int_filter_22_V_reg[7]_0 (int_filter_22_V0),
        .\int_filter_23_V_reg[7]_0 (int_filter_23_V0),
        .\int_filter_24_V_reg[7]_0 (int_filter_24_V0),
        .\int_filter_25_V_reg[7]_0 (int_filter_25_V0),
        .\int_filter_26_V_reg[7]_0 (int_filter_26_V0),
        .\int_filter_27_V_reg[7]_0 (int_filter_27_V0),
        .\int_filter_28_V_reg[7]_0 (int_filter_28_V0),
        .\int_filter_29_V_reg[7]_0 (int_filter_29_V0),
        .\int_filter_2_V_reg[7]_0 (int_filter_2_V0),
        .\int_filter_31_V_reg[7]_0 (int_filter_31_V0),
        .\int_filter_3_V_reg[7]_0 (int_filter_3_V0),
        .\int_filter_4_V_reg[7]_0 (int_filter_4_V0),
        .\int_filter_5_V_reg[7]_0 (int_filter_5_V0),
        .\int_filter_6_V_reg[7]_0 (int_filter_6_V0),
        .\int_filter_7_V_reg[7]_0 (int_filter_7_V0),
        .\int_filter_8_V_reg[7]_0 (int_filter_8_V0),
        .\int_filter_9_V_reg[7]_0 (int_filter_9_V0),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(\^s_axi_AXILiteS_RDATA ),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA[7:0]),
        .\s_axi_AXILiteS_WDATA[7] (int_filter_1_V0),
        .\s_axi_AXILiteS_WDATA[7]_0 (int_filter_30_V0),
        .\s_axi_AXILiteS_WDATA[7]_1 (int_filter_32_V0),
        .\s_axi_AXILiteS_WDATA[7]_10 (int_filter_41_V0),
        .\s_axi_AXILiteS_WDATA[7]_11 (int_filter_42_V0),
        .\s_axi_AXILiteS_WDATA[7]_12 (int_filter_43_V0),
        .\s_axi_AXILiteS_WDATA[7]_13 (int_filter_44_V0),
        .\s_axi_AXILiteS_WDATA[7]_14 (int_filter_45_V0),
        .\s_axi_AXILiteS_WDATA[7]_15 (int_filter_46_V0),
        .\s_axi_AXILiteS_WDATA[7]_16 (int_filter_47_V0),
        .\s_axi_AXILiteS_WDATA[7]_17 (int_filter_48_V0),
        .\s_axi_AXILiteS_WDATA[7]_18 (int_filter_49_V0),
        .\s_axi_AXILiteS_WDATA[7]_19 (int_filter_50_V0),
        .\s_axi_AXILiteS_WDATA[7]_2 (int_filter_33_V0),
        .\s_axi_AXILiteS_WDATA[7]_20 (int_filter_51_V0),
        .\s_axi_AXILiteS_WDATA[7]_21 (int_filter_52_V0),
        .\s_axi_AXILiteS_WDATA[7]_22 (int_filter_53_V0),
        .\s_axi_AXILiteS_WDATA[7]_23 (int_filter_54_V0),
        .\s_axi_AXILiteS_WDATA[7]_24 (int_filter_55_V0),
        .\s_axi_AXILiteS_WDATA[7]_25 (int_filter_56_V0),
        .\s_axi_AXILiteS_WDATA[7]_26 (int_filter_57_V0),
        .\s_axi_AXILiteS_WDATA[7]_27 (int_filter_58_V0),
        .\s_axi_AXILiteS_WDATA[7]_28 (int_filter_59_V0),
        .\s_axi_AXILiteS_WDATA[7]_29 (int_filter_60_V0),
        .\s_axi_AXILiteS_WDATA[7]_3 (int_filter_34_V0),
        .\s_axi_AXILiteS_WDATA[7]_30 (int_filter_61_V0),
        .\s_axi_AXILiteS_WDATA[7]_31 (int_filter_62_V0),
        .\s_axi_AXILiteS_WDATA[7]_32 (int_filter_63_V0),
        .\s_axi_AXILiteS_WDATA[7]_4 (int_filter_35_V0),
        .\s_axi_AXILiteS_WDATA[7]_5 (int_filter_36_V0),
        .\s_axi_AXILiteS_WDATA[7]_6 (int_filter_37_V0),
        .\s_axi_AXILiteS_WDATA[7]_7 (int_filter_38_V0),
        .\s_axi_AXILiteS_WDATA[7]_8 (int_filter_39_V0),
        .\s_axi_AXILiteS_WDATA[7]_9 (int_filter_40_V0),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB[0]),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .\waddr_reg[3]_0 (fir_stream_AXILiteS_s_axi_U_n_42),
        .\waddr_reg[3]_1 (fir_stream_AXILiteS_s_axi_U_n_78),
        .\waddr_reg[3]_10 (fir_stream_AXILiteS_s_axi_U_n_402),
        .\waddr_reg[3]_11 (fir_stream_AXILiteS_s_axi_U_n_438),
        .\waddr_reg[3]_12 (fir_stream_AXILiteS_s_axi_U_n_474),
        .\waddr_reg[3]_2 (fir_stream_AXILiteS_s_axi_U_n_114),
        .\waddr_reg[3]_3 (fir_stream_AXILiteS_s_axi_U_n_150),
        .\waddr_reg[3]_4 (fir_stream_AXILiteS_s_axi_U_n_186),
        .\waddr_reg[3]_5 (fir_stream_AXILiteS_s_axi_U_n_222),
        .\waddr_reg[3]_6 (fir_stream_AXILiteS_s_axi_U_n_258),
        .\waddr_reg[3]_7 (fir_stream_AXILiteS_s_axi_U_n_294),
        .\waddr_reg[3]_8 (fir_stream_AXILiteS_s_axi_U_n_330),
        .\waddr_reg[3]_9 (fir_stream_AXILiteS_s_axi_U_n_366),
        .\waddr_reg[4]_0 (fir_stream_AXILiteS_s_axi_U_n_24),
        .\waddr_reg[4]_1 (fir_stream_AXILiteS_s_axi_U_n_33),
        .\waddr_reg[4]_10 (fir_stream_AXILiteS_s_axi_U_n_141),
        .\waddr_reg[4]_11 (fir_stream_AXILiteS_s_axi_U_n_159),
        .\waddr_reg[4]_12 (fir_stream_AXILiteS_s_axi_U_n_168),
        .\waddr_reg[4]_13 (fir_stream_AXILiteS_s_axi_U_n_177),
        .\waddr_reg[4]_14 (fir_stream_AXILiteS_s_axi_U_n_195),
        .\waddr_reg[4]_15 (fir_stream_AXILiteS_s_axi_U_n_204),
        .\waddr_reg[4]_16 (fir_stream_AXILiteS_s_axi_U_n_213),
        .\waddr_reg[4]_17 (fir_stream_AXILiteS_s_axi_U_n_231),
        .\waddr_reg[4]_18 (fir_stream_AXILiteS_s_axi_U_n_240),
        .\waddr_reg[4]_19 (fir_stream_AXILiteS_s_axi_U_n_249),
        .\waddr_reg[4]_2 (fir_stream_AXILiteS_s_axi_U_n_51),
        .\waddr_reg[4]_20 (fir_stream_AXILiteS_s_axi_U_n_267),
        .\waddr_reg[4]_21 (fir_stream_AXILiteS_s_axi_U_n_276),
        .\waddr_reg[4]_22 (fir_stream_AXILiteS_s_axi_U_n_285),
        .\waddr_reg[4]_23 (fir_stream_AXILiteS_s_axi_U_n_303),
        .\waddr_reg[4]_24 (fir_stream_AXILiteS_s_axi_U_n_312),
        .\waddr_reg[4]_25 (fir_stream_AXILiteS_s_axi_U_n_321),
        .\waddr_reg[4]_26 (fir_stream_AXILiteS_s_axi_U_n_339),
        .\waddr_reg[4]_27 (fir_stream_AXILiteS_s_axi_U_n_348),
        .\waddr_reg[4]_28 (fir_stream_AXILiteS_s_axi_U_n_357),
        .\waddr_reg[4]_29 (fir_stream_AXILiteS_s_axi_U_n_375),
        .\waddr_reg[4]_3 (fir_stream_AXILiteS_s_axi_U_n_60),
        .\waddr_reg[4]_30 (fir_stream_AXILiteS_s_axi_U_n_384),
        .\waddr_reg[4]_31 (fir_stream_AXILiteS_s_axi_U_n_393),
        .\waddr_reg[4]_32 (fir_stream_AXILiteS_s_axi_U_n_411),
        .\waddr_reg[4]_33 (fir_stream_AXILiteS_s_axi_U_n_420),
        .\waddr_reg[4]_34 (fir_stream_AXILiteS_s_axi_U_n_429),
        .\waddr_reg[4]_35 (fir_stream_AXILiteS_s_axi_U_n_447),
        .\waddr_reg[4]_36 (fir_stream_AXILiteS_s_axi_U_n_456),
        .\waddr_reg[4]_37 (fir_stream_AXILiteS_s_axi_U_n_465),
        .\waddr_reg[4]_38 (fir_stream_AXILiteS_s_axi_U_n_483),
        .\waddr_reg[4]_4 (fir_stream_AXILiteS_s_axi_U_n_69),
        .\waddr_reg[4]_5 (fir_stream_AXILiteS_s_axi_U_n_87),
        .\waddr_reg[4]_6 (fir_stream_AXILiteS_s_axi_U_n_96),
        .\waddr_reg[4]_7 (fir_stream_AXILiteS_s_axi_U_n_105),
        .\waddr_reg[4]_8 (fir_stream_AXILiteS_s_axi_U_n_123),
        .\waddr_reg[4]_9 (fir_stream_AXILiteS_s_axi_U_n_132),
        .\waddr_reg[5]_0 (p_0_in),
        .\waddr_reg[5]_1 (fir_stream_AXILiteS_s_axi_U_n_492),
        .\waddr_reg[5]_2 (fir_stream_AXILiteS_s_axi_U_n_501),
        .\waddr_reg[5]_3 (fir_stream_AXILiteS_s_axi_U_n_510),
        .\waddr_reg[5]_4 (fir_stream_AXILiteS_s_axi_U_n_519),
        .\waddr_reg[5]_5 (fir_stream_AXILiteS_s_axi_U_n_528),
        .\waddr_reg[5]_6 (fir_stream_AXILiteS_s_axi_U_n_537),
        .\waddr_reg[5]_7 (fir_stream_AXILiteS_s_axi_U_n_546),
        .\waddr_reg[5]_8 (fir_stream_AXILiteS_s_axi_U_n_555),
        .\waddr_reg[8]_0 (fir_stream_AXILiteS_s_axi_U_n_564),
        .\waddr_reg[8]_1 (fir_stream_AXILiteS_s_axi_U_n_573));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb fir_stream_mac_mubkb_U1
       (.A(int_filter_0_V0),
        .B(cdata),
        .CEB2(input_r_TREADY_int),
        .D(add_ln700_14_fu_2082_p2),
        .DSP_ALU_INST(p_0_in),
        .DSP_ALU_INST_0(int_filter_1_V0),
        .DSP_ALU_INST_1(p_0_in__0),
        .E(fir_stream_AXILiteS_s_axi_U_n_6),
        .O({fir_stream_mac_mubkb_U6_n_20,fir_stream_mac_mubkb_U6_n_21,fir_stream_mac_mubkb_U6_n_22,fir_stream_mac_mubkb_U6_n_23,fir_stream_mac_mubkb_U6_n_24,fir_stream_mac_mubkb_U6_n_25,fir_stream_mac_mubkb_U6_n_26,fir_stream_mac_mubkb_U6_n_27}),
        .P({fir_stream_mac_mubkb_U3_n_18,fir_stream_mac_mubkb_U3_n_19,fir_stream_mac_mubkb_U3_n_20,fir_stream_mac_mubkb_U3_n_21,fir_stream_mac_mubkb_U3_n_22,fir_stream_mac_mubkb_U3_n_23,fir_stream_mac_mubkb_U3_n_24,fir_stream_mac_mubkb_U3_n_25,fir_stream_mac_mubkb_U3_n_26,fir_stream_mac_mubkb_U3_n_27,fir_stream_mac_mubkb_U3_n_28,fir_stream_mac_mubkb_U3_n_29,fir_stream_mac_mubkb_U3_n_30,fir_stream_mac_mubkb_U3_n_31}),
        .Q(input_r_TDATA_int),
        .RSTA(ap_rst_n_inv),
        .\add_ln700_14_reg_2501[13]_i_7 ({fir_stream_mac_mubkb_U2_n_28,fir_stream_mac_mubkb_U2_n_29,fir_stream_mac_mubkb_U2_n_30,fir_stream_mac_mubkb_U2_n_31,fir_stream_mac_mubkb_U2_n_32,fir_stream_mac_mubkb_U2_n_33}),
        .\add_ln700_14_reg_2501[13]_i_7_0 ({fir_stream_mac_mubkb_U6_n_28,fir_stream_mac_mubkb_U6_n_29,fir_stream_mac_mubkb_U6_n_30,fir_stream_mac_mubkb_U6_n_31,fir_stream_mac_mubkb_U6_n_32,fir_stream_mac_mubkb_U6_n_33}),
        .\add_ln700_14_reg_2501_reg[13] ({fir_stream_mac_mubkb_U2_n_20,fir_stream_mac_mubkb_U2_n_21,fir_stream_mac_mubkb_U2_n_22,fir_stream_mac_mubkb_U2_n_23,fir_stream_mac_mubkb_U2_n_24,fir_stream_mac_mubkb_U2_n_25,fir_stream_mac_mubkb_U2_n_26,fir_stream_mac_mubkb_U2_n_27}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_0 fir_stream_mac_mubkb_U10
       (.BCOUT({fir_stream_mac_mubkb_U9_n_0,fir_stream_mac_mubkb_U9_n_1,fir_stream_mac_mubkb_U9_n_2,fir_stream_mac_mubkb_U9_n_3,fir_stream_mac_mubkb_U9_n_4,fir_stream_mac_mubkb_U9_n_5,fir_stream_mac_mubkb_U9_n_6,fir_stream_mac_mubkb_U9_n_7,fir_stream_mac_mubkb_U9_n_8,fir_stream_mac_mubkb_U9_n_9,fir_stream_mac_mubkb_U9_n_10,fir_stream_mac_mubkb_U9_n_11,fir_stream_mac_mubkb_U9_n_12,fir_stream_mac_mubkb_U9_n_13,fir_stream_mac_mubkb_U9_n_14,fir_stream_mac_mubkb_U9_n_15,fir_stream_mac_mubkb_U9_n_16,fir_stream_mac_mubkb_U9_n_17}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_168),
        .DSP_ALU_INST_0(int_filter_18_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_177),
        .DSP_ALU_INST_2(int_filter_19_V0),
        .O({fir_stream_mac_mubkb_U10_n_20,fir_stream_mac_mubkb_U10_n_21,fir_stream_mac_mubkb_U10_n_22,fir_stream_mac_mubkb_U10_n_23,fir_stream_mac_mubkb_U10_n_24,fir_stream_mac_mubkb_U10_n_25,fir_stream_mac_mubkb_U10_n_26,fir_stream_mac_mubkb_U10_n_27}),
        .P({fir_stream_mac_mubkb_U10_n_0,fir_stream_mac_mubkb_U10_n_1}),
        .RSTA(ap_rst_n_inv),
        .S(fir_stream_mac_mubkb_U15_n_31),
        .\add_ln700_29_reg_2506[13]_i_46 ({fir_stream_mac_mubkb_U10_n_28,fir_stream_mac_mubkb_U10_n_29,fir_stream_mac_mubkb_U10_n_30,fir_stream_mac_mubkb_U10_n_31,fir_stream_mac_mubkb_U10_n_32,fir_stream_mac_mubkb_U10_n_33}),
        .\add_ln700_29_reg_2506_reg[13]_i_15 ({fir_stream_mac_mubkb_U13_n_1,fir_stream_mac_mubkb_U13_n_2,fir_stream_mac_mubkb_U13_n_3,fir_stream_mac_mubkb_U13_n_4,fir_stream_mac_mubkb_U13_n_5,fir_stream_mac_mubkb_U13_n_6,fir_stream_mac_mubkb_U13_n_7,fir_stream_mac_mubkb_U13_n_8,fir_stream_mac_mubkb_U13_n_9,fir_stream_mac_mubkb_U13_n_10,fir_stream_mac_mubkb_U13_n_11,fir_stream_mac_mubkb_U13_n_12,fir_stream_mac_mubkb_U13_n_13}),
        .\add_ln700_29_reg_2506_reg[13]_i_15_0 ({fir_stream_mac_mubkb_U15_n_0,fir_stream_mac_mubkb_U15_n_1,fir_stream_mac_mubkb_U15_n_2,fir_stream_mac_mubkb_U15_n_3,fir_stream_mac_mubkb_U15_n_4,fir_stream_mac_mubkb_U15_n_5,fir_stream_mac_mubkb_U15_n_6,fir_stream_mac_mubkb_U15_n_7,fir_stream_mac_mubkb_U15_n_8,fir_stream_mac_mubkb_U15_n_9,fir_stream_mac_mubkb_U15_n_10,fir_stream_mac_mubkb_U15_n_11,fir_stream_mac_mubkb_U15_n_12}),
        .ap_clk(ap_clk),
        .ap_clk_0({fir_stream_mac_mubkb_U10_n_2,fir_stream_mac_mubkb_U10_n_3,fir_stream_mac_mubkb_U10_n_4,fir_stream_mac_mubkb_U10_n_5,fir_stream_mac_mubkb_U10_n_6,fir_stream_mac_mubkb_U10_n_7,fir_stream_mac_mubkb_U10_n_8,fir_stream_mac_mubkb_U10_n_9,fir_stream_mac_mubkb_U10_n_10,fir_stream_mac_mubkb_U10_n_11,fir_stream_mac_mubkb_U10_n_12,fir_stream_mac_mubkb_U10_n_13,fir_stream_mac_mubkb_U10_n_14,fir_stream_mac_mubkb_U10_n_15,fir_stream_mac_mubkb_U10_n_16,fir_stream_mac_mubkb_U10_n_17,fir_stream_mac_mubkb_U10_n_18,fir_stream_mac_mubkb_U10_n_19}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_1 fir_stream_mac_mubkb_U11
       (.BCOUT({fir_stream_mac_mubkb_U11_n_14,fir_stream_mac_mubkb_U11_n_15,fir_stream_mac_mubkb_U11_n_16,fir_stream_mac_mubkb_U11_n_17,fir_stream_mac_mubkb_U11_n_18,fir_stream_mac_mubkb_U11_n_19,fir_stream_mac_mubkb_U11_n_20,fir_stream_mac_mubkb_U11_n_21,fir_stream_mac_mubkb_U11_n_22,fir_stream_mac_mubkb_U11_n_23,fir_stream_mac_mubkb_U11_n_24,fir_stream_mac_mubkb_U11_n_25,fir_stream_mac_mubkb_U11_n_26,fir_stream_mac_mubkb_U11_n_27,fir_stream_mac_mubkb_U11_n_28,fir_stream_mac_mubkb_U11_n_29,fir_stream_mac_mubkb_U11_n_30,fir_stream_mac_mubkb_U11_n_31}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_186),
        .DSP_ALU_INST_0({fir_stream_mac_mubkb_U10_n_2,fir_stream_mac_mubkb_U10_n_3,fir_stream_mac_mubkb_U10_n_4,fir_stream_mac_mubkb_U10_n_5,fir_stream_mac_mubkb_U10_n_6,fir_stream_mac_mubkb_U10_n_7,fir_stream_mac_mubkb_U10_n_8,fir_stream_mac_mubkb_U10_n_9,fir_stream_mac_mubkb_U10_n_10,fir_stream_mac_mubkb_U10_n_11,fir_stream_mac_mubkb_U10_n_12,fir_stream_mac_mubkb_U10_n_13,fir_stream_mac_mubkb_U10_n_14,fir_stream_mac_mubkb_U10_n_15,fir_stream_mac_mubkb_U10_n_16,fir_stream_mac_mubkb_U10_n_17,fir_stream_mac_mubkb_U10_n_18,fir_stream_mac_mubkb_U10_n_19}),
        .DSP_ALU_INST_1(int_filter_20_V0),
        .DSP_ALU_INST_2(fir_stream_AXILiteS_s_axi_U_n_195),
        .DSP_ALU_INST_3(int_filter_21_V0),
        .P({fir_stream_mac_mubkb_U11_n_0,fir_stream_mac_mubkb_U11_n_1,fir_stream_mac_mubkb_U11_n_2,fir_stream_mac_mubkb_U11_n_3,fir_stream_mac_mubkb_U11_n_4,fir_stream_mac_mubkb_U11_n_5,fir_stream_mac_mubkb_U11_n_6,fir_stream_mac_mubkb_U11_n_7,fir_stream_mac_mubkb_U11_n_8,fir_stream_mac_mubkb_U11_n_9,fir_stream_mac_mubkb_U11_n_10,fir_stream_mac_mubkb_U11_n_11,fir_stream_mac_mubkb_U11_n_12,fir_stream_mac_mubkb_U11_n_13}),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_2 fir_stream_mac_mubkb_U12
       (.BCOUT({fir_stream_mac_mubkb_U11_n_14,fir_stream_mac_mubkb_U11_n_15,fir_stream_mac_mubkb_U11_n_16,fir_stream_mac_mubkb_U11_n_17,fir_stream_mac_mubkb_U11_n_18,fir_stream_mac_mubkb_U11_n_19,fir_stream_mac_mubkb_U11_n_20,fir_stream_mac_mubkb_U11_n_21,fir_stream_mac_mubkb_U11_n_22,fir_stream_mac_mubkb_U11_n_23,fir_stream_mac_mubkb_U11_n_24,fir_stream_mac_mubkb_U11_n_25,fir_stream_mac_mubkb_U11_n_26,fir_stream_mac_mubkb_U11_n_27,fir_stream_mac_mubkb_U11_n_28,fir_stream_mac_mubkb_U11_n_29,fir_stream_mac_mubkb_U11_n_30,fir_stream_mac_mubkb_U11_n_31}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_204),
        .DSP_ALU_INST_0(int_filter_22_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_213),
        .DSP_ALU_INST_2(int_filter_23_V0),
        .P({fir_stream_mac_mubkb_U12_n_0,fir_stream_mac_mubkb_U12_n_1,fir_stream_mac_mubkb_U12_n_2,fir_stream_mac_mubkb_U12_n_3,fir_stream_mac_mubkb_U12_n_4,fir_stream_mac_mubkb_U12_n_5,fir_stream_mac_mubkb_U12_n_6,fir_stream_mac_mubkb_U12_n_7,fir_stream_mac_mubkb_U12_n_8,fir_stream_mac_mubkb_U12_n_9,fir_stream_mac_mubkb_U12_n_10,fir_stream_mac_mubkb_U12_n_11,fir_stream_mac_mubkb_U12_n_12,fir_stream_mac_mubkb_U12_n_13}),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_clk_0({fir_stream_mac_mubkb_U12_n_14,fir_stream_mac_mubkb_U12_n_15,fir_stream_mac_mubkb_U12_n_16,fir_stream_mac_mubkb_U12_n_17,fir_stream_mac_mubkb_U12_n_18,fir_stream_mac_mubkb_U12_n_19,fir_stream_mac_mubkb_U12_n_20,fir_stream_mac_mubkb_U12_n_21,fir_stream_mac_mubkb_U12_n_22,fir_stream_mac_mubkb_U12_n_23,fir_stream_mac_mubkb_U12_n_24,fir_stream_mac_mubkb_U12_n_25,fir_stream_mac_mubkb_U12_n_26,fir_stream_mac_mubkb_U12_n_27,fir_stream_mac_mubkb_U12_n_28,fir_stream_mac_mubkb_U12_n_29,fir_stream_mac_mubkb_U12_n_30,fir_stream_mac_mubkb_U12_n_31}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_3 fir_stream_mac_mubkb_U13
       (.BCOUT({fir_stream_mac_mubkb_U13_n_14,fir_stream_mac_mubkb_U13_n_15,fir_stream_mac_mubkb_U13_n_16,fir_stream_mac_mubkb_U13_n_17,fir_stream_mac_mubkb_U13_n_18,fir_stream_mac_mubkb_U13_n_19,fir_stream_mac_mubkb_U13_n_20,fir_stream_mac_mubkb_U13_n_21,fir_stream_mac_mubkb_U13_n_22,fir_stream_mac_mubkb_U13_n_23,fir_stream_mac_mubkb_U13_n_24,fir_stream_mac_mubkb_U13_n_25,fir_stream_mac_mubkb_U13_n_26,fir_stream_mac_mubkb_U13_n_27,fir_stream_mac_mubkb_U13_n_28,fir_stream_mac_mubkb_U13_n_29,fir_stream_mac_mubkb_U13_n_30,fir_stream_mac_mubkb_U13_n_31}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_222),
        .DSP_ALU_INST_0({fir_stream_mac_mubkb_U12_n_14,fir_stream_mac_mubkb_U12_n_15,fir_stream_mac_mubkb_U12_n_16,fir_stream_mac_mubkb_U12_n_17,fir_stream_mac_mubkb_U12_n_18,fir_stream_mac_mubkb_U12_n_19,fir_stream_mac_mubkb_U12_n_20,fir_stream_mac_mubkb_U12_n_21,fir_stream_mac_mubkb_U12_n_22,fir_stream_mac_mubkb_U12_n_23,fir_stream_mac_mubkb_U12_n_24,fir_stream_mac_mubkb_U12_n_25,fir_stream_mac_mubkb_U12_n_26,fir_stream_mac_mubkb_U12_n_27,fir_stream_mac_mubkb_U12_n_28,fir_stream_mac_mubkb_U12_n_29,fir_stream_mac_mubkb_U12_n_30,fir_stream_mac_mubkb_U12_n_31}),
        .DSP_ALU_INST_1(int_filter_24_V0),
        .DSP_ALU_INST_2(fir_stream_AXILiteS_s_axi_U_n_231),
        .DSP_ALU_INST_3(int_filter_25_V0),
        .P({fir_stream_mac_mubkb_U13_n_0,fir_stream_mac_mubkb_U13_n_1,fir_stream_mac_mubkb_U13_n_2,fir_stream_mac_mubkb_U13_n_3,fir_stream_mac_mubkb_U13_n_4,fir_stream_mac_mubkb_U13_n_5,fir_stream_mac_mubkb_U13_n_6,fir_stream_mac_mubkb_U13_n_7,fir_stream_mac_mubkb_U13_n_8,fir_stream_mac_mubkb_U13_n_9,fir_stream_mac_mubkb_U13_n_10,fir_stream_mac_mubkb_U13_n_11,fir_stream_mac_mubkb_U13_n_12,fir_stream_mac_mubkb_U13_n_13}),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_4 fir_stream_mac_mubkb_U14
       (.BCOUT({fir_stream_mac_mubkb_U13_n_14,fir_stream_mac_mubkb_U13_n_15,fir_stream_mac_mubkb_U13_n_16,fir_stream_mac_mubkb_U13_n_17,fir_stream_mac_mubkb_U13_n_18,fir_stream_mac_mubkb_U13_n_19,fir_stream_mac_mubkb_U13_n_20,fir_stream_mac_mubkb_U13_n_21,fir_stream_mac_mubkb_U13_n_22,fir_stream_mac_mubkb_U13_n_23,fir_stream_mac_mubkb_U13_n_24,fir_stream_mac_mubkb_U13_n_25,fir_stream_mac_mubkb_U13_n_26,fir_stream_mac_mubkb_U13_n_27,fir_stream_mac_mubkb_U13_n_28,fir_stream_mac_mubkb_U13_n_29,fir_stream_mac_mubkb_U13_n_30,fir_stream_mac_mubkb_U13_n_31}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_240),
        .DSP_ALU_INST_0(int_filter_26_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_249),
        .DSP_ALU_INST_2(int_filter_27_V0),
        .O({fir_stream_mac_mubkb_U14_n_20,fir_stream_mac_mubkb_U14_n_21,fir_stream_mac_mubkb_U14_n_22,fir_stream_mac_mubkb_U14_n_23,fir_stream_mac_mubkb_U14_n_24,fir_stream_mac_mubkb_U14_n_25,fir_stream_mac_mubkb_U14_n_26,fir_stream_mac_mubkb_U14_n_27}),
        .P({fir_stream_mac_mubkb_U14_n_0,fir_stream_mac_mubkb_U14_n_1}),
        .RSTA(ap_rst_n_inv),
        .S(fir_stream_mac_mubkb_U16_n_31),
        .\add_ln700_29_reg_2506[13]_i_35 ({fir_stream_mac_mubkb_U14_n_28,fir_stream_mac_mubkb_U14_n_29,fir_stream_mac_mubkb_U14_n_30,fir_stream_mac_mubkb_U14_n_31,fir_stream_mac_mubkb_U14_n_32,fir_stream_mac_mubkb_U14_n_33}),
        .\add_ln700_29_reg_2506_reg[13]_i_14 ({fir_stream_mac_mubkb_U12_n_1,fir_stream_mac_mubkb_U12_n_2,fir_stream_mac_mubkb_U12_n_3,fir_stream_mac_mubkb_U12_n_4,fir_stream_mac_mubkb_U12_n_5,fir_stream_mac_mubkb_U12_n_6,fir_stream_mac_mubkb_U12_n_7,fir_stream_mac_mubkb_U12_n_8,fir_stream_mac_mubkb_U12_n_9,fir_stream_mac_mubkb_U12_n_10,fir_stream_mac_mubkb_U12_n_11,fir_stream_mac_mubkb_U12_n_12,fir_stream_mac_mubkb_U12_n_13}),
        .\add_ln700_29_reg_2506_reg[13]_i_14_0 ({fir_stream_mac_mubkb_U16_n_0,fir_stream_mac_mubkb_U16_n_1,fir_stream_mac_mubkb_U16_n_2,fir_stream_mac_mubkb_U16_n_3,fir_stream_mac_mubkb_U16_n_4,fir_stream_mac_mubkb_U16_n_5,fir_stream_mac_mubkb_U16_n_6,fir_stream_mac_mubkb_U16_n_7,fir_stream_mac_mubkb_U16_n_8,fir_stream_mac_mubkb_U16_n_9,fir_stream_mac_mubkb_U16_n_10,fir_stream_mac_mubkb_U16_n_11,fir_stream_mac_mubkb_U16_n_12}),
        .ap_clk(ap_clk),
        .ap_clk_0({fir_stream_mac_mubkb_U14_n_2,fir_stream_mac_mubkb_U14_n_3,fir_stream_mac_mubkb_U14_n_4,fir_stream_mac_mubkb_U14_n_5,fir_stream_mac_mubkb_U14_n_6,fir_stream_mac_mubkb_U14_n_7,fir_stream_mac_mubkb_U14_n_8,fir_stream_mac_mubkb_U14_n_9,fir_stream_mac_mubkb_U14_n_10,fir_stream_mac_mubkb_U14_n_11,fir_stream_mac_mubkb_U14_n_12,fir_stream_mac_mubkb_U14_n_13,fir_stream_mac_mubkb_U14_n_14,fir_stream_mac_mubkb_U14_n_15,fir_stream_mac_mubkb_U14_n_16,fir_stream_mac_mubkb_U14_n_17,fir_stream_mac_mubkb_U14_n_18,fir_stream_mac_mubkb_U14_n_19}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_5 fir_stream_mac_mubkb_U15
       (.BCOUT({fir_stream_mac_mubkb_U15_n_13,fir_stream_mac_mubkb_U15_n_14,fir_stream_mac_mubkb_U15_n_15,fir_stream_mac_mubkb_U15_n_16,fir_stream_mac_mubkb_U15_n_17,fir_stream_mac_mubkb_U15_n_18,fir_stream_mac_mubkb_U15_n_19,fir_stream_mac_mubkb_U15_n_20,fir_stream_mac_mubkb_U15_n_21,fir_stream_mac_mubkb_U15_n_22,fir_stream_mac_mubkb_U15_n_23,fir_stream_mac_mubkb_U15_n_24,fir_stream_mac_mubkb_U15_n_25,fir_stream_mac_mubkb_U15_n_26,fir_stream_mac_mubkb_U15_n_27,fir_stream_mac_mubkb_U15_n_28,fir_stream_mac_mubkb_U15_n_29,fir_stream_mac_mubkb_U15_n_30}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_258),
        .DSP_ALU_INST_0({fir_stream_mac_mubkb_U14_n_2,fir_stream_mac_mubkb_U14_n_3,fir_stream_mac_mubkb_U14_n_4,fir_stream_mac_mubkb_U14_n_5,fir_stream_mac_mubkb_U14_n_6,fir_stream_mac_mubkb_U14_n_7,fir_stream_mac_mubkb_U14_n_8,fir_stream_mac_mubkb_U14_n_9,fir_stream_mac_mubkb_U14_n_10,fir_stream_mac_mubkb_U14_n_11,fir_stream_mac_mubkb_U14_n_12,fir_stream_mac_mubkb_U14_n_13,fir_stream_mac_mubkb_U14_n_14,fir_stream_mac_mubkb_U14_n_15,fir_stream_mac_mubkb_U14_n_16,fir_stream_mac_mubkb_U14_n_17,fir_stream_mac_mubkb_U14_n_18,fir_stream_mac_mubkb_U14_n_19}),
        .DSP_ALU_INST_1(int_filter_28_V0),
        .DSP_ALU_INST_2(fir_stream_AXILiteS_s_axi_U_n_267),
        .DSP_ALU_INST_3(int_filter_29_V0),
        .P({fir_stream_mac_mubkb_U15_n_0,fir_stream_mac_mubkb_U15_n_1,fir_stream_mac_mubkb_U15_n_2,fir_stream_mac_mubkb_U15_n_3,fir_stream_mac_mubkb_U15_n_4,fir_stream_mac_mubkb_U15_n_5,fir_stream_mac_mubkb_U15_n_6,fir_stream_mac_mubkb_U15_n_7,fir_stream_mac_mubkb_U15_n_8,fir_stream_mac_mubkb_U15_n_9,fir_stream_mac_mubkb_U15_n_10,fir_stream_mac_mubkb_U15_n_11,fir_stream_mac_mubkb_U15_n_12}),
        .RSTA(ap_rst_n_inv),
        .S(fir_stream_mac_mubkb_U15_n_31),
        .\add_ln700_29_reg_2506_reg[13]_i_15 ({fir_stream_mac_mubkb_U13_n_0,fir_stream_mac_mubkb_U13_n_1}),
        .\add_ln700_29_reg_2506_reg[13]_i_15_0 ({fir_stream_mac_mubkb_U10_n_0,fir_stream_mac_mubkb_U10_n_1}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_6 fir_stream_mac_mubkb_U16
       (.BCOUT({fir_stream_mac_mubkb_U15_n_13,fir_stream_mac_mubkb_U15_n_14,fir_stream_mac_mubkb_U15_n_15,fir_stream_mac_mubkb_U15_n_16,fir_stream_mac_mubkb_U15_n_17,fir_stream_mac_mubkb_U15_n_18,fir_stream_mac_mubkb_U15_n_19,fir_stream_mac_mubkb_U15_n_20,fir_stream_mac_mubkb_U15_n_21,fir_stream_mac_mubkb_U15_n_22,fir_stream_mac_mubkb_U15_n_23,fir_stream_mac_mubkb_U15_n_24,fir_stream_mac_mubkb_U15_n_25,fir_stream_mac_mubkb_U15_n_26,fir_stream_mac_mubkb_U15_n_27,fir_stream_mac_mubkb_U15_n_28,fir_stream_mac_mubkb_U15_n_29,fir_stream_mac_mubkb_U15_n_30}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_276),
        .DSP_ALU_INST_0(int_filter_30_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_285),
        .DSP_ALU_INST_2(int_filter_31_V0),
        .P({fir_stream_mac_mubkb_U16_n_0,fir_stream_mac_mubkb_U16_n_1,fir_stream_mac_mubkb_U16_n_2,fir_stream_mac_mubkb_U16_n_3,fir_stream_mac_mubkb_U16_n_4,fir_stream_mac_mubkb_U16_n_5,fir_stream_mac_mubkb_U16_n_6,fir_stream_mac_mubkb_U16_n_7,fir_stream_mac_mubkb_U16_n_8,fir_stream_mac_mubkb_U16_n_9,fir_stream_mac_mubkb_U16_n_10,fir_stream_mac_mubkb_U16_n_11,fir_stream_mac_mubkb_U16_n_12}),
        .RSTA(ap_rst_n_inv),
        .S(fir_stream_mac_mubkb_U16_n_31),
        .\add_ln700_29_reg_2506_reg[13]_i_14 ({fir_stream_mac_mubkb_U12_n_0,fir_stream_mac_mubkb_U12_n_1}),
        .\add_ln700_29_reg_2506_reg[13]_i_14_0 ({fir_stream_mac_mubkb_U14_n_0,fir_stream_mac_mubkb_U14_n_1}),
        .ap_clk(ap_clk),
        .ap_clk_0({fir_stream_mac_mubkb_U16_n_13,fir_stream_mac_mubkb_U16_n_14,fir_stream_mac_mubkb_U16_n_15,fir_stream_mac_mubkb_U16_n_16,fir_stream_mac_mubkb_U16_n_17,fir_stream_mac_mubkb_U16_n_18,fir_stream_mac_mubkb_U16_n_19,fir_stream_mac_mubkb_U16_n_20,fir_stream_mac_mubkb_U16_n_21,fir_stream_mac_mubkb_U16_n_22,fir_stream_mac_mubkb_U16_n_23,fir_stream_mac_mubkb_U16_n_24,fir_stream_mac_mubkb_U16_n_25,fir_stream_mac_mubkb_U16_n_26,fir_stream_mac_mubkb_U16_n_27,fir_stream_mac_mubkb_U16_n_28,fir_stream_mac_mubkb_U16_n_29,fir_stream_mac_mubkb_U16_n_30}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_7 fir_stream_mac_mubkb_U17
       (.BCOUT({fir_stream_mac_mubkb_U17_n_0,fir_stream_mac_mubkb_U17_n_1,fir_stream_mac_mubkb_U17_n_2,fir_stream_mac_mubkb_U17_n_3,fir_stream_mac_mubkb_U17_n_4,fir_stream_mac_mubkb_U17_n_5,fir_stream_mac_mubkb_U17_n_6,fir_stream_mac_mubkb_U17_n_7,fir_stream_mac_mubkb_U17_n_8,fir_stream_mac_mubkb_U17_n_9,fir_stream_mac_mubkb_U17_n_10,fir_stream_mac_mubkb_U17_n_11,fir_stream_mac_mubkb_U17_n_12,fir_stream_mac_mubkb_U17_n_13,fir_stream_mac_mubkb_U17_n_14,fir_stream_mac_mubkb_U17_n_15,fir_stream_mac_mubkb_U17_n_16,fir_stream_mac_mubkb_U17_n_17}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_303),
        .DSP_ALU_INST_0(int_filter_33_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_294),
        .DSP_ALU_INST_2({fir_stream_mac_mubkb_U16_n_13,fir_stream_mac_mubkb_U16_n_14,fir_stream_mac_mubkb_U16_n_15,fir_stream_mac_mubkb_U16_n_16,fir_stream_mac_mubkb_U16_n_17,fir_stream_mac_mubkb_U16_n_18,fir_stream_mac_mubkb_U16_n_19,fir_stream_mac_mubkb_U16_n_20,fir_stream_mac_mubkb_U16_n_21,fir_stream_mac_mubkb_U16_n_22,fir_stream_mac_mubkb_U16_n_23,fir_stream_mac_mubkb_U16_n_24,fir_stream_mac_mubkb_U16_n_25,fir_stream_mac_mubkb_U16_n_26,fir_stream_mac_mubkb_U16_n_27,fir_stream_mac_mubkb_U16_n_28,fir_stream_mac_mubkb_U16_n_29,fir_stream_mac_mubkb_U16_n_30}),
        .DSP_ALU_INST_3(int_filter_32_V0),
        .P({fir_stream_mac_mubkb_U17_n_18,fir_stream_mac_mubkb_U17_n_19,fir_stream_mac_mubkb_U17_n_20,fir_stream_mac_mubkb_U17_n_21,fir_stream_mac_mubkb_U17_n_22,fir_stream_mac_mubkb_U17_n_23,fir_stream_mac_mubkb_U17_n_24,fir_stream_mac_mubkb_U17_n_25,fir_stream_mac_mubkb_U17_n_26,fir_stream_mac_mubkb_U17_n_27,fir_stream_mac_mubkb_U17_n_28,fir_stream_mac_mubkb_U17_n_29,fir_stream_mac_mubkb_U17_n_30,fir_stream_mac_mubkb_U17_n_31}),
        .RSTA(ap_rst_n_inv),
        .S(fir_stream_mac_mubkb_U17_n_32),
        .\add_ln700_37_reg_2511_reg[13] (fir_stream_mac_mubkb_U20_n_19),
        .\add_ln700_37_reg_2511_reg[13]_0 (fir_stream_mac_mubkb_U19_n_30),
        .\add_ln700_37_reg_2511_reg[13]_1 ({fir_stream_mac_mubkb_U19_n_18,fir_stream_mac_mubkb_U19_n_19}),
        .\add_ln700_37_reg_2511_reg[13]_2 ({fir_stream_mac_mubkb_U18_n_1,fir_stream_mac_mubkb_U18_n_2}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_8 fir_stream_mac_mubkb_U18
       (.BCOUT({fir_stream_mac_mubkb_U17_n_0,fir_stream_mac_mubkb_U17_n_1,fir_stream_mac_mubkb_U17_n_2,fir_stream_mac_mubkb_U17_n_3,fir_stream_mac_mubkb_U17_n_4,fir_stream_mac_mubkb_U17_n_5,fir_stream_mac_mubkb_U17_n_6,fir_stream_mac_mubkb_U17_n_7,fir_stream_mac_mubkb_U17_n_8,fir_stream_mac_mubkb_U17_n_9,fir_stream_mac_mubkb_U17_n_10,fir_stream_mac_mubkb_U17_n_11,fir_stream_mac_mubkb_U17_n_12,fir_stream_mac_mubkb_U17_n_13,fir_stream_mac_mubkb_U17_n_14,fir_stream_mac_mubkb_U17_n_15,fir_stream_mac_mubkb_U17_n_16,fir_stream_mac_mubkb_U17_n_17}),
        .CEB2(input_r_TREADY_int),
        .D(add_ln700_37_fu_2130_p2),
        .DI(fir_stream_mac_mubkb_U19_n_33),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_312),
        .DSP_ALU_INST_0(int_filter_34_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_321),
        .DSP_ALU_INST_2(int_filter_35_V0),
        .P({fir_stream_mac_mubkb_U18_n_0,fir_stream_mac_mubkb_U18_n_1,fir_stream_mac_mubkb_U18_n_2,fir_stream_mac_mubkb_U18_n_3,fir_stream_mac_mubkb_U18_n_4}),
        .RSTA(ap_rst_n_inv),
        .S({fir_stream_mac_mubkb_U19_n_31,fir_stream_mac_mubkb_U19_n_32}),
        .\add_ln700_37_reg_2511[13]_i_8 ({fir_stream_mac_mubkb_U19_n_18,fir_stream_mac_mubkb_U19_n_19,fir_stream_mac_mubkb_U19_n_20,fir_stream_mac_mubkb_U19_n_21,fir_stream_mac_mubkb_U19_n_22,fir_stream_mac_mubkb_U19_n_23,fir_stream_mac_mubkb_U19_n_24,fir_stream_mac_mubkb_U19_n_25,fir_stream_mac_mubkb_U19_n_26,fir_stream_mac_mubkb_U19_n_27,fir_stream_mac_mubkb_U19_n_28,fir_stream_mac_mubkb_U19_n_29}),
        .\add_ln700_37_reg_2511[13]_i_8_0 ({fir_stream_mac_mubkb_U17_n_19,fir_stream_mac_mubkb_U17_n_20,fir_stream_mac_mubkb_U17_n_21,fir_stream_mac_mubkb_U17_n_22,fir_stream_mac_mubkb_U17_n_23,fir_stream_mac_mubkb_U17_n_24,fir_stream_mac_mubkb_U17_n_25,fir_stream_mac_mubkb_U17_n_26,fir_stream_mac_mubkb_U17_n_27,fir_stream_mac_mubkb_U17_n_28,fir_stream_mac_mubkb_U17_n_29,fir_stream_mac_mubkb_U17_n_30}),
        .\add_ln700_37_reg_2511_reg[13] ({fir_stream_mac_mubkb_U20_n_19,fir_stream_mac_mubkb_U20_n_20,fir_stream_mac_mubkb_U20_n_21,fir_stream_mac_mubkb_U20_n_22,fir_stream_mac_mubkb_U20_n_23,fir_stream_mac_mubkb_U20_n_24,fir_stream_mac_mubkb_U20_n_25,fir_stream_mac_mubkb_U20_n_26,fir_stream_mac_mubkb_U20_n_27,fir_stream_mac_mubkb_U20_n_28,fir_stream_mac_mubkb_U20_n_29,fir_stream_mac_mubkb_U20_n_30,fir_stream_mac_mubkb_U20_n_31}),
        .\add_ln700_37_reg_2511_reg[13]_0 (fir_stream_mac_mubkb_U17_n_32),
        .ap_clk(ap_clk),
        .ap_clk_0({fir_stream_mac_mubkb_U18_n_5,fir_stream_mac_mubkb_U18_n_6,fir_stream_mac_mubkb_U18_n_7,fir_stream_mac_mubkb_U18_n_8,fir_stream_mac_mubkb_U18_n_9,fir_stream_mac_mubkb_U18_n_10,fir_stream_mac_mubkb_U18_n_11,fir_stream_mac_mubkb_U18_n_12,fir_stream_mac_mubkb_U18_n_13,fir_stream_mac_mubkb_U18_n_14,fir_stream_mac_mubkb_U18_n_15,fir_stream_mac_mubkb_U18_n_16,fir_stream_mac_mubkb_U18_n_17,fir_stream_mac_mubkb_U18_n_18,fir_stream_mac_mubkb_U18_n_19,fir_stream_mac_mubkb_U18_n_20,fir_stream_mac_mubkb_U18_n_21,fir_stream_mac_mubkb_U18_n_22}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_9 fir_stream_mac_mubkb_U19
       (.BCOUT({fir_stream_mac_mubkb_U19_n_0,fir_stream_mac_mubkb_U19_n_1,fir_stream_mac_mubkb_U19_n_2,fir_stream_mac_mubkb_U19_n_3,fir_stream_mac_mubkb_U19_n_4,fir_stream_mac_mubkb_U19_n_5,fir_stream_mac_mubkb_U19_n_6,fir_stream_mac_mubkb_U19_n_7,fir_stream_mac_mubkb_U19_n_8,fir_stream_mac_mubkb_U19_n_9,fir_stream_mac_mubkb_U19_n_10,fir_stream_mac_mubkb_U19_n_11,fir_stream_mac_mubkb_U19_n_12,fir_stream_mac_mubkb_U19_n_13,fir_stream_mac_mubkb_U19_n_14,fir_stream_mac_mubkb_U19_n_15,fir_stream_mac_mubkb_U19_n_16,fir_stream_mac_mubkb_U19_n_17}),
        .CEB2(input_r_TREADY_int),
        .DI(fir_stream_mac_mubkb_U19_n_33),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_339),
        .DSP_ALU_INST_0(int_filter_37_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_330),
        .DSP_ALU_INST_2({fir_stream_mac_mubkb_U18_n_5,fir_stream_mac_mubkb_U18_n_6,fir_stream_mac_mubkb_U18_n_7,fir_stream_mac_mubkb_U18_n_8,fir_stream_mac_mubkb_U18_n_9,fir_stream_mac_mubkb_U18_n_10,fir_stream_mac_mubkb_U18_n_11,fir_stream_mac_mubkb_U18_n_12,fir_stream_mac_mubkb_U18_n_13,fir_stream_mac_mubkb_U18_n_14,fir_stream_mac_mubkb_U18_n_15,fir_stream_mac_mubkb_U18_n_16,fir_stream_mac_mubkb_U18_n_17,fir_stream_mac_mubkb_U18_n_18,fir_stream_mac_mubkb_U18_n_19,fir_stream_mac_mubkb_U18_n_20,fir_stream_mac_mubkb_U18_n_21,fir_stream_mac_mubkb_U18_n_22}),
        .DSP_ALU_INST_3(int_filter_36_V0),
        .P({fir_stream_mac_mubkb_U19_n_18,fir_stream_mac_mubkb_U19_n_19,fir_stream_mac_mubkb_U19_n_20,fir_stream_mac_mubkb_U19_n_21,fir_stream_mac_mubkb_U19_n_22,fir_stream_mac_mubkb_U19_n_23,fir_stream_mac_mubkb_U19_n_24,fir_stream_mac_mubkb_U19_n_25,fir_stream_mac_mubkb_U19_n_26,fir_stream_mac_mubkb_U19_n_27,fir_stream_mac_mubkb_U19_n_28,fir_stream_mac_mubkb_U19_n_29}),
        .RSTA(ap_rst_n_inv),
        .S({fir_stream_mac_mubkb_U19_n_31,fir_stream_mac_mubkb_U19_n_32}),
        .\add_ln700_37_reg_2511[13]_i_7 ({fir_stream_mac_mubkb_U17_n_18,fir_stream_mac_mubkb_U17_n_30,fir_stream_mac_mubkb_U17_n_31}),
        .\add_ln700_37_reg_2511[13]_i_7_0 ({fir_stream_mac_mubkb_U18_n_0,fir_stream_mac_mubkb_U18_n_3,fir_stream_mac_mubkb_U18_n_4}),
        .\add_ln700_37_reg_2511[13]_i_7_1 ({fir_stream_mac_mubkb_U20_n_18,fir_stream_mac_mubkb_U20_n_30,fir_stream_mac_mubkb_U20_n_31}),
        .ap_clk(ap_clk),
        .ap_clk_0(fir_stream_mac_mubkb_U19_n_30));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_10 fir_stream_mac_mubkb_U2
       (.BCOUT({fir_stream_mac_mubkb_U2_n_2,fir_stream_mac_mubkb_U2_n_3,fir_stream_mac_mubkb_U2_n_4,fir_stream_mac_mubkb_U2_n_5,fir_stream_mac_mubkb_U2_n_6,fir_stream_mac_mubkb_U2_n_7,fir_stream_mac_mubkb_U2_n_8,fir_stream_mac_mubkb_U2_n_9,fir_stream_mac_mubkb_U2_n_10,fir_stream_mac_mubkb_U2_n_11,fir_stream_mac_mubkb_U2_n_12,fir_stream_mac_mubkb_U2_n_13,fir_stream_mac_mubkb_U2_n_14,fir_stream_mac_mubkb_U2_n_15,fir_stream_mac_mubkb_U2_n_16,fir_stream_mac_mubkb_U2_n_17,fir_stream_mac_mubkb_U2_n_18,fir_stream_mac_mubkb_U2_n_19}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_24),
        .DSP_ALU_INST_0(int_filter_2_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_33),
        .DSP_ALU_INST_2(int_filter_3_V0),
        .P({fir_stream_mac_mubkb_U2_n_0,fir_stream_mac_mubkb_U2_n_1}),
        .Q(input_r_TDATA_int),
        .RSTA(ap_rst_n_inv),
        .S(fir_stream_mac_mubkb_U7_n_31),
        .\add_ln700_14_reg_2501[13]_i_46 ({fir_stream_mac_mubkb_U2_n_28,fir_stream_mac_mubkb_U2_n_29,fir_stream_mac_mubkb_U2_n_30,fir_stream_mac_mubkb_U2_n_31,fir_stream_mac_mubkb_U2_n_32,fir_stream_mac_mubkb_U2_n_33}),
        .\add_ln700_14_reg_2501[13]_i_76 ({fir_stream_mac_mubkb_U2_n_20,fir_stream_mac_mubkb_U2_n_21,fir_stream_mac_mubkb_U2_n_22,fir_stream_mac_mubkb_U2_n_23,fir_stream_mac_mubkb_U2_n_24,fir_stream_mac_mubkb_U2_n_25,fir_stream_mac_mubkb_U2_n_26,fir_stream_mac_mubkb_U2_n_27}),
        .\add_ln700_14_reg_2501_reg[13]_i_15 ({fir_stream_mac_mubkb_U5_n_19,fir_stream_mac_mubkb_U5_n_20,fir_stream_mac_mubkb_U5_n_21,fir_stream_mac_mubkb_U5_n_22,fir_stream_mac_mubkb_U5_n_23,fir_stream_mac_mubkb_U5_n_24,fir_stream_mac_mubkb_U5_n_25,fir_stream_mac_mubkb_U5_n_26,fir_stream_mac_mubkb_U5_n_27,fir_stream_mac_mubkb_U5_n_28,fir_stream_mac_mubkb_U5_n_29,fir_stream_mac_mubkb_U5_n_30,fir_stream_mac_mubkb_U5_n_31}),
        .\add_ln700_14_reg_2501_reg[13]_i_15_0 ({fir_stream_mac_mubkb_U7_n_18,fir_stream_mac_mubkb_U7_n_19,fir_stream_mac_mubkb_U7_n_20,fir_stream_mac_mubkb_U7_n_21,fir_stream_mac_mubkb_U7_n_22,fir_stream_mac_mubkb_U7_n_23,fir_stream_mac_mubkb_U7_n_24,fir_stream_mac_mubkb_U7_n_25,fir_stream_mac_mubkb_U7_n_26,fir_stream_mac_mubkb_U7_n_27,fir_stream_mac_mubkb_U7_n_28,fir_stream_mac_mubkb_U7_n_29,fir_stream_mac_mubkb_U7_n_30}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_11 fir_stream_mac_mubkb_U20
       (.BCOUT({fir_stream_mac_mubkb_U20_n_0,fir_stream_mac_mubkb_U20_n_1,fir_stream_mac_mubkb_U20_n_2,fir_stream_mac_mubkb_U20_n_3,fir_stream_mac_mubkb_U20_n_4,fir_stream_mac_mubkb_U20_n_5,fir_stream_mac_mubkb_U20_n_6,fir_stream_mac_mubkb_U20_n_7,fir_stream_mac_mubkb_U20_n_8,fir_stream_mac_mubkb_U20_n_9,fir_stream_mac_mubkb_U20_n_10,fir_stream_mac_mubkb_U20_n_11,fir_stream_mac_mubkb_U20_n_12,fir_stream_mac_mubkb_U20_n_13,fir_stream_mac_mubkb_U20_n_14,fir_stream_mac_mubkb_U20_n_15,fir_stream_mac_mubkb_U20_n_16,fir_stream_mac_mubkb_U20_n_17}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_357),
        .DSP_ALU_INST_0(int_filter_39_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_348),
        .DSP_ALU_INST_2({fir_stream_mac_mubkb_U19_n_0,fir_stream_mac_mubkb_U19_n_1,fir_stream_mac_mubkb_U19_n_2,fir_stream_mac_mubkb_U19_n_3,fir_stream_mac_mubkb_U19_n_4,fir_stream_mac_mubkb_U19_n_5,fir_stream_mac_mubkb_U19_n_6,fir_stream_mac_mubkb_U19_n_7,fir_stream_mac_mubkb_U19_n_8,fir_stream_mac_mubkb_U19_n_9,fir_stream_mac_mubkb_U19_n_10,fir_stream_mac_mubkb_U19_n_11,fir_stream_mac_mubkb_U19_n_12,fir_stream_mac_mubkb_U19_n_13,fir_stream_mac_mubkb_U19_n_14,fir_stream_mac_mubkb_U19_n_15,fir_stream_mac_mubkb_U19_n_16,fir_stream_mac_mubkb_U19_n_17}),
        .DSP_ALU_INST_3(int_filter_38_V0),
        .P({fir_stream_mac_mubkb_U20_n_18,fir_stream_mac_mubkb_U20_n_19,fir_stream_mac_mubkb_U20_n_20,fir_stream_mac_mubkb_U20_n_21,fir_stream_mac_mubkb_U20_n_22,fir_stream_mac_mubkb_U20_n_23,fir_stream_mac_mubkb_U20_n_24,fir_stream_mac_mubkb_U20_n_25,fir_stream_mac_mubkb_U20_n_26,fir_stream_mac_mubkb_U20_n_27,fir_stream_mac_mubkb_U20_n_28,fir_stream_mac_mubkb_U20_n_29,fir_stream_mac_mubkb_U20_n_30,fir_stream_mac_mubkb_U20_n_31}),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_12 fir_stream_mac_mubkb_U21
       (.BCOUT({fir_stream_mac_mubkb_U21_n_0,fir_stream_mac_mubkb_U21_n_1,fir_stream_mac_mubkb_U21_n_2,fir_stream_mac_mubkb_U21_n_3,fir_stream_mac_mubkb_U21_n_4,fir_stream_mac_mubkb_U21_n_5,fir_stream_mac_mubkb_U21_n_6,fir_stream_mac_mubkb_U21_n_7,fir_stream_mac_mubkb_U21_n_8,fir_stream_mac_mubkb_U21_n_9,fir_stream_mac_mubkb_U21_n_10,fir_stream_mac_mubkb_U21_n_11,fir_stream_mac_mubkb_U21_n_12,fir_stream_mac_mubkb_U21_n_13,fir_stream_mac_mubkb_U21_n_14,fir_stream_mac_mubkb_U21_n_15,fir_stream_mac_mubkb_U21_n_16,fir_stream_mac_mubkb_U21_n_17}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_375),
        .DSP_ALU_INST_0(int_filter_41_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_366),
        .DSP_ALU_INST_2({fir_stream_mac_mubkb_U20_n_0,fir_stream_mac_mubkb_U20_n_1,fir_stream_mac_mubkb_U20_n_2,fir_stream_mac_mubkb_U20_n_3,fir_stream_mac_mubkb_U20_n_4,fir_stream_mac_mubkb_U20_n_5,fir_stream_mac_mubkb_U20_n_6,fir_stream_mac_mubkb_U20_n_7,fir_stream_mac_mubkb_U20_n_8,fir_stream_mac_mubkb_U20_n_9,fir_stream_mac_mubkb_U20_n_10,fir_stream_mac_mubkb_U20_n_11,fir_stream_mac_mubkb_U20_n_12,fir_stream_mac_mubkb_U20_n_13,fir_stream_mac_mubkb_U20_n_14,fir_stream_mac_mubkb_U20_n_15,fir_stream_mac_mubkb_U20_n_16,fir_stream_mac_mubkb_U20_n_17}),
        .DSP_ALU_INST_3(int_filter_40_V0),
        .P({fir_stream_mac_mubkb_U21_n_18,fir_stream_mac_mubkb_U21_n_19,fir_stream_mac_mubkb_U21_n_20,fir_stream_mac_mubkb_U21_n_21,fir_stream_mac_mubkb_U21_n_22,fir_stream_mac_mubkb_U21_n_23,fir_stream_mac_mubkb_U21_n_24,fir_stream_mac_mubkb_U21_n_25,fir_stream_mac_mubkb_U21_n_26,fir_stream_mac_mubkb_U21_n_27,fir_stream_mac_mubkb_U21_n_28,fir_stream_mac_mubkb_U21_n_29,fir_stream_mac_mubkb_U21_n_30,fir_stream_mac_mubkb_U21_n_31}),
        .RSTA(ap_rst_n_inv),
        .S(fir_stream_mac_mubkb_U21_n_32),
        .\add_ln700_44_reg_2516_reg[13] (fir_stream_mac_mubkb_U24_n_19),
        .\add_ln700_44_reg_2516_reg[13]_0 (fir_stream_mac_mubkb_U23_n_30),
        .\add_ln700_44_reg_2516_reg[13]_1 ({fir_stream_mac_mubkb_U23_n_18,fir_stream_mac_mubkb_U23_n_19}),
        .\add_ln700_44_reg_2516_reg[13]_2 ({fir_stream_mac_mubkb_U22_n_1,fir_stream_mac_mubkb_U22_n_2}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_13 fir_stream_mac_mubkb_U22
       (.BCOUT({fir_stream_mac_mubkb_U21_n_0,fir_stream_mac_mubkb_U21_n_1,fir_stream_mac_mubkb_U21_n_2,fir_stream_mac_mubkb_U21_n_3,fir_stream_mac_mubkb_U21_n_4,fir_stream_mac_mubkb_U21_n_5,fir_stream_mac_mubkb_U21_n_6,fir_stream_mac_mubkb_U21_n_7,fir_stream_mac_mubkb_U21_n_8,fir_stream_mac_mubkb_U21_n_9,fir_stream_mac_mubkb_U21_n_10,fir_stream_mac_mubkb_U21_n_11,fir_stream_mac_mubkb_U21_n_12,fir_stream_mac_mubkb_U21_n_13,fir_stream_mac_mubkb_U21_n_14,fir_stream_mac_mubkb_U21_n_15,fir_stream_mac_mubkb_U21_n_16,fir_stream_mac_mubkb_U21_n_17}),
        .CEB2(input_r_TREADY_int),
        .D(add_ln700_44_fu_2144_p2),
        .DI(fir_stream_mac_mubkb_U23_n_33),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_384),
        .DSP_ALU_INST_0(int_filter_42_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_393),
        .DSP_ALU_INST_2(int_filter_43_V0),
        .P({fir_stream_mac_mubkb_U22_n_0,fir_stream_mac_mubkb_U22_n_1,fir_stream_mac_mubkb_U22_n_2,fir_stream_mac_mubkb_U22_n_3,fir_stream_mac_mubkb_U22_n_4}),
        .RSTA(ap_rst_n_inv),
        .S({fir_stream_mac_mubkb_U23_n_31,fir_stream_mac_mubkb_U23_n_32}),
        .\add_ln700_44_reg_2516[13]_i_8 ({fir_stream_mac_mubkb_U23_n_18,fir_stream_mac_mubkb_U23_n_19,fir_stream_mac_mubkb_U23_n_20,fir_stream_mac_mubkb_U23_n_21,fir_stream_mac_mubkb_U23_n_22,fir_stream_mac_mubkb_U23_n_23,fir_stream_mac_mubkb_U23_n_24,fir_stream_mac_mubkb_U23_n_25,fir_stream_mac_mubkb_U23_n_26,fir_stream_mac_mubkb_U23_n_27,fir_stream_mac_mubkb_U23_n_28,fir_stream_mac_mubkb_U23_n_29}),
        .\add_ln700_44_reg_2516[13]_i_8_0 ({fir_stream_mac_mubkb_U21_n_19,fir_stream_mac_mubkb_U21_n_20,fir_stream_mac_mubkb_U21_n_21,fir_stream_mac_mubkb_U21_n_22,fir_stream_mac_mubkb_U21_n_23,fir_stream_mac_mubkb_U21_n_24,fir_stream_mac_mubkb_U21_n_25,fir_stream_mac_mubkb_U21_n_26,fir_stream_mac_mubkb_U21_n_27,fir_stream_mac_mubkb_U21_n_28,fir_stream_mac_mubkb_U21_n_29,fir_stream_mac_mubkb_U21_n_30}),
        .\add_ln700_44_reg_2516_reg[13] ({fir_stream_mac_mubkb_U24_n_19,fir_stream_mac_mubkb_U24_n_20,fir_stream_mac_mubkb_U24_n_21,fir_stream_mac_mubkb_U24_n_22,fir_stream_mac_mubkb_U24_n_23,fir_stream_mac_mubkb_U24_n_24,fir_stream_mac_mubkb_U24_n_25,fir_stream_mac_mubkb_U24_n_26,fir_stream_mac_mubkb_U24_n_27,fir_stream_mac_mubkb_U24_n_28,fir_stream_mac_mubkb_U24_n_29,fir_stream_mac_mubkb_U24_n_30,fir_stream_mac_mubkb_U24_n_31}),
        .\add_ln700_44_reg_2516_reg[13]_0 (fir_stream_mac_mubkb_U21_n_32),
        .ap_clk(ap_clk),
        .ap_clk_0({fir_stream_mac_mubkb_U22_n_5,fir_stream_mac_mubkb_U22_n_6,fir_stream_mac_mubkb_U22_n_7,fir_stream_mac_mubkb_U22_n_8,fir_stream_mac_mubkb_U22_n_9,fir_stream_mac_mubkb_U22_n_10,fir_stream_mac_mubkb_U22_n_11,fir_stream_mac_mubkb_U22_n_12,fir_stream_mac_mubkb_U22_n_13,fir_stream_mac_mubkb_U22_n_14,fir_stream_mac_mubkb_U22_n_15,fir_stream_mac_mubkb_U22_n_16,fir_stream_mac_mubkb_U22_n_17,fir_stream_mac_mubkb_U22_n_18,fir_stream_mac_mubkb_U22_n_19,fir_stream_mac_mubkb_U22_n_20,fir_stream_mac_mubkb_U22_n_21,fir_stream_mac_mubkb_U22_n_22}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_14 fir_stream_mac_mubkb_U23
       (.BCOUT({fir_stream_mac_mubkb_U23_n_0,fir_stream_mac_mubkb_U23_n_1,fir_stream_mac_mubkb_U23_n_2,fir_stream_mac_mubkb_U23_n_3,fir_stream_mac_mubkb_U23_n_4,fir_stream_mac_mubkb_U23_n_5,fir_stream_mac_mubkb_U23_n_6,fir_stream_mac_mubkb_U23_n_7,fir_stream_mac_mubkb_U23_n_8,fir_stream_mac_mubkb_U23_n_9,fir_stream_mac_mubkb_U23_n_10,fir_stream_mac_mubkb_U23_n_11,fir_stream_mac_mubkb_U23_n_12,fir_stream_mac_mubkb_U23_n_13,fir_stream_mac_mubkb_U23_n_14,fir_stream_mac_mubkb_U23_n_15,fir_stream_mac_mubkb_U23_n_16,fir_stream_mac_mubkb_U23_n_17}),
        .CEB2(input_r_TREADY_int),
        .DI(fir_stream_mac_mubkb_U23_n_33),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_411),
        .DSP_ALU_INST_0(int_filter_45_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_402),
        .DSP_ALU_INST_2({fir_stream_mac_mubkb_U22_n_5,fir_stream_mac_mubkb_U22_n_6,fir_stream_mac_mubkb_U22_n_7,fir_stream_mac_mubkb_U22_n_8,fir_stream_mac_mubkb_U22_n_9,fir_stream_mac_mubkb_U22_n_10,fir_stream_mac_mubkb_U22_n_11,fir_stream_mac_mubkb_U22_n_12,fir_stream_mac_mubkb_U22_n_13,fir_stream_mac_mubkb_U22_n_14,fir_stream_mac_mubkb_U22_n_15,fir_stream_mac_mubkb_U22_n_16,fir_stream_mac_mubkb_U22_n_17,fir_stream_mac_mubkb_U22_n_18,fir_stream_mac_mubkb_U22_n_19,fir_stream_mac_mubkb_U22_n_20,fir_stream_mac_mubkb_U22_n_21,fir_stream_mac_mubkb_U22_n_22}),
        .DSP_ALU_INST_3(int_filter_44_V0),
        .P({fir_stream_mac_mubkb_U23_n_18,fir_stream_mac_mubkb_U23_n_19,fir_stream_mac_mubkb_U23_n_20,fir_stream_mac_mubkb_U23_n_21,fir_stream_mac_mubkb_U23_n_22,fir_stream_mac_mubkb_U23_n_23,fir_stream_mac_mubkb_U23_n_24,fir_stream_mac_mubkb_U23_n_25,fir_stream_mac_mubkb_U23_n_26,fir_stream_mac_mubkb_U23_n_27,fir_stream_mac_mubkb_U23_n_28,fir_stream_mac_mubkb_U23_n_29}),
        .RSTA(ap_rst_n_inv),
        .S({fir_stream_mac_mubkb_U23_n_31,fir_stream_mac_mubkb_U23_n_32}),
        .\add_ln700_44_reg_2516[13]_i_7 ({fir_stream_mac_mubkb_U21_n_18,fir_stream_mac_mubkb_U21_n_30,fir_stream_mac_mubkb_U21_n_31}),
        .\add_ln700_44_reg_2516[13]_i_7_0 ({fir_stream_mac_mubkb_U22_n_0,fir_stream_mac_mubkb_U22_n_3,fir_stream_mac_mubkb_U22_n_4}),
        .\add_ln700_44_reg_2516[13]_i_7_1 ({fir_stream_mac_mubkb_U24_n_18,fir_stream_mac_mubkb_U24_n_30,fir_stream_mac_mubkb_U24_n_31}),
        .ap_clk(ap_clk),
        .ap_clk_0(fir_stream_mac_mubkb_U23_n_30));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_15 fir_stream_mac_mubkb_U24
       (.BCOUT({fir_stream_mac_mubkb_U24_n_0,fir_stream_mac_mubkb_U24_n_1,fir_stream_mac_mubkb_U24_n_2,fir_stream_mac_mubkb_U24_n_3,fir_stream_mac_mubkb_U24_n_4,fir_stream_mac_mubkb_U24_n_5,fir_stream_mac_mubkb_U24_n_6,fir_stream_mac_mubkb_U24_n_7,fir_stream_mac_mubkb_U24_n_8,fir_stream_mac_mubkb_U24_n_9,fir_stream_mac_mubkb_U24_n_10,fir_stream_mac_mubkb_U24_n_11,fir_stream_mac_mubkb_U24_n_12,fir_stream_mac_mubkb_U24_n_13,fir_stream_mac_mubkb_U24_n_14,fir_stream_mac_mubkb_U24_n_15,fir_stream_mac_mubkb_U24_n_16,fir_stream_mac_mubkb_U24_n_17}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_429),
        .DSP_ALU_INST_0(int_filter_47_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_420),
        .DSP_ALU_INST_2({fir_stream_mac_mubkb_U23_n_0,fir_stream_mac_mubkb_U23_n_1,fir_stream_mac_mubkb_U23_n_2,fir_stream_mac_mubkb_U23_n_3,fir_stream_mac_mubkb_U23_n_4,fir_stream_mac_mubkb_U23_n_5,fir_stream_mac_mubkb_U23_n_6,fir_stream_mac_mubkb_U23_n_7,fir_stream_mac_mubkb_U23_n_8,fir_stream_mac_mubkb_U23_n_9,fir_stream_mac_mubkb_U23_n_10,fir_stream_mac_mubkb_U23_n_11,fir_stream_mac_mubkb_U23_n_12,fir_stream_mac_mubkb_U23_n_13,fir_stream_mac_mubkb_U23_n_14,fir_stream_mac_mubkb_U23_n_15,fir_stream_mac_mubkb_U23_n_16,fir_stream_mac_mubkb_U23_n_17}),
        .DSP_ALU_INST_3(int_filter_46_V0),
        .P({fir_stream_mac_mubkb_U24_n_18,fir_stream_mac_mubkb_U24_n_19,fir_stream_mac_mubkb_U24_n_20,fir_stream_mac_mubkb_U24_n_21,fir_stream_mac_mubkb_U24_n_22,fir_stream_mac_mubkb_U24_n_23,fir_stream_mac_mubkb_U24_n_24,fir_stream_mac_mubkb_U24_n_25,fir_stream_mac_mubkb_U24_n_26,fir_stream_mac_mubkb_U24_n_27,fir_stream_mac_mubkb_U24_n_28,fir_stream_mac_mubkb_U24_n_29,fir_stream_mac_mubkb_U24_n_30,fir_stream_mac_mubkb_U24_n_31}),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_16 fir_stream_mac_mubkb_U25
       (.BCOUT({fir_stream_mac_mubkb_U25_n_0,fir_stream_mac_mubkb_U25_n_1,fir_stream_mac_mubkb_U25_n_2,fir_stream_mac_mubkb_U25_n_3,fir_stream_mac_mubkb_U25_n_4,fir_stream_mac_mubkb_U25_n_5,fir_stream_mac_mubkb_U25_n_6,fir_stream_mac_mubkb_U25_n_7,fir_stream_mac_mubkb_U25_n_8,fir_stream_mac_mubkb_U25_n_9,fir_stream_mac_mubkb_U25_n_10,fir_stream_mac_mubkb_U25_n_11,fir_stream_mac_mubkb_U25_n_12,fir_stream_mac_mubkb_U25_n_13,fir_stream_mac_mubkb_U25_n_14,fir_stream_mac_mubkb_U25_n_15,fir_stream_mac_mubkb_U25_n_16,fir_stream_mac_mubkb_U25_n_17}),
        .CEB2(input_r_TREADY_int),
        .D(add_ln700_60_fu_2178_p2),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_447),
        .DSP_ALU_INST_0(int_filter_49_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_438),
        .DSP_ALU_INST_2({fir_stream_mac_mubkb_U24_n_0,fir_stream_mac_mubkb_U24_n_1,fir_stream_mac_mubkb_U24_n_2,fir_stream_mac_mubkb_U24_n_3,fir_stream_mac_mubkb_U24_n_4,fir_stream_mac_mubkb_U24_n_5,fir_stream_mac_mubkb_U24_n_6,fir_stream_mac_mubkb_U24_n_7,fir_stream_mac_mubkb_U24_n_8,fir_stream_mac_mubkb_U24_n_9,fir_stream_mac_mubkb_U24_n_10,fir_stream_mac_mubkb_U24_n_11,fir_stream_mac_mubkb_U24_n_12,fir_stream_mac_mubkb_U24_n_13,fir_stream_mac_mubkb_U24_n_14,fir_stream_mac_mubkb_U24_n_15,fir_stream_mac_mubkb_U24_n_16,fir_stream_mac_mubkb_U24_n_17}),
        .DSP_ALU_INST_3(int_filter_48_V0),
        .O({fir_stream_mac_mubkb_U30_n_20,fir_stream_mac_mubkb_U30_n_21,fir_stream_mac_mubkb_U30_n_22,fir_stream_mac_mubkb_U30_n_23,fir_stream_mac_mubkb_U30_n_24,fir_stream_mac_mubkb_U30_n_25,fir_stream_mac_mubkb_U30_n_26,fir_stream_mac_mubkb_U30_n_27}),
        .P({fir_stream_mac_mubkb_U27_n_18,fir_stream_mac_mubkb_U27_n_19,fir_stream_mac_mubkb_U27_n_20,fir_stream_mac_mubkb_U27_n_21,fir_stream_mac_mubkb_U27_n_22,fir_stream_mac_mubkb_U27_n_23,fir_stream_mac_mubkb_U27_n_24,fir_stream_mac_mubkb_U27_n_25,fir_stream_mac_mubkb_U27_n_26,fir_stream_mac_mubkb_U27_n_27,fir_stream_mac_mubkb_U27_n_28,fir_stream_mac_mubkb_U27_n_29,fir_stream_mac_mubkb_U27_n_30,fir_stream_mac_mubkb_U27_n_31}),
        .RSTA(ap_rst_n_inv),
        .\add_ln700_60_reg_2521[13]_i_7 ({fir_stream_mac_mubkb_U26_n_28,fir_stream_mac_mubkb_U26_n_29,fir_stream_mac_mubkb_U26_n_30,fir_stream_mac_mubkb_U26_n_31,fir_stream_mac_mubkb_U26_n_32,fir_stream_mac_mubkb_U26_n_33}),
        .\add_ln700_60_reg_2521[13]_i_7_0 ({fir_stream_mac_mubkb_U30_n_28,fir_stream_mac_mubkb_U30_n_29,fir_stream_mac_mubkb_U30_n_30,fir_stream_mac_mubkb_U30_n_31,fir_stream_mac_mubkb_U30_n_32,fir_stream_mac_mubkb_U30_n_33}),
        .\add_ln700_60_reg_2521_reg[13] ({fir_stream_mac_mubkb_U26_n_20,fir_stream_mac_mubkb_U26_n_21,fir_stream_mac_mubkb_U26_n_22,fir_stream_mac_mubkb_U26_n_23,fir_stream_mac_mubkb_U26_n_24,fir_stream_mac_mubkb_U26_n_25,fir_stream_mac_mubkb_U26_n_26,fir_stream_mac_mubkb_U26_n_27}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_17 fir_stream_mac_mubkb_U26
       (.BCOUT({fir_stream_mac_mubkb_U25_n_0,fir_stream_mac_mubkb_U25_n_1,fir_stream_mac_mubkb_U25_n_2,fir_stream_mac_mubkb_U25_n_3,fir_stream_mac_mubkb_U25_n_4,fir_stream_mac_mubkb_U25_n_5,fir_stream_mac_mubkb_U25_n_6,fir_stream_mac_mubkb_U25_n_7,fir_stream_mac_mubkb_U25_n_8,fir_stream_mac_mubkb_U25_n_9,fir_stream_mac_mubkb_U25_n_10,fir_stream_mac_mubkb_U25_n_11,fir_stream_mac_mubkb_U25_n_12,fir_stream_mac_mubkb_U25_n_13,fir_stream_mac_mubkb_U25_n_14,fir_stream_mac_mubkb_U25_n_15,fir_stream_mac_mubkb_U25_n_16,fir_stream_mac_mubkb_U25_n_17}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_456),
        .DSP_ALU_INST_0(int_filter_50_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_465),
        .DSP_ALU_INST_2(int_filter_51_V0),
        .P({fir_stream_mac_mubkb_U26_n_0,fir_stream_mac_mubkb_U26_n_1}),
        .RSTA(ap_rst_n_inv),
        .S(fir_stream_mac_mubkb_U31_n_31),
        .\add_ln700_60_reg_2521[13]_i_46 ({fir_stream_mac_mubkb_U26_n_28,fir_stream_mac_mubkb_U26_n_29,fir_stream_mac_mubkb_U26_n_30,fir_stream_mac_mubkb_U26_n_31,fir_stream_mac_mubkb_U26_n_32,fir_stream_mac_mubkb_U26_n_33}),
        .\add_ln700_60_reg_2521[13]_i_76 ({fir_stream_mac_mubkb_U26_n_20,fir_stream_mac_mubkb_U26_n_21,fir_stream_mac_mubkb_U26_n_22,fir_stream_mac_mubkb_U26_n_23,fir_stream_mac_mubkb_U26_n_24,fir_stream_mac_mubkb_U26_n_25,fir_stream_mac_mubkb_U26_n_26,fir_stream_mac_mubkb_U26_n_27}),
        .\add_ln700_60_reg_2521_reg[13]_i_15 ({fir_stream_mac_mubkb_U29_n_19,fir_stream_mac_mubkb_U29_n_20,fir_stream_mac_mubkb_U29_n_21,fir_stream_mac_mubkb_U29_n_22,fir_stream_mac_mubkb_U29_n_23,fir_stream_mac_mubkb_U29_n_24,fir_stream_mac_mubkb_U29_n_25,fir_stream_mac_mubkb_U29_n_26,fir_stream_mac_mubkb_U29_n_27,fir_stream_mac_mubkb_U29_n_28,fir_stream_mac_mubkb_U29_n_29,fir_stream_mac_mubkb_U29_n_30,fir_stream_mac_mubkb_U29_n_31}),
        .\add_ln700_60_reg_2521_reg[13]_i_15_0 ({fir_stream_mac_mubkb_U31_n_18,fir_stream_mac_mubkb_U31_n_19,fir_stream_mac_mubkb_U31_n_20,fir_stream_mac_mubkb_U31_n_21,fir_stream_mac_mubkb_U31_n_22,fir_stream_mac_mubkb_U31_n_23,fir_stream_mac_mubkb_U31_n_24,fir_stream_mac_mubkb_U31_n_25,fir_stream_mac_mubkb_U31_n_26,fir_stream_mac_mubkb_U31_n_27,fir_stream_mac_mubkb_U31_n_28,fir_stream_mac_mubkb_U31_n_29,fir_stream_mac_mubkb_U31_n_30}),
        .ap_clk(ap_clk),
        .ap_clk_0({fir_stream_mac_mubkb_U26_n_2,fir_stream_mac_mubkb_U26_n_3,fir_stream_mac_mubkb_U26_n_4,fir_stream_mac_mubkb_U26_n_5,fir_stream_mac_mubkb_U26_n_6,fir_stream_mac_mubkb_U26_n_7,fir_stream_mac_mubkb_U26_n_8,fir_stream_mac_mubkb_U26_n_9,fir_stream_mac_mubkb_U26_n_10,fir_stream_mac_mubkb_U26_n_11,fir_stream_mac_mubkb_U26_n_12,fir_stream_mac_mubkb_U26_n_13,fir_stream_mac_mubkb_U26_n_14,fir_stream_mac_mubkb_U26_n_15,fir_stream_mac_mubkb_U26_n_16,fir_stream_mac_mubkb_U26_n_17,fir_stream_mac_mubkb_U26_n_18,fir_stream_mac_mubkb_U26_n_19}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_18 fir_stream_mac_mubkb_U27
       (.BCOUT({fir_stream_mac_mubkb_U27_n_0,fir_stream_mac_mubkb_U27_n_1,fir_stream_mac_mubkb_U27_n_2,fir_stream_mac_mubkb_U27_n_3,fir_stream_mac_mubkb_U27_n_4,fir_stream_mac_mubkb_U27_n_5,fir_stream_mac_mubkb_U27_n_6,fir_stream_mac_mubkb_U27_n_7,fir_stream_mac_mubkb_U27_n_8,fir_stream_mac_mubkb_U27_n_9,fir_stream_mac_mubkb_U27_n_10,fir_stream_mac_mubkb_U27_n_11,fir_stream_mac_mubkb_U27_n_12,fir_stream_mac_mubkb_U27_n_13,fir_stream_mac_mubkb_U27_n_14,fir_stream_mac_mubkb_U27_n_15,fir_stream_mac_mubkb_U27_n_16,fir_stream_mac_mubkb_U27_n_17}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_483),
        .DSP_ALU_INST_0(int_filter_53_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_474),
        .DSP_ALU_INST_2({fir_stream_mac_mubkb_U26_n_2,fir_stream_mac_mubkb_U26_n_3,fir_stream_mac_mubkb_U26_n_4,fir_stream_mac_mubkb_U26_n_5,fir_stream_mac_mubkb_U26_n_6,fir_stream_mac_mubkb_U26_n_7,fir_stream_mac_mubkb_U26_n_8,fir_stream_mac_mubkb_U26_n_9,fir_stream_mac_mubkb_U26_n_10,fir_stream_mac_mubkb_U26_n_11,fir_stream_mac_mubkb_U26_n_12,fir_stream_mac_mubkb_U26_n_13,fir_stream_mac_mubkb_U26_n_14,fir_stream_mac_mubkb_U26_n_15,fir_stream_mac_mubkb_U26_n_16,fir_stream_mac_mubkb_U26_n_17,fir_stream_mac_mubkb_U26_n_18,fir_stream_mac_mubkb_U26_n_19}),
        .DSP_ALU_INST_3(int_filter_52_V0),
        .P({fir_stream_mac_mubkb_U27_n_18,fir_stream_mac_mubkb_U27_n_19,fir_stream_mac_mubkb_U27_n_20,fir_stream_mac_mubkb_U27_n_21,fir_stream_mac_mubkb_U27_n_22,fir_stream_mac_mubkb_U27_n_23,fir_stream_mac_mubkb_U27_n_24,fir_stream_mac_mubkb_U27_n_25,fir_stream_mac_mubkb_U27_n_26,fir_stream_mac_mubkb_U27_n_27,fir_stream_mac_mubkb_U27_n_28,fir_stream_mac_mubkb_U27_n_29,fir_stream_mac_mubkb_U27_n_30,fir_stream_mac_mubkb_U27_n_31}),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_19 fir_stream_mac_mubkb_U28
       (.BCOUT({fir_stream_mac_mubkb_U27_n_0,fir_stream_mac_mubkb_U27_n_1,fir_stream_mac_mubkb_U27_n_2,fir_stream_mac_mubkb_U27_n_3,fir_stream_mac_mubkb_U27_n_4,fir_stream_mac_mubkb_U27_n_5,fir_stream_mac_mubkb_U27_n_6,fir_stream_mac_mubkb_U27_n_7,fir_stream_mac_mubkb_U27_n_8,fir_stream_mac_mubkb_U27_n_9,fir_stream_mac_mubkb_U27_n_10,fir_stream_mac_mubkb_U27_n_11,fir_stream_mac_mubkb_U27_n_12,fir_stream_mac_mubkb_U27_n_13,fir_stream_mac_mubkb_U27_n_14,fir_stream_mac_mubkb_U27_n_15,fir_stream_mac_mubkb_U27_n_16,fir_stream_mac_mubkb_U27_n_17}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_492),
        .DSP_ALU_INST_0(int_filter_54_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_501),
        .DSP_ALU_INST_2(int_filter_55_V0),
        .P({fir_stream_mac_mubkb_U28_n_0,fir_stream_mac_mubkb_U28_n_1,fir_stream_mac_mubkb_U28_n_2,fir_stream_mac_mubkb_U28_n_3,fir_stream_mac_mubkb_U28_n_4,fir_stream_mac_mubkb_U28_n_5,fir_stream_mac_mubkb_U28_n_6,fir_stream_mac_mubkb_U28_n_7,fir_stream_mac_mubkb_U28_n_8,fir_stream_mac_mubkb_U28_n_9,fir_stream_mac_mubkb_U28_n_10,fir_stream_mac_mubkb_U28_n_11,fir_stream_mac_mubkb_U28_n_12,fir_stream_mac_mubkb_U28_n_13}),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_clk_0({fir_stream_mac_mubkb_U28_n_14,fir_stream_mac_mubkb_U28_n_15,fir_stream_mac_mubkb_U28_n_16,fir_stream_mac_mubkb_U28_n_17,fir_stream_mac_mubkb_U28_n_18,fir_stream_mac_mubkb_U28_n_19,fir_stream_mac_mubkb_U28_n_20,fir_stream_mac_mubkb_U28_n_21,fir_stream_mac_mubkb_U28_n_22,fir_stream_mac_mubkb_U28_n_23,fir_stream_mac_mubkb_U28_n_24,fir_stream_mac_mubkb_U28_n_25,fir_stream_mac_mubkb_U28_n_26,fir_stream_mac_mubkb_U28_n_27,fir_stream_mac_mubkb_U28_n_28,fir_stream_mac_mubkb_U28_n_29,fir_stream_mac_mubkb_U28_n_30,fir_stream_mac_mubkb_U28_n_31}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_20 fir_stream_mac_mubkb_U29
       (.BCOUT({fir_stream_mac_mubkb_U29_n_0,fir_stream_mac_mubkb_U29_n_1,fir_stream_mac_mubkb_U29_n_2,fir_stream_mac_mubkb_U29_n_3,fir_stream_mac_mubkb_U29_n_4,fir_stream_mac_mubkb_U29_n_5,fir_stream_mac_mubkb_U29_n_6,fir_stream_mac_mubkb_U29_n_7,fir_stream_mac_mubkb_U29_n_8,fir_stream_mac_mubkb_U29_n_9,fir_stream_mac_mubkb_U29_n_10,fir_stream_mac_mubkb_U29_n_11,fir_stream_mac_mubkb_U29_n_12,fir_stream_mac_mubkb_U29_n_13,fir_stream_mac_mubkb_U29_n_14,fir_stream_mac_mubkb_U29_n_15,fir_stream_mac_mubkb_U29_n_16,fir_stream_mac_mubkb_U29_n_17}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_519),
        .DSP_ALU_INST_0(int_filter_57_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_510),
        .DSP_ALU_INST_2({fir_stream_mac_mubkb_U28_n_14,fir_stream_mac_mubkb_U28_n_15,fir_stream_mac_mubkb_U28_n_16,fir_stream_mac_mubkb_U28_n_17,fir_stream_mac_mubkb_U28_n_18,fir_stream_mac_mubkb_U28_n_19,fir_stream_mac_mubkb_U28_n_20,fir_stream_mac_mubkb_U28_n_21,fir_stream_mac_mubkb_U28_n_22,fir_stream_mac_mubkb_U28_n_23,fir_stream_mac_mubkb_U28_n_24,fir_stream_mac_mubkb_U28_n_25,fir_stream_mac_mubkb_U28_n_26,fir_stream_mac_mubkb_U28_n_27,fir_stream_mac_mubkb_U28_n_28,fir_stream_mac_mubkb_U28_n_29,fir_stream_mac_mubkb_U28_n_30,fir_stream_mac_mubkb_U28_n_31}),
        .DSP_ALU_INST_3(int_filter_56_V0),
        .P({fir_stream_mac_mubkb_U29_n_18,fir_stream_mac_mubkb_U29_n_19,fir_stream_mac_mubkb_U29_n_20,fir_stream_mac_mubkb_U29_n_21,fir_stream_mac_mubkb_U29_n_22,fir_stream_mac_mubkb_U29_n_23,fir_stream_mac_mubkb_U29_n_24,fir_stream_mac_mubkb_U29_n_25,fir_stream_mac_mubkb_U29_n_26,fir_stream_mac_mubkb_U29_n_27,fir_stream_mac_mubkb_U29_n_28,fir_stream_mac_mubkb_U29_n_29,fir_stream_mac_mubkb_U29_n_30,fir_stream_mac_mubkb_U29_n_31}),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_21 fir_stream_mac_mubkb_U3
       (.BCOUT({fir_stream_mac_mubkb_U3_n_0,fir_stream_mac_mubkb_U3_n_1,fir_stream_mac_mubkb_U3_n_2,fir_stream_mac_mubkb_U3_n_3,fir_stream_mac_mubkb_U3_n_4,fir_stream_mac_mubkb_U3_n_5,fir_stream_mac_mubkb_U3_n_6,fir_stream_mac_mubkb_U3_n_7,fir_stream_mac_mubkb_U3_n_8,fir_stream_mac_mubkb_U3_n_9,fir_stream_mac_mubkb_U3_n_10,fir_stream_mac_mubkb_U3_n_11,fir_stream_mac_mubkb_U3_n_12,fir_stream_mac_mubkb_U3_n_13,fir_stream_mac_mubkb_U3_n_14,fir_stream_mac_mubkb_U3_n_15,fir_stream_mac_mubkb_U3_n_16,fir_stream_mac_mubkb_U3_n_17}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_51),
        .DSP_ALU_INST_0(int_filter_5_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_42),
        .DSP_ALU_INST_2({fir_stream_mac_mubkb_U2_n_2,fir_stream_mac_mubkb_U2_n_3,fir_stream_mac_mubkb_U2_n_4,fir_stream_mac_mubkb_U2_n_5,fir_stream_mac_mubkb_U2_n_6,fir_stream_mac_mubkb_U2_n_7,fir_stream_mac_mubkb_U2_n_8,fir_stream_mac_mubkb_U2_n_9,fir_stream_mac_mubkb_U2_n_10,fir_stream_mac_mubkb_U2_n_11,fir_stream_mac_mubkb_U2_n_12,fir_stream_mac_mubkb_U2_n_13,fir_stream_mac_mubkb_U2_n_14,fir_stream_mac_mubkb_U2_n_15,fir_stream_mac_mubkb_U2_n_16,fir_stream_mac_mubkb_U2_n_17,fir_stream_mac_mubkb_U2_n_18,fir_stream_mac_mubkb_U2_n_19}),
        .DSP_ALU_INST_3(int_filter_4_V0),
        .P({fir_stream_mac_mubkb_U3_n_18,fir_stream_mac_mubkb_U3_n_19,fir_stream_mac_mubkb_U3_n_20,fir_stream_mac_mubkb_U3_n_21,fir_stream_mac_mubkb_U3_n_22,fir_stream_mac_mubkb_U3_n_23,fir_stream_mac_mubkb_U3_n_24,fir_stream_mac_mubkb_U3_n_25,fir_stream_mac_mubkb_U3_n_26,fir_stream_mac_mubkb_U3_n_27,fir_stream_mac_mubkb_U3_n_28,fir_stream_mac_mubkb_U3_n_29,fir_stream_mac_mubkb_U3_n_30,fir_stream_mac_mubkb_U3_n_31}),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_22 fir_stream_mac_mubkb_U30
       (.BCOUT({fir_stream_mac_mubkb_U29_n_0,fir_stream_mac_mubkb_U29_n_1,fir_stream_mac_mubkb_U29_n_2,fir_stream_mac_mubkb_U29_n_3,fir_stream_mac_mubkb_U29_n_4,fir_stream_mac_mubkb_U29_n_5,fir_stream_mac_mubkb_U29_n_6,fir_stream_mac_mubkb_U29_n_7,fir_stream_mac_mubkb_U29_n_8,fir_stream_mac_mubkb_U29_n_9,fir_stream_mac_mubkb_U29_n_10,fir_stream_mac_mubkb_U29_n_11,fir_stream_mac_mubkb_U29_n_12,fir_stream_mac_mubkb_U29_n_13,fir_stream_mac_mubkb_U29_n_14,fir_stream_mac_mubkb_U29_n_15,fir_stream_mac_mubkb_U29_n_16,fir_stream_mac_mubkb_U29_n_17}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_528),
        .DSP_ALU_INST_0(int_filter_58_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_537),
        .DSP_ALU_INST_2(int_filter_59_V0),
        .O({fir_stream_mac_mubkb_U30_n_20,fir_stream_mac_mubkb_U30_n_21,fir_stream_mac_mubkb_U30_n_22,fir_stream_mac_mubkb_U30_n_23,fir_stream_mac_mubkb_U30_n_24,fir_stream_mac_mubkb_U30_n_25,fir_stream_mac_mubkb_U30_n_26,fir_stream_mac_mubkb_U30_n_27}),
        .P({fir_stream_mac_mubkb_U30_n_0,fir_stream_mac_mubkb_U30_n_1}),
        .RSTA(ap_rst_n_inv),
        .S(fir_stream_mac_mubkb_U32_n_13),
        .\add_ln700_60_reg_2521[13]_i_35 ({fir_stream_mac_mubkb_U30_n_28,fir_stream_mac_mubkb_U30_n_29,fir_stream_mac_mubkb_U30_n_30,fir_stream_mac_mubkb_U30_n_31,fir_stream_mac_mubkb_U30_n_32,fir_stream_mac_mubkb_U30_n_33}),
        .\add_ln700_60_reg_2521_reg[13]_i_14 ({fir_stream_mac_mubkb_U28_n_1,fir_stream_mac_mubkb_U28_n_2,fir_stream_mac_mubkb_U28_n_3,fir_stream_mac_mubkb_U28_n_4,fir_stream_mac_mubkb_U28_n_5,fir_stream_mac_mubkb_U28_n_6,fir_stream_mac_mubkb_U28_n_7,fir_stream_mac_mubkb_U28_n_8,fir_stream_mac_mubkb_U28_n_9,fir_stream_mac_mubkb_U28_n_10,fir_stream_mac_mubkb_U28_n_11,fir_stream_mac_mubkb_U28_n_12,fir_stream_mac_mubkb_U28_n_13}),
        .\add_ln700_60_reg_2521_reg[13]_i_14_0 ({fir_stream_mac_mubkb_U32_n_0,fir_stream_mac_mubkb_U32_n_1,fir_stream_mac_mubkb_U32_n_2,fir_stream_mac_mubkb_U32_n_3,fir_stream_mac_mubkb_U32_n_4,fir_stream_mac_mubkb_U32_n_5,fir_stream_mac_mubkb_U32_n_6,fir_stream_mac_mubkb_U32_n_7,fir_stream_mac_mubkb_U32_n_8,fir_stream_mac_mubkb_U32_n_9,fir_stream_mac_mubkb_U32_n_10,fir_stream_mac_mubkb_U32_n_11,fir_stream_mac_mubkb_U32_n_12}),
        .ap_clk(ap_clk),
        .ap_clk_0({fir_stream_mac_mubkb_U30_n_2,fir_stream_mac_mubkb_U30_n_3,fir_stream_mac_mubkb_U30_n_4,fir_stream_mac_mubkb_U30_n_5,fir_stream_mac_mubkb_U30_n_6,fir_stream_mac_mubkb_U30_n_7,fir_stream_mac_mubkb_U30_n_8,fir_stream_mac_mubkb_U30_n_9,fir_stream_mac_mubkb_U30_n_10,fir_stream_mac_mubkb_U30_n_11,fir_stream_mac_mubkb_U30_n_12,fir_stream_mac_mubkb_U30_n_13,fir_stream_mac_mubkb_U30_n_14,fir_stream_mac_mubkb_U30_n_15,fir_stream_mac_mubkb_U30_n_16,fir_stream_mac_mubkb_U30_n_17,fir_stream_mac_mubkb_U30_n_18,fir_stream_mac_mubkb_U30_n_19}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_23 fir_stream_mac_mubkb_U31
       (.BCOUT({fir_stream_mac_mubkb_U31_n_0,fir_stream_mac_mubkb_U31_n_1,fir_stream_mac_mubkb_U31_n_2,fir_stream_mac_mubkb_U31_n_3,fir_stream_mac_mubkb_U31_n_4,fir_stream_mac_mubkb_U31_n_5,fir_stream_mac_mubkb_U31_n_6,fir_stream_mac_mubkb_U31_n_7,fir_stream_mac_mubkb_U31_n_8,fir_stream_mac_mubkb_U31_n_9,fir_stream_mac_mubkb_U31_n_10,fir_stream_mac_mubkb_U31_n_11,fir_stream_mac_mubkb_U31_n_12,fir_stream_mac_mubkb_U31_n_13,fir_stream_mac_mubkb_U31_n_14,fir_stream_mac_mubkb_U31_n_15,fir_stream_mac_mubkb_U31_n_16,fir_stream_mac_mubkb_U31_n_17}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_555),
        .DSP_ALU_INST_0(int_filter_61_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_546),
        .DSP_ALU_INST_2({fir_stream_mac_mubkb_U30_n_2,fir_stream_mac_mubkb_U30_n_3,fir_stream_mac_mubkb_U30_n_4,fir_stream_mac_mubkb_U30_n_5,fir_stream_mac_mubkb_U30_n_6,fir_stream_mac_mubkb_U30_n_7,fir_stream_mac_mubkb_U30_n_8,fir_stream_mac_mubkb_U30_n_9,fir_stream_mac_mubkb_U30_n_10,fir_stream_mac_mubkb_U30_n_11,fir_stream_mac_mubkb_U30_n_12,fir_stream_mac_mubkb_U30_n_13,fir_stream_mac_mubkb_U30_n_14,fir_stream_mac_mubkb_U30_n_15,fir_stream_mac_mubkb_U30_n_16,fir_stream_mac_mubkb_U30_n_17,fir_stream_mac_mubkb_U30_n_18,fir_stream_mac_mubkb_U30_n_19}),
        .DSP_ALU_INST_3(int_filter_60_V0),
        .P({fir_stream_mac_mubkb_U31_n_18,fir_stream_mac_mubkb_U31_n_19,fir_stream_mac_mubkb_U31_n_20,fir_stream_mac_mubkb_U31_n_21,fir_stream_mac_mubkb_U31_n_22,fir_stream_mac_mubkb_U31_n_23,fir_stream_mac_mubkb_U31_n_24,fir_stream_mac_mubkb_U31_n_25,fir_stream_mac_mubkb_U31_n_26,fir_stream_mac_mubkb_U31_n_27,fir_stream_mac_mubkb_U31_n_28,fir_stream_mac_mubkb_U31_n_29,fir_stream_mac_mubkb_U31_n_30}),
        .RSTA(ap_rst_n_inv),
        .S(fir_stream_mac_mubkb_U31_n_31),
        .\add_ln700_60_reg_2521_reg[13]_i_15 ({fir_stream_mac_mubkb_U29_n_18,fir_stream_mac_mubkb_U29_n_19}),
        .\add_ln700_60_reg_2521_reg[13]_i_15_0 ({fir_stream_mac_mubkb_U26_n_0,fir_stream_mac_mubkb_U26_n_1}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_24 fir_stream_mac_mubkb_U32
       (.BCOUT({fir_stream_mac_mubkb_U31_n_0,fir_stream_mac_mubkb_U31_n_1,fir_stream_mac_mubkb_U31_n_2,fir_stream_mac_mubkb_U31_n_3,fir_stream_mac_mubkb_U31_n_4,fir_stream_mac_mubkb_U31_n_5,fir_stream_mac_mubkb_U31_n_6,fir_stream_mac_mubkb_U31_n_7,fir_stream_mac_mubkb_U31_n_8,fir_stream_mac_mubkb_U31_n_9,fir_stream_mac_mubkb_U31_n_10,fir_stream_mac_mubkb_U31_n_11,fir_stream_mac_mubkb_U31_n_12,fir_stream_mac_mubkb_U31_n_13,fir_stream_mac_mubkb_U31_n_14,fir_stream_mac_mubkb_U31_n_15,fir_stream_mac_mubkb_U31_n_16,fir_stream_mac_mubkb_U31_n_17}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_573),
        .DSP_ALU_INST_0(int_filter_63_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_564),
        .DSP_ALU_INST_2(int_filter_62_V0),
        .P({fir_stream_mac_mubkb_U32_n_0,fir_stream_mac_mubkb_U32_n_1,fir_stream_mac_mubkb_U32_n_2,fir_stream_mac_mubkb_U32_n_3,fir_stream_mac_mubkb_U32_n_4,fir_stream_mac_mubkb_U32_n_5,fir_stream_mac_mubkb_U32_n_6,fir_stream_mac_mubkb_U32_n_7,fir_stream_mac_mubkb_U32_n_8,fir_stream_mac_mubkb_U32_n_9,fir_stream_mac_mubkb_U32_n_10,fir_stream_mac_mubkb_U32_n_11,fir_stream_mac_mubkb_U32_n_12}),
        .RSTA(ap_rst_n_inv),
        .S(fir_stream_mac_mubkb_U32_n_13),
        .\add_ln700_60_reg_2521_reg[13]_i_14 ({fir_stream_mac_mubkb_U28_n_0,fir_stream_mac_mubkb_U28_n_1}),
        .\add_ln700_60_reg_2521_reg[13]_i_14_0 ({fir_stream_mac_mubkb_U30_n_0,fir_stream_mac_mubkb_U30_n_1}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_25 fir_stream_mac_mubkb_U4
       (.BCOUT({fir_stream_mac_mubkb_U3_n_0,fir_stream_mac_mubkb_U3_n_1,fir_stream_mac_mubkb_U3_n_2,fir_stream_mac_mubkb_U3_n_3,fir_stream_mac_mubkb_U3_n_4,fir_stream_mac_mubkb_U3_n_5,fir_stream_mac_mubkb_U3_n_6,fir_stream_mac_mubkb_U3_n_7,fir_stream_mac_mubkb_U3_n_8,fir_stream_mac_mubkb_U3_n_9,fir_stream_mac_mubkb_U3_n_10,fir_stream_mac_mubkb_U3_n_11,fir_stream_mac_mubkb_U3_n_12,fir_stream_mac_mubkb_U3_n_13,fir_stream_mac_mubkb_U3_n_14,fir_stream_mac_mubkb_U3_n_15,fir_stream_mac_mubkb_U3_n_16,fir_stream_mac_mubkb_U3_n_17}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_60),
        .DSP_ALU_INST_0(int_filter_6_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_69),
        .DSP_ALU_INST_2(int_filter_7_V0),
        .P({fir_stream_mac_mubkb_U4_n_0,fir_stream_mac_mubkb_U4_n_1,fir_stream_mac_mubkb_U4_n_2,fir_stream_mac_mubkb_U4_n_3,fir_stream_mac_mubkb_U4_n_4,fir_stream_mac_mubkb_U4_n_5,fir_stream_mac_mubkb_U4_n_6,fir_stream_mac_mubkb_U4_n_7,fir_stream_mac_mubkb_U4_n_8,fir_stream_mac_mubkb_U4_n_9,fir_stream_mac_mubkb_U4_n_10,fir_stream_mac_mubkb_U4_n_11,fir_stream_mac_mubkb_U4_n_12,fir_stream_mac_mubkb_U4_n_13}),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_clk_0({fir_stream_mac_mubkb_U4_n_14,fir_stream_mac_mubkb_U4_n_15,fir_stream_mac_mubkb_U4_n_16,fir_stream_mac_mubkb_U4_n_17,fir_stream_mac_mubkb_U4_n_18,fir_stream_mac_mubkb_U4_n_19,fir_stream_mac_mubkb_U4_n_20,fir_stream_mac_mubkb_U4_n_21,fir_stream_mac_mubkb_U4_n_22,fir_stream_mac_mubkb_U4_n_23,fir_stream_mac_mubkb_U4_n_24,fir_stream_mac_mubkb_U4_n_25,fir_stream_mac_mubkb_U4_n_26,fir_stream_mac_mubkb_U4_n_27,fir_stream_mac_mubkb_U4_n_28,fir_stream_mac_mubkb_U4_n_29,fir_stream_mac_mubkb_U4_n_30,fir_stream_mac_mubkb_U4_n_31}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_26 fir_stream_mac_mubkb_U5
       (.BCOUT({fir_stream_mac_mubkb_U5_n_0,fir_stream_mac_mubkb_U5_n_1,fir_stream_mac_mubkb_U5_n_2,fir_stream_mac_mubkb_U5_n_3,fir_stream_mac_mubkb_U5_n_4,fir_stream_mac_mubkb_U5_n_5,fir_stream_mac_mubkb_U5_n_6,fir_stream_mac_mubkb_U5_n_7,fir_stream_mac_mubkb_U5_n_8,fir_stream_mac_mubkb_U5_n_9,fir_stream_mac_mubkb_U5_n_10,fir_stream_mac_mubkb_U5_n_11,fir_stream_mac_mubkb_U5_n_12,fir_stream_mac_mubkb_U5_n_13,fir_stream_mac_mubkb_U5_n_14,fir_stream_mac_mubkb_U5_n_15,fir_stream_mac_mubkb_U5_n_16,fir_stream_mac_mubkb_U5_n_17}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_87),
        .DSP_ALU_INST_0(int_filter_9_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_78),
        .DSP_ALU_INST_2({fir_stream_mac_mubkb_U4_n_14,fir_stream_mac_mubkb_U4_n_15,fir_stream_mac_mubkb_U4_n_16,fir_stream_mac_mubkb_U4_n_17,fir_stream_mac_mubkb_U4_n_18,fir_stream_mac_mubkb_U4_n_19,fir_stream_mac_mubkb_U4_n_20,fir_stream_mac_mubkb_U4_n_21,fir_stream_mac_mubkb_U4_n_22,fir_stream_mac_mubkb_U4_n_23,fir_stream_mac_mubkb_U4_n_24,fir_stream_mac_mubkb_U4_n_25,fir_stream_mac_mubkb_U4_n_26,fir_stream_mac_mubkb_U4_n_27,fir_stream_mac_mubkb_U4_n_28,fir_stream_mac_mubkb_U4_n_29,fir_stream_mac_mubkb_U4_n_30,fir_stream_mac_mubkb_U4_n_31}),
        .DSP_ALU_INST_3(int_filter_8_V0),
        .P({fir_stream_mac_mubkb_U5_n_18,fir_stream_mac_mubkb_U5_n_19,fir_stream_mac_mubkb_U5_n_20,fir_stream_mac_mubkb_U5_n_21,fir_stream_mac_mubkb_U5_n_22,fir_stream_mac_mubkb_U5_n_23,fir_stream_mac_mubkb_U5_n_24,fir_stream_mac_mubkb_U5_n_25,fir_stream_mac_mubkb_U5_n_26,fir_stream_mac_mubkb_U5_n_27,fir_stream_mac_mubkb_U5_n_28,fir_stream_mac_mubkb_U5_n_29,fir_stream_mac_mubkb_U5_n_30,fir_stream_mac_mubkb_U5_n_31}),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_27 fir_stream_mac_mubkb_U6
       (.BCOUT({fir_stream_mac_mubkb_U5_n_0,fir_stream_mac_mubkb_U5_n_1,fir_stream_mac_mubkb_U5_n_2,fir_stream_mac_mubkb_U5_n_3,fir_stream_mac_mubkb_U5_n_4,fir_stream_mac_mubkb_U5_n_5,fir_stream_mac_mubkb_U5_n_6,fir_stream_mac_mubkb_U5_n_7,fir_stream_mac_mubkb_U5_n_8,fir_stream_mac_mubkb_U5_n_9,fir_stream_mac_mubkb_U5_n_10,fir_stream_mac_mubkb_U5_n_11,fir_stream_mac_mubkb_U5_n_12,fir_stream_mac_mubkb_U5_n_13,fir_stream_mac_mubkb_U5_n_14,fir_stream_mac_mubkb_U5_n_15,fir_stream_mac_mubkb_U5_n_16,fir_stream_mac_mubkb_U5_n_17}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_96),
        .DSP_ALU_INST_0(int_filter_10_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_105),
        .DSP_ALU_INST_2(int_filter_11_V0),
        .O({fir_stream_mac_mubkb_U6_n_20,fir_stream_mac_mubkb_U6_n_21,fir_stream_mac_mubkb_U6_n_22,fir_stream_mac_mubkb_U6_n_23,fir_stream_mac_mubkb_U6_n_24,fir_stream_mac_mubkb_U6_n_25,fir_stream_mac_mubkb_U6_n_26,fir_stream_mac_mubkb_U6_n_27}),
        .P({fir_stream_mac_mubkb_U6_n_0,fir_stream_mac_mubkb_U6_n_1}),
        .RSTA(ap_rst_n_inv),
        .S(fir_stream_mac_mubkb_U8_n_31),
        .\add_ln700_14_reg_2501[13]_i_35 ({fir_stream_mac_mubkb_U6_n_28,fir_stream_mac_mubkb_U6_n_29,fir_stream_mac_mubkb_U6_n_30,fir_stream_mac_mubkb_U6_n_31,fir_stream_mac_mubkb_U6_n_32,fir_stream_mac_mubkb_U6_n_33}),
        .\add_ln700_14_reg_2501_reg[13]_i_14 ({fir_stream_mac_mubkb_U4_n_1,fir_stream_mac_mubkb_U4_n_2,fir_stream_mac_mubkb_U4_n_3,fir_stream_mac_mubkb_U4_n_4,fir_stream_mac_mubkb_U4_n_5,fir_stream_mac_mubkb_U4_n_6,fir_stream_mac_mubkb_U4_n_7,fir_stream_mac_mubkb_U4_n_8,fir_stream_mac_mubkb_U4_n_9,fir_stream_mac_mubkb_U4_n_10,fir_stream_mac_mubkb_U4_n_11,fir_stream_mac_mubkb_U4_n_12,fir_stream_mac_mubkb_U4_n_13}),
        .\add_ln700_14_reg_2501_reg[13]_i_14_0 ({fir_stream_mac_mubkb_U8_n_18,fir_stream_mac_mubkb_U8_n_19,fir_stream_mac_mubkb_U8_n_20,fir_stream_mac_mubkb_U8_n_21,fir_stream_mac_mubkb_U8_n_22,fir_stream_mac_mubkb_U8_n_23,fir_stream_mac_mubkb_U8_n_24,fir_stream_mac_mubkb_U8_n_25,fir_stream_mac_mubkb_U8_n_26,fir_stream_mac_mubkb_U8_n_27,fir_stream_mac_mubkb_U8_n_28,fir_stream_mac_mubkb_U8_n_29,fir_stream_mac_mubkb_U8_n_30}),
        .ap_clk(ap_clk),
        .ap_clk_0({fir_stream_mac_mubkb_U6_n_2,fir_stream_mac_mubkb_U6_n_3,fir_stream_mac_mubkb_U6_n_4,fir_stream_mac_mubkb_U6_n_5,fir_stream_mac_mubkb_U6_n_6,fir_stream_mac_mubkb_U6_n_7,fir_stream_mac_mubkb_U6_n_8,fir_stream_mac_mubkb_U6_n_9,fir_stream_mac_mubkb_U6_n_10,fir_stream_mac_mubkb_U6_n_11,fir_stream_mac_mubkb_U6_n_12,fir_stream_mac_mubkb_U6_n_13,fir_stream_mac_mubkb_U6_n_14,fir_stream_mac_mubkb_U6_n_15,fir_stream_mac_mubkb_U6_n_16,fir_stream_mac_mubkb_U6_n_17,fir_stream_mac_mubkb_U6_n_18,fir_stream_mac_mubkb_U6_n_19}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_28 fir_stream_mac_mubkb_U7
       (.BCOUT({fir_stream_mac_mubkb_U7_n_0,fir_stream_mac_mubkb_U7_n_1,fir_stream_mac_mubkb_U7_n_2,fir_stream_mac_mubkb_U7_n_3,fir_stream_mac_mubkb_U7_n_4,fir_stream_mac_mubkb_U7_n_5,fir_stream_mac_mubkb_U7_n_6,fir_stream_mac_mubkb_U7_n_7,fir_stream_mac_mubkb_U7_n_8,fir_stream_mac_mubkb_U7_n_9,fir_stream_mac_mubkb_U7_n_10,fir_stream_mac_mubkb_U7_n_11,fir_stream_mac_mubkb_U7_n_12,fir_stream_mac_mubkb_U7_n_13,fir_stream_mac_mubkb_U7_n_14,fir_stream_mac_mubkb_U7_n_15,fir_stream_mac_mubkb_U7_n_16,fir_stream_mac_mubkb_U7_n_17}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_123),
        .DSP_ALU_INST_0(int_filter_13_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_114),
        .DSP_ALU_INST_2({fir_stream_mac_mubkb_U6_n_2,fir_stream_mac_mubkb_U6_n_3,fir_stream_mac_mubkb_U6_n_4,fir_stream_mac_mubkb_U6_n_5,fir_stream_mac_mubkb_U6_n_6,fir_stream_mac_mubkb_U6_n_7,fir_stream_mac_mubkb_U6_n_8,fir_stream_mac_mubkb_U6_n_9,fir_stream_mac_mubkb_U6_n_10,fir_stream_mac_mubkb_U6_n_11,fir_stream_mac_mubkb_U6_n_12,fir_stream_mac_mubkb_U6_n_13,fir_stream_mac_mubkb_U6_n_14,fir_stream_mac_mubkb_U6_n_15,fir_stream_mac_mubkb_U6_n_16,fir_stream_mac_mubkb_U6_n_17,fir_stream_mac_mubkb_U6_n_18,fir_stream_mac_mubkb_U6_n_19}),
        .DSP_ALU_INST_3(int_filter_12_V0),
        .P({fir_stream_mac_mubkb_U7_n_18,fir_stream_mac_mubkb_U7_n_19,fir_stream_mac_mubkb_U7_n_20,fir_stream_mac_mubkb_U7_n_21,fir_stream_mac_mubkb_U7_n_22,fir_stream_mac_mubkb_U7_n_23,fir_stream_mac_mubkb_U7_n_24,fir_stream_mac_mubkb_U7_n_25,fir_stream_mac_mubkb_U7_n_26,fir_stream_mac_mubkb_U7_n_27,fir_stream_mac_mubkb_U7_n_28,fir_stream_mac_mubkb_U7_n_29,fir_stream_mac_mubkb_U7_n_30}),
        .RSTA(ap_rst_n_inv),
        .S(fir_stream_mac_mubkb_U7_n_31),
        .\add_ln700_14_reg_2501_reg[13]_i_15 ({fir_stream_mac_mubkb_U5_n_18,fir_stream_mac_mubkb_U5_n_19}),
        .\add_ln700_14_reg_2501_reg[13]_i_15_0 ({fir_stream_mac_mubkb_U2_n_0,fir_stream_mac_mubkb_U2_n_1}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_29 fir_stream_mac_mubkb_U8
       (.BCOUT({fir_stream_mac_mubkb_U8_n_0,fir_stream_mac_mubkb_U8_n_1,fir_stream_mac_mubkb_U8_n_2,fir_stream_mac_mubkb_U8_n_3,fir_stream_mac_mubkb_U8_n_4,fir_stream_mac_mubkb_U8_n_5,fir_stream_mac_mubkb_U8_n_6,fir_stream_mac_mubkb_U8_n_7,fir_stream_mac_mubkb_U8_n_8,fir_stream_mac_mubkb_U8_n_9,fir_stream_mac_mubkb_U8_n_10,fir_stream_mac_mubkb_U8_n_11,fir_stream_mac_mubkb_U8_n_12,fir_stream_mac_mubkb_U8_n_13,fir_stream_mac_mubkb_U8_n_14,fir_stream_mac_mubkb_U8_n_15,fir_stream_mac_mubkb_U8_n_16,fir_stream_mac_mubkb_U8_n_17}),
        .CEB2(input_r_TREADY_int),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_141),
        .DSP_ALU_INST_0(int_filter_15_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_132),
        .DSP_ALU_INST_2({fir_stream_mac_mubkb_U7_n_0,fir_stream_mac_mubkb_U7_n_1,fir_stream_mac_mubkb_U7_n_2,fir_stream_mac_mubkb_U7_n_3,fir_stream_mac_mubkb_U7_n_4,fir_stream_mac_mubkb_U7_n_5,fir_stream_mac_mubkb_U7_n_6,fir_stream_mac_mubkb_U7_n_7,fir_stream_mac_mubkb_U7_n_8,fir_stream_mac_mubkb_U7_n_9,fir_stream_mac_mubkb_U7_n_10,fir_stream_mac_mubkb_U7_n_11,fir_stream_mac_mubkb_U7_n_12,fir_stream_mac_mubkb_U7_n_13,fir_stream_mac_mubkb_U7_n_14,fir_stream_mac_mubkb_U7_n_15,fir_stream_mac_mubkb_U7_n_16,fir_stream_mac_mubkb_U7_n_17}),
        .DSP_ALU_INST_3(int_filter_14_V0),
        .P({fir_stream_mac_mubkb_U8_n_18,fir_stream_mac_mubkb_U8_n_19,fir_stream_mac_mubkb_U8_n_20,fir_stream_mac_mubkb_U8_n_21,fir_stream_mac_mubkb_U8_n_22,fir_stream_mac_mubkb_U8_n_23,fir_stream_mac_mubkb_U8_n_24,fir_stream_mac_mubkb_U8_n_25,fir_stream_mac_mubkb_U8_n_26,fir_stream_mac_mubkb_U8_n_27,fir_stream_mac_mubkb_U8_n_28,fir_stream_mac_mubkb_U8_n_29,fir_stream_mac_mubkb_U8_n_30}),
        .RSTA(ap_rst_n_inv),
        .S(fir_stream_mac_mubkb_U8_n_31),
        .\add_ln700_14_reg_2501_reg[13]_i_14 ({fir_stream_mac_mubkb_U4_n_0,fir_stream_mac_mubkb_U4_n_1}),
        .\add_ln700_14_reg_2501_reg[13]_i_14_0 ({fir_stream_mac_mubkb_U6_n_0,fir_stream_mac_mubkb_U6_n_1}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_30 fir_stream_mac_mubkb_U9
       (.BCOUT({fir_stream_mac_mubkb_U8_n_0,fir_stream_mac_mubkb_U8_n_1,fir_stream_mac_mubkb_U8_n_2,fir_stream_mac_mubkb_U8_n_3,fir_stream_mac_mubkb_U8_n_4,fir_stream_mac_mubkb_U8_n_5,fir_stream_mac_mubkb_U8_n_6,fir_stream_mac_mubkb_U8_n_7,fir_stream_mac_mubkb_U8_n_8,fir_stream_mac_mubkb_U8_n_9,fir_stream_mac_mubkb_U8_n_10,fir_stream_mac_mubkb_U8_n_11,fir_stream_mac_mubkb_U8_n_12,fir_stream_mac_mubkb_U8_n_13,fir_stream_mac_mubkb_U8_n_14,fir_stream_mac_mubkb_U8_n_15,fir_stream_mac_mubkb_U8_n_16,fir_stream_mac_mubkb_U8_n_17}),
        .CEB2(input_r_TREADY_int),
        .D(add_ln700_29_fu_2116_p2),
        .DSP_ALU_INST(fir_stream_AXILiteS_s_axi_U_n_150),
        .DSP_ALU_INST_0(int_filter_16_V0),
        .DSP_ALU_INST_1(fir_stream_AXILiteS_s_axi_U_n_159),
        .DSP_ALU_INST_2(int_filter_17_V0),
        .O({fir_stream_mac_mubkb_U14_n_20,fir_stream_mac_mubkb_U14_n_21,fir_stream_mac_mubkb_U14_n_22,fir_stream_mac_mubkb_U14_n_23,fir_stream_mac_mubkb_U14_n_24,fir_stream_mac_mubkb_U14_n_25,fir_stream_mac_mubkb_U14_n_26,fir_stream_mac_mubkb_U14_n_27}),
        .P({fir_stream_mac_mubkb_U11_n_0,fir_stream_mac_mubkb_U11_n_1,fir_stream_mac_mubkb_U11_n_2,fir_stream_mac_mubkb_U11_n_3,fir_stream_mac_mubkb_U11_n_4,fir_stream_mac_mubkb_U11_n_5,fir_stream_mac_mubkb_U11_n_6,fir_stream_mac_mubkb_U11_n_7,fir_stream_mac_mubkb_U11_n_8,fir_stream_mac_mubkb_U11_n_9,fir_stream_mac_mubkb_U11_n_10,fir_stream_mac_mubkb_U11_n_11,fir_stream_mac_mubkb_U11_n_12,fir_stream_mac_mubkb_U11_n_13}),
        .RSTA(ap_rst_n_inv),
        .\add_ln700_29_reg_2506[13]_i_7 ({fir_stream_mac_mubkb_U10_n_28,fir_stream_mac_mubkb_U10_n_29,fir_stream_mac_mubkb_U10_n_30,fir_stream_mac_mubkb_U10_n_31,fir_stream_mac_mubkb_U10_n_32,fir_stream_mac_mubkb_U10_n_33}),
        .\add_ln700_29_reg_2506[13]_i_7_0 ({fir_stream_mac_mubkb_U14_n_28,fir_stream_mac_mubkb_U14_n_29,fir_stream_mac_mubkb_U14_n_30,fir_stream_mac_mubkb_U14_n_31,fir_stream_mac_mubkb_U14_n_32,fir_stream_mac_mubkb_U14_n_33}),
        .\add_ln700_29_reg_2506_reg[13] ({fir_stream_mac_mubkb_U10_n_20,fir_stream_mac_mubkb_U10_n_21,fir_stream_mac_mubkb_U10_n_22,fir_stream_mac_mubkb_U10_n_23,fir_stream_mac_mubkb_U10_n_24,fir_stream_mac_mubkb_U10_n_25,fir_stream_mac_mubkb_U10_n_26,fir_stream_mac_mubkb_U10_n_27}),
        .ap_clk(ap_clk),
        .ap_clk_0({fir_stream_mac_mubkb_U9_n_0,fir_stream_mac_mubkb_U9_n_1,fir_stream_mac_mubkb_U9_n_2,fir_stream_mac_mubkb_U9_n_3,fir_stream_mac_mubkb_U9_n_4,fir_stream_mac_mubkb_U9_n_5,fir_stream_mac_mubkb_U9_n_6,fir_stream_mac_mubkb_U9_n_7,fir_stream_mac_mubkb_U9_n_8,fir_stream_mac_mubkb_U9_n_9,fir_stream_mac_mubkb_U9_n_10,fir_stream_mac_mubkb_U9_n_11,fir_stream_mac_mubkb_U9_n_12,fir_stream_mac_mubkb_U9_n_13,fir_stream_mac_mubkb_U9_n_14,fir_stream_mac_mubkb_U9_n_15,fir_stream_mac_mubkb_U9_n_16,fir_stream_mac_mubkb_U9_n_17}));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[13]_i_15 
       (.I0(add_ln700_44_reg_2516[11]),
        .I1(add_ln700_29_reg_2506[11]),
        .I2(add_ln700_60_reg_2521[11]),
        .O(\ireg[13]_i_15_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[13]_i_16 
       (.I0(add_ln700_44_reg_2516[10]),
        .I1(add_ln700_29_reg_2506[10]),
        .I2(add_ln700_60_reg_2521[10]),
        .O(\ireg[13]_i_16_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[13]_i_17 
       (.I0(add_ln700_44_reg_2516[9]),
        .I1(add_ln700_29_reg_2506[9]),
        .I2(add_ln700_60_reg_2521[9]),
        .O(\ireg[13]_i_17_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[13]_i_18 
       (.I0(add_ln700_44_reg_2516[8]),
        .I1(add_ln700_29_reg_2506[8]),
        .I2(add_ln700_60_reg_2521[8]),
        .O(\ireg[13]_i_18_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[13]_i_19 
       (.I0(add_ln700_44_reg_2516[7]),
        .I1(add_ln700_29_reg_2506[7]),
        .I2(add_ln700_60_reg_2521[7]),
        .O(\ireg[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \ireg[13]_i_20 
       (.I0(add_ln700_60_reg_2521[12]),
        .I1(add_ln700_29_reg_2506[12]),
        .I2(add_ln700_44_reg_2516[12]),
        .I3(add_ln700_29_reg_2506[13]),
        .I4(add_ln700_44_reg_2516[13]),
        .I5(add_ln700_60_reg_2521[13]),
        .O(\ireg[13]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[13]_i_21 
       (.I0(\ireg[13]_i_15_n_0 ),
        .I1(add_ln700_29_reg_2506[12]),
        .I2(add_ln700_44_reg_2516[12]),
        .I3(add_ln700_60_reg_2521[12]),
        .O(\ireg[13]_i_21_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[13]_i_22 
       (.I0(add_ln700_44_reg_2516[11]),
        .I1(add_ln700_29_reg_2506[11]),
        .I2(add_ln700_60_reg_2521[11]),
        .I3(\ireg[13]_i_16_n_0 ),
        .O(\ireg[13]_i_22_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[13]_i_23 
       (.I0(add_ln700_44_reg_2516[10]),
        .I1(add_ln700_29_reg_2506[10]),
        .I2(add_ln700_60_reg_2521[10]),
        .I3(\ireg[13]_i_17_n_0 ),
        .O(\ireg[13]_i_23_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[13]_i_24 
       (.I0(add_ln700_44_reg_2516[9]),
        .I1(add_ln700_29_reg_2506[9]),
        .I2(add_ln700_60_reg_2521[9]),
        .I3(\ireg[13]_i_18_n_0 ),
        .O(\ireg[13]_i_24_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[13]_i_25 
       (.I0(add_ln700_44_reg_2516[8]),
        .I1(add_ln700_29_reg_2506[8]),
        .I2(add_ln700_60_reg_2521[8]),
        .I3(\ireg[13]_i_19_n_0 ),
        .O(\ireg[13]_i_25_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[13]_i_26 
       (.I0(add_ln700_44_reg_2516[6]),
        .I1(add_ln700_29_reg_2506[6]),
        .I2(add_ln700_60_reg_2521[6]),
        .O(\ireg[13]_i_26_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[13]_i_27 
       (.I0(add_ln700_44_reg_2516[5]),
        .I1(add_ln700_29_reg_2506[5]),
        .I2(add_ln700_60_reg_2521[5]),
        .O(\ireg[13]_i_27_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[13]_i_28 
       (.I0(add_ln700_44_reg_2516[4]),
        .I1(add_ln700_29_reg_2506[4]),
        .I2(add_ln700_60_reg_2521[4]),
        .O(\ireg[13]_i_28_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[13]_i_29 
       (.I0(add_ln700_44_reg_2516[3]),
        .I1(add_ln700_29_reg_2506[3]),
        .I2(add_ln700_60_reg_2521[3]),
        .O(\ireg[13]_i_29_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[13]_i_30 
       (.I0(add_ln700_44_reg_2516[2]),
        .I1(add_ln700_29_reg_2506[2]),
        .I2(add_ln700_60_reg_2521[2]),
        .O(\ireg[13]_i_30_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[13]_i_31 
       (.I0(add_ln700_44_reg_2516[1]),
        .I1(add_ln700_29_reg_2506[1]),
        .I2(add_ln700_60_reg_2521[1]),
        .O(\ireg[13]_i_31_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[13]_i_32 
       (.I0(add_ln700_44_reg_2516[0]),
        .I1(add_ln700_29_reg_2506[0]),
        .I2(add_ln700_60_reg_2521[0]),
        .O(\ireg[13]_i_32_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[13]_i_33 
       (.I0(add_ln700_44_reg_2516[7]),
        .I1(add_ln700_29_reg_2506[7]),
        .I2(add_ln700_60_reg_2521[7]),
        .I3(\ireg[13]_i_26_n_0 ),
        .O(\ireg[13]_i_33_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[13]_i_34 
       (.I0(add_ln700_44_reg_2516[6]),
        .I1(add_ln700_29_reg_2506[6]),
        .I2(add_ln700_60_reg_2521[6]),
        .I3(\ireg[13]_i_27_n_0 ),
        .O(\ireg[13]_i_34_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[13]_i_35 
       (.I0(add_ln700_44_reg_2516[5]),
        .I1(add_ln700_29_reg_2506[5]),
        .I2(add_ln700_60_reg_2521[5]),
        .I3(\ireg[13]_i_28_n_0 ),
        .O(\ireg[13]_i_35_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[13]_i_36 
       (.I0(add_ln700_44_reg_2516[4]),
        .I1(add_ln700_29_reg_2506[4]),
        .I2(add_ln700_60_reg_2521[4]),
        .I3(\ireg[13]_i_29_n_0 ),
        .O(\ireg[13]_i_36_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[13]_i_37 
       (.I0(add_ln700_44_reg_2516[3]),
        .I1(add_ln700_29_reg_2506[3]),
        .I2(add_ln700_60_reg_2521[3]),
        .I3(\ireg[13]_i_30_n_0 ),
        .O(\ireg[13]_i_37_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[13]_i_38 
       (.I0(add_ln700_44_reg_2516[2]),
        .I1(add_ln700_29_reg_2506[2]),
        .I2(add_ln700_60_reg_2521[2]),
        .I3(\ireg[13]_i_31_n_0 ),
        .O(\ireg[13]_i_38_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[13]_i_39 
       (.I0(add_ln700_44_reg_2516[1]),
        .I1(add_ln700_29_reg_2506[1]),
        .I2(add_ln700_60_reg_2521[1]),
        .I3(\ireg[13]_i_32_n_0 ),
        .O(\ireg[13]_i_39_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ireg[13]_i_40 
       (.I0(add_ln700_44_reg_2516[0]),
        .I1(add_ln700_29_reg_2506[0]),
        .I2(add_ln700_60_reg_2521[0]),
        .O(\ireg[13]_i_40_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \ireg_reg[13]_i_13 
       (.CI(\ireg_reg[13]_i_14_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ireg_reg[13]_i_13_CO_UNCONNECTED [7:5],\ireg_reg[13]_i_13_n_3 ,\ireg_reg[13]_i_13_n_4 ,\ireg_reg[13]_i_13_n_5 ,\ireg_reg[13]_i_13_n_6 ,\ireg_reg[13]_i_13_n_7 }),
        .DI({1'b0,1'b0,1'b0,\ireg[13]_i_15_n_0 ,\ireg[13]_i_16_n_0 ,\ireg[13]_i_17_n_0 ,\ireg[13]_i_18_n_0 ,\ireg[13]_i_19_n_0 }),
        .O({\NLW_ireg_reg[13]_i_13_O_UNCONNECTED [7:6],\ireg_reg[13]_i_13_n_10 ,\ireg_reg[13]_i_13_n_11 ,\ireg_reg[13]_i_13_n_12 ,\ireg_reg[13]_i_13_n_13 ,\ireg_reg[13]_i_13_n_14 ,\ireg_reg[13]_i_13_n_15 }),
        .S({1'b0,1'b0,\ireg[13]_i_20_n_0 ,\ireg[13]_i_21_n_0 ,\ireg[13]_i_22_n_0 ,\ireg[13]_i_23_n_0 ,\ireg[13]_i_24_n_0 ,\ireg[13]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \ireg_reg[13]_i_14 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ireg_reg[13]_i_14_n_0 ,\ireg_reg[13]_i_14_n_1 ,\ireg_reg[13]_i_14_n_2 ,\ireg_reg[13]_i_14_n_3 ,\ireg_reg[13]_i_14_n_4 ,\ireg_reg[13]_i_14_n_5 ,\ireg_reg[13]_i_14_n_6 ,\ireg_reg[13]_i_14_n_7 }),
        .DI({\ireg[13]_i_26_n_0 ,\ireg[13]_i_27_n_0 ,\ireg[13]_i_28_n_0 ,\ireg[13]_i_29_n_0 ,\ireg[13]_i_30_n_0 ,\ireg[13]_i_31_n_0 ,\ireg[13]_i_32_n_0 ,1'b0}),
        .O({\ireg_reg[13]_i_14_n_8 ,\ireg_reg[13]_i_14_n_9 ,\ireg_reg[13]_i_14_n_10 ,\ireg_reg[13]_i_14_n_11 ,\ireg_reg[13]_i_14_n_12 ,\ireg_reg[13]_i_14_n_13 ,\ireg_reg[13]_i_14_n_14 ,\ireg_reg[13]_i_14_n_15 }),
        .S({\ireg[13]_i_33_n_0 ,\ireg[13]_i_34_n_0 ,\ireg[13]_i_35_n_0 ,\ireg[13]_i_36_n_0 ,\ireg[13]_i_37_n_0 ,\ireg[13]_i_38_n_0 ,\ireg[13]_i_39_n_0 ,\ireg[13]_i_40_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both regslice_both_input_V_data_V_U
       (.CEB2(input_r_TREADY_int),
        .D(cdata),
        .E(p_0_in__0_0),
        .Q({ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .RSTA(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] ({regslice_both_input_V_data_V_U_n_19,regslice_both_input_V_data_V_U_n_20}),
        .\ap_CS_fsm_reg[0]_0 (p_0_in__0),
        .\ap_CS_fsm_reg[1] (\ibuf_inst/p_0_in ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .input_r_TREADY(input_r_TREADY),
        .\ireg_reg[8] ({input_r_TVALID,input_r_TDATA}),
        .\odata_reg[0] (regslice_both_input_V_last_V_U_n_0),
        .\odata_reg[8] ({input_r_TVALID_int,input_r_TDATA_int}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized0 regslice_both_input_V_last_V_U
       (.D({input_r_TVALID,input_r_TLAST}),
        .E(p_0_in__0_0),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\ireg_reg[0] (input_r_TVALID_int),
        .\odata_reg[1] ({regslice_both_input_V_last_V_U_n_0,input_r_TLAST_int}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1 regslice_both_output_V_data_V_U
       (.D(regslice_both_output_V_data_V_U_n_17),
        .O({\ireg_reg[13]_i_13_n_10 ,\ireg_reg[13]_i_13_n_11 ,\ireg_reg[13]_i_13_n_12 ,\ireg_reg[13]_i_13_n_13 ,\ireg_reg[13]_i_13_n_14 ,\ireg_reg[13]_i_13_n_15 }),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .RSTA(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1] (regslice_both_output_V_data_V_U_n_18),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[13] (add_ln700_37_reg_2511),
        .\ireg_reg[13]_0 (add_ln700_14_reg_2501),
        .\ireg_reg[16] (\ibuf_inst/p_0_in ),
        .\ireg_reg[7] ({\ireg_reg[13]_i_14_n_8 ,\ireg_reg[13]_i_14_n_9 ,\ireg_reg[13]_i_14_n_10 ,\ireg_reg[13]_i_14_n_11 ,\ireg_reg[13]_i_14_n_12 ,\ireg_reg[13]_i_14_n_13 ,\ireg_reg[13]_i_14_n_14 ,\ireg_reg[13]_i_14_n_15 }),
        .\odata_reg[16] ({output_r_TVALID,\^output_r_TDATA }),
        .output_r_TREADY(output_r_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized0_31 regslice_both_output_V_last_V_U
       (.D({regslice_both_output_V_data_V_U_n_18,tmp_last_V_reg_2496}),
        .Q(ap_CS_fsm_state2),
        .RSTA(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\odata_reg[1] (\ibuf_inst/p_0_in ),
        .output_r_TLAST(output_r_TLAST),
        .output_r_TREADY(output_r_TREADY));
  FDRE \tmp_last_V_reg_2496_reg[0] 
       (.C(ap_clk),
        .CE(input_r_TREADY_int),
        .D(input_r_TLAST_int),
        .Q(tmp_last_V_reg_2496),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_AXILiteS_s_axi
   (RSTA,
    s_axi_AXILiteS_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_AXILiteS_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    E,
    A,
    \waddr_reg[5]_0 ,
    \s_axi_AXILiteS_WDATA[7] ,
    \waddr_reg[4]_0 ,
    \int_filter_2_V_reg[7]_0 ,
    \waddr_reg[4]_1 ,
    \int_filter_3_V_reg[7]_0 ,
    \waddr_reg[3]_0 ,
    \int_filter_4_V_reg[7]_0 ,
    \waddr_reg[4]_2 ,
    \int_filter_5_V_reg[7]_0 ,
    \waddr_reg[4]_3 ,
    \int_filter_6_V_reg[7]_0 ,
    \waddr_reg[4]_4 ,
    \int_filter_7_V_reg[7]_0 ,
    \waddr_reg[3]_1 ,
    \int_filter_8_V_reg[7]_0 ,
    \waddr_reg[4]_5 ,
    \int_filter_9_V_reg[7]_0 ,
    \waddr_reg[4]_6 ,
    \int_filter_10_V_reg[7]_0 ,
    \waddr_reg[4]_7 ,
    \int_filter_11_V_reg[7]_0 ,
    \waddr_reg[3]_2 ,
    \int_filter_12_V_reg[7]_0 ,
    \waddr_reg[4]_8 ,
    \int_filter_13_V_reg[7]_0 ,
    \waddr_reg[4]_9 ,
    \int_filter_14_V_reg[7]_0 ,
    \waddr_reg[4]_10 ,
    \int_filter_15_V_reg[7]_0 ,
    \waddr_reg[3]_3 ,
    \int_filter_16_V_reg[7]_0 ,
    \waddr_reg[4]_11 ,
    \int_filter_17_V_reg[7]_0 ,
    \waddr_reg[4]_12 ,
    \int_filter_18_V_reg[7]_0 ,
    \waddr_reg[4]_13 ,
    \int_filter_19_V_reg[7]_0 ,
    \waddr_reg[3]_4 ,
    \int_filter_20_V_reg[7]_0 ,
    \waddr_reg[4]_14 ,
    \int_filter_21_V_reg[7]_0 ,
    \waddr_reg[4]_15 ,
    \int_filter_22_V_reg[7]_0 ,
    \waddr_reg[4]_16 ,
    \int_filter_23_V_reg[7]_0 ,
    \waddr_reg[3]_5 ,
    \int_filter_24_V_reg[7]_0 ,
    \waddr_reg[4]_17 ,
    \int_filter_25_V_reg[7]_0 ,
    \waddr_reg[4]_18 ,
    \int_filter_26_V_reg[7]_0 ,
    \waddr_reg[4]_19 ,
    \int_filter_27_V_reg[7]_0 ,
    \waddr_reg[3]_6 ,
    \int_filter_28_V_reg[7]_0 ,
    \waddr_reg[4]_20 ,
    \int_filter_29_V_reg[7]_0 ,
    \waddr_reg[4]_21 ,
    \s_axi_AXILiteS_WDATA[7]_0 ,
    \waddr_reg[4]_22 ,
    \int_filter_31_V_reg[7]_0 ,
    \waddr_reg[3]_7 ,
    \s_axi_AXILiteS_WDATA[7]_1 ,
    \waddr_reg[4]_23 ,
    \s_axi_AXILiteS_WDATA[7]_2 ,
    \waddr_reg[4]_24 ,
    \s_axi_AXILiteS_WDATA[7]_3 ,
    \waddr_reg[4]_25 ,
    \s_axi_AXILiteS_WDATA[7]_4 ,
    \waddr_reg[3]_8 ,
    \s_axi_AXILiteS_WDATA[7]_5 ,
    \waddr_reg[4]_26 ,
    \s_axi_AXILiteS_WDATA[7]_6 ,
    \waddr_reg[4]_27 ,
    \s_axi_AXILiteS_WDATA[7]_7 ,
    \waddr_reg[4]_28 ,
    \s_axi_AXILiteS_WDATA[7]_8 ,
    \waddr_reg[3]_9 ,
    \s_axi_AXILiteS_WDATA[7]_9 ,
    \waddr_reg[4]_29 ,
    \s_axi_AXILiteS_WDATA[7]_10 ,
    \waddr_reg[4]_30 ,
    \s_axi_AXILiteS_WDATA[7]_11 ,
    \waddr_reg[4]_31 ,
    \s_axi_AXILiteS_WDATA[7]_12 ,
    \waddr_reg[3]_10 ,
    \s_axi_AXILiteS_WDATA[7]_13 ,
    \waddr_reg[4]_32 ,
    \s_axi_AXILiteS_WDATA[7]_14 ,
    \waddr_reg[4]_33 ,
    \s_axi_AXILiteS_WDATA[7]_15 ,
    \waddr_reg[4]_34 ,
    \s_axi_AXILiteS_WDATA[7]_16 ,
    \waddr_reg[3]_11 ,
    \s_axi_AXILiteS_WDATA[7]_17 ,
    \waddr_reg[4]_35 ,
    \s_axi_AXILiteS_WDATA[7]_18 ,
    \waddr_reg[4]_36 ,
    \s_axi_AXILiteS_WDATA[7]_19 ,
    \waddr_reg[4]_37 ,
    \s_axi_AXILiteS_WDATA[7]_20 ,
    \waddr_reg[3]_12 ,
    \s_axi_AXILiteS_WDATA[7]_21 ,
    \waddr_reg[4]_38 ,
    \s_axi_AXILiteS_WDATA[7]_22 ,
    \waddr_reg[5]_1 ,
    \s_axi_AXILiteS_WDATA[7]_23 ,
    \waddr_reg[5]_2 ,
    \s_axi_AXILiteS_WDATA[7]_24 ,
    \waddr_reg[5]_3 ,
    \s_axi_AXILiteS_WDATA[7]_25 ,
    \waddr_reg[5]_4 ,
    \s_axi_AXILiteS_WDATA[7]_26 ,
    \waddr_reg[5]_5 ,
    \s_axi_AXILiteS_WDATA[7]_27 ,
    \waddr_reg[5]_6 ,
    \s_axi_AXILiteS_WDATA[7]_28 ,
    \waddr_reg[5]_7 ,
    \s_axi_AXILiteS_WDATA[7]_29 ,
    \waddr_reg[5]_8 ,
    \s_axi_AXILiteS_WDATA[7]_30 ,
    \waddr_reg[8]_0 ,
    \s_axi_AXILiteS_WDATA[7]_31 ,
    \waddr_reg[8]_1 ,
    \s_axi_AXILiteS_WDATA[7]_32 ,
    s_axi_AXILiteS_RDATA,
    ap_rst_n,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB);
  output RSTA;
  output s_axi_AXILiteS_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_AXILiteS_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [0:0]E;
  output [7:0]A;
  output [0:0]\waddr_reg[5]_0 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7] ;
  output [0:0]\waddr_reg[4]_0 ;
  output [7:0]\int_filter_2_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_1 ;
  output [7:0]\int_filter_3_V_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_0 ;
  output [7:0]\int_filter_4_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_2 ;
  output [7:0]\int_filter_5_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_3 ;
  output [7:0]\int_filter_6_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_4 ;
  output [7:0]\int_filter_7_V_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_1 ;
  output [7:0]\int_filter_8_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_5 ;
  output [7:0]\int_filter_9_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_6 ;
  output [7:0]\int_filter_10_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_7 ;
  output [7:0]\int_filter_11_V_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_2 ;
  output [7:0]\int_filter_12_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_8 ;
  output [7:0]\int_filter_13_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_9 ;
  output [7:0]\int_filter_14_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_10 ;
  output [7:0]\int_filter_15_V_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_3 ;
  output [7:0]\int_filter_16_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_11 ;
  output [7:0]\int_filter_17_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_12 ;
  output [7:0]\int_filter_18_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_13 ;
  output [7:0]\int_filter_19_V_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_4 ;
  output [7:0]\int_filter_20_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_14 ;
  output [7:0]\int_filter_21_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_15 ;
  output [7:0]\int_filter_22_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_16 ;
  output [7:0]\int_filter_23_V_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_5 ;
  output [7:0]\int_filter_24_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_17 ;
  output [7:0]\int_filter_25_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_18 ;
  output [7:0]\int_filter_26_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_19 ;
  output [7:0]\int_filter_27_V_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_6 ;
  output [7:0]\int_filter_28_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_20 ;
  output [7:0]\int_filter_29_V_reg[7]_0 ;
  output [0:0]\waddr_reg[4]_21 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_0 ;
  output [0:0]\waddr_reg[4]_22 ;
  output [7:0]\int_filter_31_V_reg[7]_0 ;
  output [0:0]\waddr_reg[3]_7 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_1 ;
  output [0:0]\waddr_reg[4]_23 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_2 ;
  output [0:0]\waddr_reg[4]_24 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_3 ;
  output [0:0]\waddr_reg[4]_25 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_4 ;
  output [0:0]\waddr_reg[3]_8 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_5 ;
  output [0:0]\waddr_reg[4]_26 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_6 ;
  output [0:0]\waddr_reg[4]_27 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_7 ;
  output [0:0]\waddr_reg[4]_28 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_8 ;
  output [0:0]\waddr_reg[3]_9 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_9 ;
  output [0:0]\waddr_reg[4]_29 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_10 ;
  output [0:0]\waddr_reg[4]_30 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_11 ;
  output [0:0]\waddr_reg[4]_31 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_12 ;
  output [0:0]\waddr_reg[3]_10 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_13 ;
  output [0:0]\waddr_reg[4]_32 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_14 ;
  output [0:0]\waddr_reg[4]_33 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_15 ;
  output [0:0]\waddr_reg[4]_34 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_16 ;
  output [0:0]\waddr_reg[3]_11 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_17 ;
  output [0:0]\waddr_reg[4]_35 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_18 ;
  output [0:0]\waddr_reg[4]_36 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_19 ;
  output [0:0]\waddr_reg[4]_37 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_20 ;
  output [0:0]\waddr_reg[3]_12 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_21 ;
  output [0:0]\waddr_reg[4]_38 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_22 ;
  output [0:0]\waddr_reg[5]_1 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_23 ;
  output [0:0]\waddr_reg[5]_2 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_24 ;
  output [0:0]\waddr_reg[5]_3 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_25 ;
  output [0:0]\waddr_reg[5]_4 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_26 ;
  output [0:0]\waddr_reg[5]_5 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_27 ;
  output [0:0]\waddr_reg[5]_6 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_28 ;
  output [0:0]\waddr_reg[5]_7 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_29 ;
  output [0:0]\waddr_reg[5]_8 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_30 ;
  output [0:0]\waddr_reg[8]_0 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_31 ;
  output [0:0]\waddr_reg[8]_1 ;
  output [7:0]\s_axi_AXILiteS_WDATA[7]_32 ;
  output [7:0]s_axi_AXILiteS_RDATA;
  input ap_rst_n;
  input ap_clk;
  input [9:0]s_axi_AXILiteS_AWADDR;
  input [9:0]s_axi_AXILiteS_ARADDR;
  input s_axi_AXILiteS_ARVALID;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_BREADY;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_RREADY;
  input [7:0]s_axi_AXILiteS_WDATA;
  input [0:0]s_axi_AXILiteS_WSTRB;

  wire [7:0]A;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire RSTA;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]filter_0_V;
  wire [7:0]filter_10_V;
  wire [7:0]filter_11_V;
  wire [7:0]filter_12_V;
  wire [7:0]filter_13_V;
  wire [7:0]filter_14_V;
  wire [7:0]filter_15_V;
  wire [7:0]filter_16_V;
  wire [7:0]filter_17_V;
  wire [7:0]filter_18_V;
  wire [7:0]filter_19_V;
  wire [7:0]filter_1_V;
  wire [7:0]filter_20_V;
  wire [7:0]filter_21_V;
  wire [7:0]filter_22_V;
  wire [7:0]filter_23_V;
  wire [7:0]filter_24_V;
  wire [7:0]filter_25_V;
  wire [7:0]filter_26_V;
  wire [7:0]filter_27_V;
  wire [7:0]filter_28_V;
  wire [7:0]filter_29_V;
  wire [7:0]filter_2_V;
  wire [7:0]filter_30_V;
  wire [7:0]filter_31_V;
  wire [7:0]filter_32_V;
  wire [7:0]filter_33_V;
  wire [7:0]filter_34_V;
  wire [7:0]filter_35_V;
  wire [7:0]filter_36_V;
  wire [7:0]filter_37_V;
  wire [7:0]filter_38_V;
  wire [7:0]filter_39_V;
  wire [7:0]filter_3_V;
  wire [7:0]filter_40_V;
  wire [7:0]filter_41_V;
  wire [7:0]filter_42_V;
  wire [7:0]filter_43_V;
  wire [7:0]filter_44_V;
  wire [7:0]filter_45_V;
  wire [7:0]filter_46_V;
  wire [7:0]filter_47_V;
  wire [7:0]filter_48_V;
  wire [7:0]filter_49_V;
  wire [7:0]filter_4_V;
  wire [7:0]filter_50_V;
  wire [7:0]filter_51_V;
  wire [7:0]filter_52_V;
  wire [7:0]filter_53_V;
  wire [7:0]filter_54_V;
  wire [7:0]filter_55_V;
  wire [7:0]filter_56_V;
  wire [7:0]filter_57_V;
  wire [7:0]filter_58_V;
  wire [7:0]filter_59_V;
  wire [7:0]filter_5_V;
  wire [7:0]filter_60_V;
  wire [7:0]filter_61_V;
  wire [7:0]filter_62_V;
  wire [7:0]filter_63_V;
  wire [7:0]filter_6_V;
  wire [7:0]filter_7_V;
  wire [7:0]filter_8_V;
  wire [7:0]filter_9_V;
  wire \int_filter_0_V[7]_i_3_n_0 ;
  wire \int_filter_10_V[7]_i_3_n_0 ;
  wire [7:0]\int_filter_10_V_reg[7]_0 ;
  wire [7:0]\int_filter_11_V_reg[7]_0 ;
  wire [7:0]\int_filter_12_V_reg[7]_0 ;
  wire [7:0]\int_filter_13_V_reg[7]_0 ;
  wire \int_filter_14_V[7]_i_3_n_0 ;
  wire [7:0]\int_filter_14_V_reg[7]_0 ;
  wire [7:0]\int_filter_15_V_reg[7]_0 ;
  wire [7:0]\int_filter_16_V_reg[7]_0 ;
  wire [7:0]\int_filter_17_V_reg[7]_0 ;
  wire \int_filter_18_V[7]_i_3_n_0 ;
  wire [7:0]\int_filter_18_V_reg[7]_0 ;
  wire [7:0]\int_filter_19_V_reg[7]_0 ;
  wire [7:0]\int_filter_20_V_reg[7]_0 ;
  wire [7:0]\int_filter_21_V_reg[7]_0 ;
  wire \int_filter_22_V[7]_i_3_n_0 ;
  wire [7:0]\int_filter_22_V_reg[7]_0 ;
  wire [7:0]\int_filter_23_V_reg[7]_0 ;
  wire [7:0]\int_filter_24_V_reg[7]_0 ;
  wire [7:0]\int_filter_25_V_reg[7]_0 ;
  wire \int_filter_26_V[7]_i_3_n_0 ;
  wire [7:0]\int_filter_26_V_reg[7]_0 ;
  wire [7:0]\int_filter_27_V_reg[7]_0 ;
  wire [7:0]\int_filter_28_V_reg[7]_0 ;
  wire [7:0]\int_filter_29_V_reg[7]_0 ;
  wire \int_filter_2_V[7]_i_3_n_0 ;
  wire [7:0]\int_filter_2_V_reg[7]_0 ;
  wire \int_filter_30_V[7]_i_3_n_0 ;
  wire [7:0]\int_filter_31_V_reg[7]_0 ;
  wire \int_filter_34_V[7]_i_3_n_0 ;
  wire \int_filter_38_V[7]_i_3_n_0 ;
  wire [7:0]\int_filter_3_V_reg[7]_0 ;
  wire \int_filter_42_V[7]_i_3_n_0 ;
  wire \int_filter_46_V[7]_i_3_n_0 ;
  wire [7:0]\int_filter_4_V_reg[7]_0 ;
  wire \int_filter_50_V[7]_i_3_n_0 ;
  wire \int_filter_54_V[7]_i_3_n_0 ;
  wire [7:0]\int_filter_5_V_reg[7]_0 ;
  wire \int_filter_62_V[7]_i_3_n_0 ;
  wire \int_filter_62_V[7]_i_4_n_0 ;
  wire \int_filter_62_V[7]_i_5_n_0 ;
  wire \int_filter_63_V[7]_i_3_n_0 ;
  wire \int_filter_6_V[7]_i_3_n_0 ;
  wire [7:0]\int_filter_6_V_reg[7]_0 ;
  wire [7:0]\int_filter_7_V_reg[7]_0 ;
  wire [7:0]\int_filter_8_V_reg[7]_0 ;
  wire [7:0]\int_filter_9_V_reg[7]_0 ;
  wire \rdata[0]_i_18_n_0 ;
  wire \rdata[0]_i_19_n_0 ;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_20_n_0 ;
  wire \rdata[0]_i_21_n_0 ;
  wire \rdata[0]_i_22_n_0 ;
  wire \rdata[0]_i_23_n_0 ;
  wire \rdata[0]_i_24_n_0 ;
  wire \rdata[0]_i_25_n_0 ;
  wire \rdata[0]_i_26_n_0 ;
  wire \rdata[0]_i_27_n_0 ;
  wire \rdata[0]_i_28_n_0 ;
  wire \rdata[0]_i_29_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_30_n_0 ;
  wire \rdata[0]_i_31_n_0 ;
  wire \rdata[0]_i_32_n_0 ;
  wire \rdata[0]_i_33_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_8_n_0 ;
  wire \rdata[1]_i_18_n_0 ;
  wire \rdata[1]_i_19_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_20_n_0 ;
  wire \rdata[1]_i_21_n_0 ;
  wire \rdata[1]_i_22_n_0 ;
  wire \rdata[1]_i_23_n_0 ;
  wire \rdata[1]_i_24_n_0 ;
  wire \rdata[1]_i_25_n_0 ;
  wire \rdata[1]_i_26_n_0 ;
  wire \rdata[1]_i_27_n_0 ;
  wire \rdata[1]_i_28_n_0 ;
  wire \rdata[1]_i_29_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_30_n_0 ;
  wire \rdata[1]_i_31_n_0 ;
  wire \rdata[1]_i_32_n_0 ;
  wire \rdata[1]_i_33_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_8_n_0 ;
  wire \rdata[2]_i_18_n_0 ;
  wire \rdata[2]_i_19_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_20_n_0 ;
  wire \rdata[2]_i_21_n_0 ;
  wire \rdata[2]_i_22_n_0 ;
  wire \rdata[2]_i_23_n_0 ;
  wire \rdata[2]_i_24_n_0 ;
  wire \rdata[2]_i_25_n_0 ;
  wire \rdata[2]_i_26_n_0 ;
  wire \rdata[2]_i_27_n_0 ;
  wire \rdata[2]_i_28_n_0 ;
  wire \rdata[2]_i_29_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_30_n_0 ;
  wire \rdata[2]_i_31_n_0 ;
  wire \rdata[2]_i_32_n_0 ;
  wire \rdata[2]_i_33_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_5_n_0 ;
  wire \rdata[2]_i_8_n_0 ;
  wire \rdata[3]_i_18_n_0 ;
  wire \rdata[3]_i_19_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_20_n_0 ;
  wire \rdata[3]_i_21_n_0 ;
  wire \rdata[3]_i_22_n_0 ;
  wire \rdata[3]_i_23_n_0 ;
  wire \rdata[3]_i_24_n_0 ;
  wire \rdata[3]_i_25_n_0 ;
  wire \rdata[3]_i_26_n_0 ;
  wire \rdata[3]_i_27_n_0 ;
  wire \rdata[3]_i_28_n_0 ;
  wire \rdata[3]_i_29_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_30_n_0 ;
  wire \rdata[3]_i_31_n_0 ;
  wire \rdata[3]_i_32_n_0 ;
  wire \rdata[3]_i_33_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[3]_i_5_n_0 ;
  wire \rdata[3]_i_8_n_0 ;
  wire \rdata[4]_i_18_n_0 ;
  wire \rdata[4]_i_19_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[4]_i_20_n_0 ;
  wire \rdata[4]_i_21_n_0 ;
  wire \rdata[4]_i_22_n_0 ;
  wire \rdata[4]_i_23_n_0 ;
  wire \rdata[4]_i_24_n_0 ;
  wire \rdata[4]_i_25_n_0 ;
  wire \rdata[4]_i_26_n_0 ;
  wire \rdata[4]_i_27_n_0 ;
  wire \rdata[4]_i_28_n_0 ;
  wire \rdata[4]_i_29_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_30_n_0 ;
  wire \rdata[4]_i_31_n_0 ;
  wire \rdata[4]_i_32_n_0 ;
  wire \rdata[4]_i_33_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[4]_i_5_n_0 ;
  wire \rdata[4]_i_8_n_0 ;
  wire \rdata[5]_i_18_n_0 ;
  wire \rdata[5]_i_19_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[5]_i_20_n_0 ;
  wire \rdata[5]_i_21_n_0 ;
  wire \rdata[5]_i_22_n_0 ;
  wire \rdata[5]_i_23_n_0 ;
  wire \rdata[5]_i_24_n_0 ;
  wire \rdata[5]_i_25_n_0 ;
  wire \rdata[5]_i_26_n_0 ;
  wire \rdata[5]_i_27_n_0 ;
  wire \rdata[5]_i_28_n_0 ;
  wire \rdata[5]_i_29_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_30_n_0 ;
  wire \rdata[5]_i_31_n_0 ;
  wire \rdata[5]_i_32_n_0 ;
  wire \rdata[5]_i_33_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[5]_i_5_n_0 ;
  wire \rdata[5]_i_8_n_0 ;
  wire \rdata[6]_i_18_n_0 ;
  wire \rdata[6]_i_19_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[6]_i_20_n_0 ;
  wire \rdata[6]_i_21_n_0 ;
  wire \rdata[6]_i_22_n_0 ;
  wire \rdata[6]_i_23_n_0 ;
  wire \rdata[6]_i_24_n_0 ;
  wire \rdata[6]_i_25_n_0 ;
  wire \rdata[6]_i_26_n_0 ;
  wire \rdata[6]_i_27_n_0 ;
  wire \rdata[6]_i_28_n_0 ;
  wire \rdata[6]_i_29_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_30_n_0 ;
  wire \rdata[6]_i_31_n_0 ;
  wire \rdata[6]_i_32_n_0 ;
  wire \rdata[6]_i_33_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[6]_i_5_n_0 ;
  wire \rdata[6]_i_8_n_0 ;
  wire \rdata[7]_i_10_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_20_n_0 ;
  wire \rdata[7]_i_21_n_0 ;
  wire \rdata[7]_i_22_n_0 ;
  wire \rdata[7]_i_23_n_0 ;
  wire \rdata[7]_i_24_n_0 ;
  wire \rdata[7]_i_25_n_0 ;
  wire \rdata[7]_i_26_n_0 ;
  wire \rdata[7]_i_27_n_0 ;
  wire \rdata[7]_i_28_n_0 ;
  wire \rdata[7]_i_29_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_30_n_0 ;
  wire \rdata[7]_i_31_n_0 ;
  wire \rdata[7]_i_32_n_0 ;
  wire \rdata[7]_i_33_n_0 ;
  wire \rdata[7]_i_34_n_0 ;
  wire \rdata[7]_i_35_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[7]_i_5_n_0 ;
  wire \rdata[7]_i_7_n_0 ;
  wire \rdata_reg[0]_i_10_n_0 ;
  wire \rdata_reg[0]_i_11_n_0 ;
  wire \rdata_reg[0]_i_12_n_0 ;
  wire \rdata_reg[0]_i_13_n_0 ;
  wire \rdata_reg[0]_i_14_n_0 ;
  wire \rdata_reg[0]_i_15_n_0 ;
  wire \rdata_reg[0]_i_16_n_0 ;
  wire \rdata_reg[0]_i_17_n_0 ;
  wire \rdata_reg[0]_i_4_n_0 ;
  wire \rdata_reg[0]_i_6_n_0 ;
  wire \rdata_reg[0]_i_7_n_0 ;
  wire \rdata_reg[0]_i_9_n_0 ;
  wire \rdata_reg[1]_i_10_n_0 ;
  wire \rdata_reg[1]_i_11_n_0 ;
  wire \rdata_reg[1]_i_12_n_0 ;
  wire \rdata_reg[1]_i_13_n_0 ;
  wire \rdata_reg[1]_i_14_n_0 ;
  wire \rdata_reg[1]_i_15_n_0 ;
  wire \rdata_reg[1]_i_16_n_0 ;
  wire \rdata_reg[1]_i_17_n_0 ;
  wire \rdata_reg[1]_i_4_n_0 ;
  wire \rdata_reg[1]_i_6_n_0 ;
  wire \rdata_reg[1]_i_7_n_0 ;
  wire \rdata_reg[1]_i_9_n_0 ;
  wire \rdata_reg[2]_i_10_n_0 ;
  wire \rdata_reg[2]_i_11_n_0 ;
  wire \rdata_reg[2]_i_12_n_0 ;
  wire \rdata_reg[2]_i_13_n_0 ;
  wire \rdata_reg[2]_i_14_n_0 ;
  wire \rdata_reg[2]_i_15_n_0 ;
  wire \rdata_reg[2]_i_16_n_0 ;
  wire \rdata_reg[2]_i_17_n_0 ;
  wire \rdata_reg[2]_i_4_n_0 ;
  wire \rdata_reg[2]_i_6_n_0 ;
  wire \rdata_reg[2]_i_7_n_0 ;
  wire \rdata_reg[2]_i_9_n_0 ;
  wire \rdata_reg[3]_i_10_n_0 ;
  wire \rdata_reg[3]_i_11_n_0 ;
  wire \rdata_reg[3]_i_12_n_0 ;
  wire \rdata_reg[3]_i_13_n_0 ;
  wire \rdata_reg[3]_i_14_n_0 ;
  wire \rdata_reg[3]_i_15_n_0 ;
  wire \rdata_reg[3]_i_16_n_0 ;
  wire \rdata_reg[3]_i_17_n_0 ;
  wire \rdata_reg[3]_i_4_n_0 ;
  wire \rdata_reg[3]_i_6_n_0 ;
  wire \rdata_reg[3]_i_7_n_0 ;
  wire \rdata_reg[3]_i_9_n_0 ;
  wire \rdata_reg[4]_i_10_n_0 ;
  wire \rdata_reg[4]_i_11_n_0 ;
  wire \rdata_reg[4]_i_12_n_0 ;
  wire \rdata_reg[4]_i_13_n_0 ;
  wire \rdata_reg[4]_i_14_n_0 ;
  wire \rdata_reg[4]_i_15_n_0 ;
  wire \rdata_reg[4]_i_16_n_0 ;
  wire \rdata_reg[4]_i_17_n_0 ;
  wire \rdata_reg[4]_i_4_n_0 ;
  wire \rdata_reg[4]_i_6_n_0 ;
  wire \rdata_reg[4]_i_7_n_0 ;
  wire \rdata_reg[4]_i_9_n_0 ;
  wire \rdata_reg[5]_i_10_n_0 ;
  wire \rdata_reg[5]_i_11_n_0 ;
  wire \rdata_reg[5]_i_12_n_0 ;
  wire \rdata_reg[5]_i_13_n_0 ;
  wire \rdata_reg[5]_i_14_n_0 ;
  wire \rdata_reg[5]_i_15_n_0 ;
  wire \rdata_reg[5]_i_16_n_0 ;
  wire \rdata_reg[5]_i_17_n_0 ;
  wire \rdata_reg[5]_i_4_n_0 ;
  wire \rdata_reg[5]_i_6_n_0 ;
  wire \rdata_reg[5]_i_7_n_0 ;
  wire \rdata_reg[5]_i_9_n_0 ;
  wire \rdata_reg[6]_i_10_n_0 ;
  wire \rdata_reg[6]_i_11_n_0 ;
  wire \rdata_reg[6]_i_12_n_0 ;
  wire \rdata_reg[6]_i_13_n_0 ;
  wire \rdata_reg[6]_i_14_n_0 ;
  wire \rdata_reg[6]_i_15_n_0 ;
  wire \rdata_reg[6]_i_16_n_0 ;
  wire \rdata_reg[6]_i_17_n_0 ;
  wire \rdata_reg[6]_i_4_n_0 ;
  wire \rdata_reg[6]_i_6_n_0 ;
  wire \rdata_reg[6]_i_7_n_0 ;
  wire \rdata_reg[6]_i_9_n_0 ;
  wire \rdata_reg[7]_i_11_n_0 ;
  wire \rdata_reg[7]_i_12_n_0 ;
  wire \rdata_reg[7]_i_13_n_0 ;
  wire \rdata_reg[7]_i_14_n_0 ;
  wire \rdata_reg[7]_i_15_n_0 ;
  wire \rdata_reg[7]_i_16_n_0 ;
  wire \rdata_reg[7]_i_17_n_0 ;
  wire \rdata_reg[7]_i_18_n_0 ;
  wire \rdata_reg[7]_i_19_n_0 ;
  wire \rdata_reg[7]_i_6_n_0 ;
  wire \rdata_reg[7]_i_8_n_0 ;
  wire \rdata_reg[7]_i_9_n_0 ;
  wire [9:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [9:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [7:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [7:0]s_axi_AXILiteS_WDATA;
  wire [7:0]\s_axi_AXILiteS_WDATA[7] ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_0 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_1 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_10 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_11 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_12 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_13 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_14 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_15 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_16 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_17 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_18 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_19 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_2 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_20 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_21 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_22 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_23 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_24 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_25 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_26 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_27 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_28 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_29 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_3 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_30 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_31 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_32 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_4 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_5 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_6 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_7 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_8 ;
  wire [7:0]\s_axi_AXILiteS_WDATA[7]_9 ;
  wire [0:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire waddr;
  wire [0:0]\waddr_reg[3]_0 ;
  wire [0:0]\waddr_reg[3]_1 ;
  wire [0:0]\waddr_reg[3]_10 ;
  wire [0:0]\waddr_reg[3]_11 ;
  wire [0:0]\waddr_reg[3]_12 ;
  wire [0:0]\waddr_reg[3]_2 ;
  wire [0:0]\waddr_reg[3]_3 ;
  wire [0:0]\waddr_reg[3]_4 ;
  wire [0:0]\waddr_reg[3]_5 ;
  wire [0:0]\waddr_reg[3]_6 ;
  wire [0:0]\waddr_reg[3]_7 ;
  wire [0:0]\waddr_reg[3]_8 ;
  wire [0:0]\waddr_reg[3]_9 ;
  wire [0:0]\waddr_reg[4]_0 ;
  wire [0:0]\waddr_reg[4]_1 ;
  wire [0:0]\waddr_reg[4]_10 ;
  wire [0:0]\waddr_reg[4]_11 ;
  wire [0:0]\waddr_reg[4]_12 ;
  wire [0:0]\waddr_reg[4]_13 ;
  wire [0:0]\waddr_reg[4]_14 ;
  wire [0:0]\waddr_reg[4]_15 ;
  wire [0:0]\waddr_reg[4]_16 ;
  wire [0:0]\waddr_reg[4]_17 ;
  wire [0:0]\waddr_reg[4]_18 ;
  wire [0:0]\waddr_reg[4]_19 ;
  wire [0:0]\waddr_reg[4]_2 ;
  wire [0:0]\waddr_reg[4]_20 ;
  wire [0:0]\waddr_reg[4]_21 ;
  wire [0:0]\waddr_reg[4]_22 ;
  wire [0:0]\waddr_reg[4]_23 ;
  wire [0:0]\waddr_reg[4]_24 ;
  wire [0:0]\waddr_reg[4]_25 ;
  wire [0:0]\waddr_reg[4]_26 ;
  wire [0:0]\waddr_reg[4]_27 ;
  wire [0:0]\waddr_reg[4]_28 ;
  wire [0:0]\waddr_reg[4]_29 ;
  wire [0:0]\waddr_reg[4]_3 ;
  wire [0:0]\waddr_reg[4]_30 ;
  wire [0:0]\waddr_reg[4]_31 ;
  wire [0:0]\waddr_reg[4]_32 ;
  wire [0:0]\waddr_reg[4]_33 ;
  wire [0:0]\waddr_reg[4]_34 ;
  wire [0:0]\waddr_reg[4]_35 ;
  wire [0:0]\waddr_reg[4]_36 ;
  wire [0:0]\waddr_reg[4]_37 ;
  wire [0:0]\waddr_reg[4]_38 ;
  wire [0:0]\waddr_reg[4]_4 ;
  wire [0:0]\waddr_reg[4]_5 ;
  wire [0:0]\waddr_reg[4]_6 ;
  wire [0:0]\waddr_reg[4]_7 ;
  wire [0:0]\waddr_reg[4]_8 ;
  wire [0:0]\waddr_reg[4]_9 ;
  wire [0:0]\waddr_reg[5]_0 ;
  wire [0:0]\waddr_reg[5]_1 ;
  wire [0:0]\waddr_reg[5]_2 ;
  wire [0:0]\waddr_reg[5]_3 ;
  wire [0:0]\waddr_reg[5]_4 ;
  wire [0:0]\waddr_reg[5]_5 ;
  wire [0:0]\waddr_reg[5]_6 ;
  wire [0:0]\waddr_reg[5]_7 ;
  wire [0:0]\waddr_reg[5]_8 ;
  wire [0:0]\waddr_reg[8]_0 ;
  wire [0:0]\waddr_reg[8]_1 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;
  wire \waddr_reg_n_0_[8] ;
  wire \waddr_reg_n_0_[9] ;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_RVALID),
        .I3(s_axi_AXILiteS_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(s_axi_AXILiteS_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(RSTA));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(RSTA));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_AWVALID),
        .I3(s_axi_AXILiteS_BREADY),
        .I4(s_axi_AXILiteS_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_AXILiteS_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(RSTA));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(RSTA));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_0_V[0]),
        .O(A[0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_0_V[1]),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_0_V[2]),
        .O(A[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_0_V[3]),
        .O(A[3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_0_V[4]),
        .O(A[4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_0_V[5]),
        .O(A[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_0_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_0_V[6]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \int_filter_0_V[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_filter_0_V[7]_i_3_n_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_0_V[7]_i_2 
       (.I0(filter_0_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(A[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \int_filter_0_V[7]_i_3 
       (.I0(\waddr_reg_n_0_[8] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62_V[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\int_filter_0_V[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_V_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(A[0]),
        .Q(filter_0_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_V_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(A[1]),
        .Q(filter_0_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_V_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(A[2]),
        .Q(filter_0_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_V_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(A[3]),
        .Q(filter_0_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_V_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(A[4]),
        .Q(filter_0_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_V_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(A[5]),
        .Q(filter_0_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_V_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(A[6]),
        .Q(filter_0_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_0_V_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(A[7]),
        .Q(filter_0_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_10_V[0]),
        .O(\int_filter_10_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_10_V[1]),
        .O(\int_filter_10_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_10_V[2]),
        .O(\int_filter_10_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_10_V[3]),
        .O(\int_filter_10_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_10_V[4]),
        .O(\int_filter_10_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_10_V[5]),
        .O(\int_filter_10_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_10_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_10_V[6]),
        .O(\int_filter_10_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_10_V[7]_i_1 
       (.I0(\int_filter_10_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_10_V[7]_i_2 
       (.I0(filter_10_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_10_V_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \int_filter_10_V[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_filter_62_V[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[9] ),
        .I4(\waddr_reg_n_0_[8] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_filter_10_V[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\int_filter_10_V_reg[7]_0 [0]),
        .Q(filter_10_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\int_filter_10_V_reg[7]_0 [1]),
        .Q(filter_10_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\int_filter_10_V_reg[7]_0 [2]),
        .Q(filter_10_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\int_filter_10_V_reg[7]_0 [3]),
        .Q(filter_10_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\int_filter_10_V_reg[7]_0 [4]),
        .Q(filter_10_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\int_filter_10_V_reg[7]_0 [5]),
        .Q(filter_10_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\int_filter_10_V_reg[7]_0 [6]),
        .Q(filter_10_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_10_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_6 ),
        .D(\int_filter_10_V_reg[7]_0 [7]),
        .Q(filter_10_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_11_V[0]),
        .O(\int_filter_11_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_11_V[1]),
        .O(\int_filter_11_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_11_V[2]),
        .O(\int_filter_11_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_11_V[3]),
        .O(\int_filter_11_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_11_V[4]),
        .O(\int_filter_11_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_11_V[5]),
        .O(\int_filter_11_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_11_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_11_V[6]),
        .O(\int_filter_11_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_11_V[7]_i_1 
       (.I0(\int_filter_10_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_11_V[7]_i_2 
       (.I0(filter_11_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_11_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\int_filter_11_V_reg[7]_0 [0]),
        .Q(filter_11_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\int_filter_11_V_reg[7]_0 [1]),
        .Q(filter_11_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\int_filter_11_V_reg[7]_0 [2]),
        .Q(filter_11_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\int_filter_11_V_reg[7]_0 [3]),
        .Q(filter_11_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\int_filter_11_V_reg[7]_0 [4]),
        .Q(filter_11_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\int_filter_11_V_reg[7]_0 [5]),
        .Q(filter_11_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\int_filter_11_V_reg[7]_0 [6]),
        .Q(filter_11_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_11_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_7 ),
        .D(\int_filter_11_V_reg[7]_0 [7]),
        .Q(filter_11_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_12_V[0]),
        .O(\int_filter_12_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_12_V[1]),
        .O(\int_filter_12_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_12_V[2]),
        .O(\int_filter_12_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_12_V[3]),
        .O(\int_filter_12_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_12_V[4]),
        .O(\int_filter_12_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_12_V[5]),
        .O(\int_filter_12_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_12_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_12_V[6]),
        .O(\int_filter_12_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_12_V[7]_i_1 
       (.I0(\int_filter_10_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_12_V[7]_i_2 
       (.I0(filter_12_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_12_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_2 ),
        .D(\int_filter_12_V_reg[7]_0 [0]),
        .Q(filter_12_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_2 ),
        .D(\int_filter_12_V_reg[7]_0 [1]),
        .Q(filter_12_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_2 ),
        .D(\int_filter_12_V_reg[7]_0 [2]),
        .Q(filter_12_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_2 ),
        .D(\int_filter_12_V_reg[7]_0 [3]),
        .Q(filter_12_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_2 ),
        .D(\int_filter_12_V_reg[7]_0 [4]),
        .Q(filter_12_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_2 ),
        .D(\int_filter_12_V_reg[7]_0 [5]),
        .Q(filter_12_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_2 ),
        .D(\int_filter_12_V_reg[7]_0 [6]),
        .Q(filter_12_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_12_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_2 ),
        .D(\int_filter_12_V_reg[7]_0 [7]),
        .Q(filter_12_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_13_V[0]),
        .O(\int_filter_13_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_13_V[1]),
        .O(\int_filter_13_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_13_V[2]),
        .O(\int_filter_13_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_13_V[3]),
        .O(\int_filter_13_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_13_V[4]),
        .O(\int_filter_13_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_13_V[5]),
        .O(\int_filter_13_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_13_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_13_V[6]),
        .O(\int_filter_13_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_13_V[7]_i_1 
       (.I0(\int_filter_10_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_13_V[7]_i_2 
       (.I0(filter_13_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_13_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\int_filter_13_V_reg[7]_0 [0]),
        .Q(filter_13_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\int_filter_13_V_reg[7]_0 [1]),
        .Q(filter_13_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\int_filter_13_V_reg[7]_0 [2]),
        .Q(filter_13_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\int_filter_13_V_reg[7]_0 [3]),
        .Q(filter_13_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\int_filter_13_V_reg[7]_0 [4]),
        .Q(filter_13_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\int_filter_13_V_reg[7]_0 [5]),
        .Q(filter_13_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\int_filter_13_V_reg[7]_0 [6]),
        .Q(filter_13_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_13_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_8 ),
        .D(\int_filter_13_V_reg[7]_0 [7]),
        .Q(filter_13_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_14_V[0]),
        .O(\int_filter_14_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_14_V[1]),
        .O(\int_filter_14_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_14_V[2]),
        .O(\int_filter_14_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_14_V[3]),
        .O(\int_filter_14_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_14_V[4]),
        .O(\int_filter_14_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_14_V[5]),
        .O(\int_filter_14_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_14_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_14_V[6]),
        .O(\int_filter_14_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_14_V[7]_i_1 
       (.I0(\int_filter_14_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_14_V[7]_i_2 
       (.I0(filter_14_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_14_V_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \int_filter_14_V[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[8] ),
        .I2(\waddr_reg_n_0_[9] ),
        .I3(\int_filter_62_V[7]_i_5_n_0 ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_14_V[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\int_filter_14_V_reg[7]_0 [0]),
        .Q(filter_14_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\int_filter_14_V_reg[7]_0 [1]),
        .Q(filter_14_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\int_filter_14_V_reg[7]_0 [2]),
        .Q(filter_14_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\int_filter_14_V_reg[7]_0 [3]),
        .Q(filter_14_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\int_filter_14_V_reg[7]_0 [4]),
        .Q(filter_14_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\int_filter_14_V_reg[7]_0 [5]),
        .Q(filter_14_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\int_filter_14_V_reg[7]_0 [6]),
        .Q(filter_14_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_14_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_9 ),
        .D(\int_filter_14_V_reg[7]_0 [7]),
        .Q(filter_14_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_15_V[0]),
        .O(\int_filter_15_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_15_V[1]),
        .O(\int_filter_15_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_15_V[2]),
        .O(\int_filter_15_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_15_V[3]),
        .O(\int_filter_15_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_15_V[4]),
        .O(\int_filter_15_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_15_V[5]),
        .O(\int_filter_15_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_15_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_15_V[6]),
        .O(\int_filter_15_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_15_V[7]_i_1 
       (.I0(\int_filter_14_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_15_V[7]_i_2 
       (.I0(filter_15_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_15_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\int_filter_15_V_reg[7]_0 [0]),
        .Q(filter_15_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\int_filter_15_V_reg[7]_0 [1]),
        .Q(filter_15_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\int_filter_15_V_reg[7]_0 [2]),
        .Q(filter_15_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\int_filter_15_V_reg[7]_0 [3]),
        .Q(filter_15_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\int_filter_15_V_reg[7]_0 [4]),
        .Q(filter_15_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\int_filter_15_V_reg[7]_0 [5]),
        .Q(filter_15_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\int_filter_15_V_reg[7]_0 [6]),
        .Q(filter_15_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_15_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_10 ),
        .D(\int_filter_15_V_reg[7]_0 [7]),
        .Q(filter_15_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_16_V[0]),
        .O(\int_filter_16_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_16_V[1]),
        .O(\int_filter_16_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_16_V[2]),
        .O(\int_filter_16_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_16_V[3]),
        .O(\int_filter_16_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_16_V[4]),
        .O(\int_filter_16_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_16_V[5]),
        .O(\int_filter_16_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_16_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_16_V[6]),
        .O(\int_filter_16_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_16_V[7]_i_1 
       (.I0(\int_filter_14_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_16_V[7]_i_2 
       (.I0(filter_16_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_16_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_3 ),
        .D(\int_filter_16_V_reg[7]_0 [0]),
        .Q(filter_16_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_3 ),
        .D(\int_filter_16_V_reg[7]_0 [1]),
        .Q(filter_16_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_3 ),
        .D(\int_filter_16_V_reg[7]_0 [2]),
        .Q(filter_16_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_3 ),
        .D(\int_filter_16_V_reg[7]_0 [3]),
        .Q(filter_16_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_3 ),
        .D(\int_filter_16_V_reg[7]_0 [4]),
        .Q(filter_16_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_3 ),
        .D(\int_filter_16_V_reg[7]_0 [5]),
        .Q(filter_16_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_3 ),
        .D(\int_filter_16_V_reg[7]_0 [6]),
        .Q(filter_16_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_16_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_3 ),
        .D(\int_filter_16_V_reg[7]_0 [7]),
        .Q(filter_16_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_17_V[0]),
        .O(\int_filter_17_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_17_V[1]),
        .O(\int_filter_17_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_17_V[2]),
        .O(\int_filter_17_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_17_V[3]),
        .O(\int_filter_17_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_17_V[4]),
        .O(\int_filter_17_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_17_V[5]),
        .O(\int_filter_17_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_17_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_17_V[6]),
        .O(\int_filter_17_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_17_V[7]_i_1 
       (.I0(\int_filter_14_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_17_V[7]_i_2 
       (.I0(filter_17_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_17_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\int_filter_17_V_reg[7]_0 [0]),
        .Q(filter_17_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\int_filter_17_V_reg[7]_0 [1]),
        .Q(filter_17_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\int_filter_17_V_reg[7]_0 [2]),
        .Q(filter_17_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\int_filter_17_V_reg[7]_0 [3]),
        .Q(filter_17_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\int_filter_17_V_reg[7]_0 [4]),
        .Q(filter_17_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\int_filter_17_V_reg[7]_0 [5]),
        .Q(filter_17_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\int_filter_17_V_reg[7]_0 [6]),
        .Q(filter_17_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_17_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_11 ),
        .D(\int_filter_17_V_reg[7]_0 [7]),
        .Q(filter_17_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_18_V[0]),
        .O(\int_filter_18_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_18_V[1]),
        .O(\int_filter_18_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_18_V[2]),
        .O(\int_filter_18_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_18_V[3]),
        .O(\int_filter_18_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_18_V[4]),
        .O(\int_filter_18_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_18_V[5]),
        .O(\int_filter_18_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_18_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_18_V[6]),
        .O(\int_filter_18_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_18_V[7]_i_1 
       (.I0(\int_filter_18_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_18_V[7]_i_2 
       (.I0(filter_18_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_18_V_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \int_filter_18_V[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[8] ),
        .I2(\waddr_reg_n_0_[9] ),
        .I3(\int_filter_62_V[7]_i_5_n_0 ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_18_V[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_12 ),
        .D(\int_filter_18_V_reg[7]_0 [0]),
        .Q(filter_18_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_12 ),
        .D(\int_filter_18_V_reg[7]_0 [1]),
        .Q(filter_18_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_12 ),
        .D(\int_filter_18_V_reg[7]_0 [2]),
        .Q(filter_18_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_12 ),
        .D(\int_filter_18_V_reg[7]_0 [3]),
        .Q(filter_18_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_12 ),
        .D(\int_filter_18_V_reg[7]_0 [4]),
        .Q(filter_18_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_12 ),
        .D(\int_filter_18_V_reg[7]_0 [5]),
        .Q(filter_18_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_12 ),
        .D(\int_filter_18_V_reg[7]_0 [6]),
        .Q(filter_18_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_18_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_12 ),
        .D(\int_filter_18_V_reg[7]_0 [7]),
        .Q(filter_18_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_19_V[0]),
        .O(\int_filter_19_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_19_V[1]),
        .O(\int_filter_19_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_19_V[2]),
        .O(\int_filter_19_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_19_V[3]),
        .O(\int_filter_19_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_19_V[4]),
        .O(\int_filter_19_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_19_V[5]),
        .O(\int_filter_19_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_19_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_19_V[6]),
        .O(\int_filter_19_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_19_V[7]_i_1 
       (.I0(\int_filter_18_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_19_V[7]_i_2 
       (.I0(filter_19_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_19_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_13 ),
        .D(\int_filter_19_V_reg[7]_0 [0]),
        .Q(filter_19_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_13 ),
        .D(\int_filter_19_V_reg[7]_0 [1]),
        .Q(filter_19_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_13 ),
        .D(\int_filter_19_V_reg[7]_0 [2]),
        .Q(filter_19_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_13 ),
        .D(\int_filter_19_V_reg[7]_0 [3]),
        .Q(filter_19_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_13 ),
        .D(\int_filter_19_V_reg[7]_0 [4]),
        .Q(filter_19_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_13 ),
        .D(\int_filter_19_V_reg[7]_0 [5]),
        .Q(filter_19_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_13 ),
        .D(\int_filter_19_V_reg[7]_0 [6]),
        .Q(filter_19_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_19_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_13 ),
        .D(\int_filter_19_V_reg[7]_0 [7]),
        .Q(filter_19_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_1_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_1_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_1_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_1_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_1_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_1_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_1_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7] [6]));
  LUT5 #(
    .INIT(32'h10000000)) 
    \int_filter_1_V[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\int_filter_0_V[7]_i_3_n_0 ),
        .O(\waddr_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_1_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_1_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7] [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_AXILiteS_WDATA[7] [0]),
        .Q(filter_1_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_AXILiteS_WDATA[7] [1]),
        .Q(filter_1_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_AXILiteS_WDATA[7] [2]),
        .Q(filter_1_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_AXILiteS_WDATA[7] [3]),
        .Q(filter_1_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_AXILiteS_WDATA[7] [4]),
        .Q(filter_1_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_AXILiteS_WDATA[7] [5]),
        .Q(filter_1_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_AXILiteS_WDATA[7] [6]),
        .Q(filter_1_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_1_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_0 ),
        .D(\s_axi_AXILiteS_WDATA[7] [7]),
        .Q(filter_1_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_20_V[0]),
        .O(\int_filter_20_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_20_V[1]),
        .O(\int_filter_20_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_20_V[2]),
        .O(\int_filter_20_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_20_V[3]),
        .O(\int_filter_20_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_20_V[4]),
        .O(\int_filter_20_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_20_V[5]),
        .O(\int_filter_20_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_20_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_20_V[6]),
        .O(\int_filter_20_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_20_V[7]_i_1 
       (.I0(\int_filter_18_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_20_V[7]_i_2 
       (.I0(filter_20_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_20_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_4 ),
        .D(\int_filter_20_V_reg[7]_0 [0]),
        .Q(filter_20_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_4 ),
        .D(\int_filter_20_V_reg[7]_0 [1]),
        .Q(filter_20_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_4 ),
        .D(\int_filter_20_V_reg[7]_0 [2]),
        .Q(filter_20_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_4 ),
        .D(\int_filter_20_V_reg[7]_0 [3]),
        .Q(filter_20_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_4 ),
        .D(\int_filter_20_V_reg[7]_0 [4]),
        .Q(filter_20_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_4 ),
        .D(\int_filter_20_V_reg[7]_0 [5]),
        .Q(filter_20_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_4 ),
        .D(\int_filter_20_V_reg[7]_0 [6]),
        .Q(filter_20_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_20_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_4 ),
        .D(\int_filter_20_V_reg[7]_0 [7]),
        .Q(filter_20_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_21_V[0]),
        .O(\int_filter_21_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_21_V[1]),
        .O(\int_filter_21_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_21_V[2]),
        .O(\int_filter_21_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_21_V[3]),
        .O(\int_filter_21_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_21_V[4]),
        .O(\int_filter_21_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_21_V[5]),
        .O(\int_filter_21_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_21_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_21_V[6]),
        .O(\int_filter_21_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_21_V[7]_i_1 
       (.I0(\int_filter_18_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_21_V[7]_i_2 
       (.I0(filter_21_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_21_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_14 ),
        .D(\int_filter_21_V_reg[7]_0 [0]),
        .Q(filter_21_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_14 ),
        .D(\int_filter_21_V_reg[7]_0 [1]),
        .Q(filter_21_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_14 ),
        .D(\int_filter_21_V_reg[7]_0 [2]),
        .Q(filter_21_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_14 ),
        .D(\int_filter_21_V_reg[7]_0 [3]),
        .Q(filter_21_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_14 ),
        .D(\int_filter_21_V_reg[7]_0 [4]),
        .Q(filter_21_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_14 ),
        .D(\int_filter_21_V_reg[7]_0 [5]),
        .Q(filter_21_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_14 ),
        .D(\int_filter_21_V_reg[7]_0 [6]),
        .Q(filter_21_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_21_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_14 ),
        .D(\int_filter_21_V_reg[7]_0 [7]),
        .Q(filter_21_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_22_V[0]),
        .O(\int_filter_22_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_22_V[1]),
        .O(\int_filter_22_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_22_V[2]),
        .O(\int_filter_22_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_22_V[3]),
        .O(\int_filter_22_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_22_V[4]),
        .O(\int_filter_22_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_22_V[5]),
        .O(\int_filter_22_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_22_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_22_V[6]),
        .O(\int_filter_22_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_22_V[7]_i_1 
       (.I0(\int_filter_22_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_22_V[7]_i_2 
       (.I0(filter_22_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_22_V_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \int_filter_22_V[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[8] ),
        .I3(\waddr_reg_n_0_[9] ),
        .I4(\int_filter_62_V[7]_i_5_n_0 ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_22_V[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_15 ),
        .D(\int_filter_22_V_reg[7]_0 [0]),
        .Q(filter_22_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_15 ),
        .D(\int_filter_22_V_reg[7]_0 [1]),
        .Q(filter_22_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_15 ),
        .D(\int_filter_22_V_reg[7]_0 [2]),
        .Q(filter_22_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_15 ),
        .D(\int_filter_22_V_reg[7]_0 [3]),
        .Q(filter_22_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_15 ),
        .D(\int_filter_22_V_reg[7]_0 [4]),
        .Q(filter_22_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_15 ),
        .D(\int_filter_22_V_reg[7]_0 [5]),
        .Q(filter_22_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_15 ),
        .D(\int_filter_22_V_reg[7]_0 [6]),
        .Q(filter_22_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_22_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_15 ),
        .D(\int_filter_22_V_reg[7]_0 [7]),
        .Q(filter_22_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_23_V[0]),
        .O(\int_filter_23_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_23_V[1]),
        .O(\int_filter_23_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_23_V[2]),
        .O(\int_filter_23_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_23_V[3]),
        .O(\int_filter_23_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_23_V[4]),
        .O(\int_filter_23_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_23_V[5]),
        .O(\int_filter_23_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_23_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_23_V[6]),
        .O(\int_filter_23_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_23_V[7]_i_1 
       (.I0(\int_filter_22_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_16 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_23_V[7]_i_2 
       (.I0(filter_23_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_23_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_16 ),
        .D(\int_filter_23_V_reg[7]_0 [0]),
        .Q(filter_23_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_16 ),
        .D(\int_filter_23_V_reg[7]_0 [1]),
        .Q(filter_23_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_16 ),
        .D(\int_filter_23_V_reg[7]_0 [2]),
        .Q(filter_23_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_16 ),
        .D(\int_filter_23_V_reg[7]_0 [3]),
        .Q(filter_23_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_16 ),
        .D(\int_filter_23_V_reg[7]_0 [4]),
        .Q(filter_23_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_16 ),
        .D(\int_filter_23_V_reg[7]_0 [5]),
        .Q(filter_23_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_16 ),
        .D(\int_filter_23_V_reg[7]_0 [6]),
        .Q(filter_23_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_23_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_16 ),
        .D(\int_filter_23_V_reg[7]_0 [7]),
        .Q(filter_23_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_24_V[0]),
        .O(\int_filter_24_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_24_V[1]),
        .O(\int_filter_24_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_24_V[2]),
        .O(\int_filter_24_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_24_V[3]),
        .O(\int_filter_24_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_24_V[4]),
        .O(\int_filter_24_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_24_V[5]),
        .O(\int_filter_24_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_24_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_24_V[6]),
        .O(\int_filter_24_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_24_V[7]_i_1 
       (.I0(\int_filter_22_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_24_V[7]_i_2 
       (.I0(filter_24_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_24_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_5 ),
        .D(\int_filter_24_V_reg[7]_0 [0]),
        .Q(filter_24_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_5 ),
        .D(\int_filter_24_V_reg[7]_0 [1]),
        .Q(filter_24_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_5 ),
        .D(\int_filter_24_V_reg[7]_0 [2]),
        .Q(filter_24_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_5 ),
        .D(\int_filter_24_V_reg[7]_0 [3]),
        .Q(filter_24_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_5 ),
        .D(\int_filter_24_V_reg[7]_0 [4]),
        .Q(filter_24_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_5 ),
        .D(\int_filter_24_V_reg[7]_0 [5]),
        .Q(filter_24_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_5 ),
        .D(\int_filter_24_V_reg[7]_0 [6]),
        .Q(filter_24_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_24_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_5 ),
        .D(\int_filter_24_V_reg[7]_0 [7]),
        .Q(filter_24_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_25_V[0]),
        .O(\int_filter_25_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_25_V[1]),
        .O(\int_filter_25_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_25_V[2]),
        .O(\int_filter_25_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_25_V[3]),
        .O(\int_filter_25_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_25_V[4]),
        .O(\int_filter_25_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_25_V[5]),
        .O(\int_filter_25_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_25_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_25_V[6]),
        .O(\int_filter_25_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_25_V[7]_i_1 
       (.I0(\int_filter_22_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_17 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_25_V[7]_i_2 
       (.I0(filter_25_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_25_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_17 ),
        .D(\int_filter_25_V_reg[7]_0 [0]),
        .Q(filter_25_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_17 ),
        .D(\int_filter_25_V_reg[7]_0 [1]),
        .Q(filter_25_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_17 ),
        .D(\int_filter_25_V_reg[7]_0 [2]),
        .Q(filter_25_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_17 ),
        .D(\int_filter_25_V_reg[7]_0 [3]),
        .Q(filter_25_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_17 ),
        .D(\int_filter_25_V_reg[7]_0 [4]),
        .Q(filter_25_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_17 ),
        .D(\int_filter_25_V_reg[7]_0 [5]),
        .Q(filter_25_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_17 ),
        .D(\int_filter_25_V_reg[7]_0 [6]),
        .Q(filter_25_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_25_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_17 ),
        .D(\int_filter_25_V_reg[7]_0 [7]),
        .Q(filter_25_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_26_V[0]),
        .O(\int_filter_26_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_26_V[1]),
        .O(\int_filter_26_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_26_V[2]),
        .O(\int_filter_26_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_26_V[3]),
        .O(\int_filter_26_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_26_V[4]),
        .O(\int_filter_26_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_26_V[5]),
        .O(\int_filter_26_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_26_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_26_V[6]),
        .O(\int_filter_26_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_26_V[7]_i_1 
       (.I0(\int_filter_26_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_18 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_26_V[7]_i_2 
       (.I0(filter_26_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_26_V_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \int_filter_26_V[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[8] ),
        .I3(\waddr_reg_n_0_[9] ),
        .I4(\int_filter_62_V[7]_i_5_n_0 ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_26_V[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_18 ),
        .D(\int_filter_26_V_reg[7]_0 [0]),
        .Q(filter_26_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_18 ),
        .D(\int_filter_26_V_reg[7]_0 [1]),
        .Q(filter_26_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_18 ),
        .D(\int_filter_26_V_reg[7]_0 [2]),
        .Q(filter_26_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_18 ),
        .D(\int_filter_26_V_reg[7]_0 [3]),
        .Q(filter_26_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_18 ),
        .D(\int_filter_26_V_reg[7]_0 [4]),
        .Q(filter_26_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_18 ),
        .D(\int_filter_26_V_reg[7]_0 [5]),
        .Q(filter_26_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_18 ),
        .D(\int_filter_26_V_reg[7]_0 [6]),
        .Q(filter_26_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_26_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_18 ),
        .D(\int_filter_26_V_reg[7]_0 [7]),
        .Q(filter_26_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_27_V[0]),
        .O(\int_filter_27_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_27_V[1]),
        .O(\int_filter_27_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_27_V[2]),
        .O(\int_filter_27_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_27_V[3]),
        .O(\int_filter_27_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_27_V[4]),
        .O(\int_filter_27_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_27_V[5]),
        .O(\int_filter_27_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_27_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_27_V[6]),
        .O(\int_filter_27_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_27_V[7]_i_1 
       (.I0(\int_filter_26_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_19 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_27_V[7]_i_2 
       (.I0(filter_27_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_27_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_19 ),
        .D(\int_filter_27_V_reg[7]_0 [0]),
        .Q(filter_27_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_19 ),
        .D(\int_filter_27_V_reg[7]_0 [1]),
        .Q(filter_27_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_19 ),
        .D(\int_filter_27_V_reg[7]_0 [2]),
        .Q(filter_27_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_19 ),
        .D(\int_filter_27_V_reg[7]_0 [3]),
        .Q(filter_27_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_19 ),
        .D(\int_filter_27_V_reg[7]_0 [4]),
        .Q(filter_27_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_19 ),
        .D(\int_filter_27_V_reg[7]_0 [5]),
        .Q(filter_27_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_19 ),
        .D(\int_filter_27_V_reg[7]_0 [6]),
        .Q(filter_27_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_27_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_19 ),
        .D(\int_filter_27_V_reg[7]_0 [7]),
        .Q(filter_27_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_28_V[0]),
        .O(\int_filter_28_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_28_V[1]),
        .O(\int_filter_28_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_28_V[2]),
        .O(\int_filter_28_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_28_V[3]),
        .O(\int_filter_28_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_28_V[4]),
        .O(\int_filter_28_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_28_V[5]),
        .O(\int_filter_28_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_28_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_28_V[6]),
        .O(\int_filter_28_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_28_V[7]_i_1 
       (.I0(\int_filter_26_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_28_V[7]_i_2 
       (.I0(filter_28_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_28_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_6 ),
        .D(\int_filter_28_V_reg[7]_0 [0]),
        .Q(filter_28_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_6 ),
        .D(\int_filter_28_V_reg[7]_0 [1]),
        .Q(filter_28_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_6 ),
        .D(\int_filter_28_V_reg[7]_0 [2]),
        .Q(filter_28_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_6 ),
        .D(\int_filter_28_V_reg[7]_0 [3]),
        .Q(filter_28_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_6 ),
        .D(\int_filter_28_V_reg[7]_0 [4]),
        .Q(filter_28_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_6 ),
        .D(\int_filter_28_V_reg[7]_0 [5]),
        .Q(filter_28_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_6 ),
        .D(\int_filter_28_V_reg[7]_0 [6]),
        .Q(filter_28_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_28_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_6 ),
        .D(\int_filter_28_V_reg[7]_0 [7]),
        .Q(filter_28_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_29_V[0]),
        .O(\int_filter_29_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_29_V[1]),
        .O(\int_filter_29_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_29_V[2]),
        .O(\int_filter_29_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_29_V[3]),
        .O(\int_filter_29_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_29_V[4]),
        .O(\int_filter_29_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_29_V[5]),
        .O(\int_filter_29_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_29_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_29_V[6]),
        .O(\int_filter_29_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_29_V[7]_i_1 
       (.I0(\int_filter_26_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_20 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_29_V[7]_i_2 
       (.I0(filter_29_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_29_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_20 ),
        .D(\int_filter_29_V_reg[7]_0 [0]),
        .Q(filter_29_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_20 ),
        .D(\int_filter_29_V_reg[7]_0 [1]),
        .Q(filter_29_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_20 ),
        .D(\int_filter_29_V_reg[7]_0 [2]),
        .Q(filter_29_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_20 ),
        .D(\int_filter_29_V_reg[7]_0 [3]),
        .Q(filter_29_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_20 ),
        .D(\int_filter_29_V_reg[7]_0 [4]),
        .Q(filter_29_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_20 ),
        .D(\int_filter_29_V_reg[7]_0 [5]),
        .Q(filter_29_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_20 ),
        .D(\int_filter_29_V_reg[7]_0 [6]),
        .Q(filter_29_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_29_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_20 ),
        .D(\int_filter_29_V_reg[7]_0 [7]),
        .Q(filter_29_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_2_V[0]),
        .O(\int_filter_2_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_2_V[1]),
        .O(\int_filter_2_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_2_V[2]),
        .O(\int_filter_2_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_2_V[3]),
        .O(\int_filter_2_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_2_V[4]),
        .O(\int_filter_2_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_2_V[5]),
        .O(\int_filter_2_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_2_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_2_V[6]),
        .O(\int_filter_2_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_2_V[7]_i_1 
       (.I0(\int_filter_2_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_2_V[7]_i_2 
       (.I0(filter_2_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_2_V_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \int_filter_2_V[7]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\int_filter_62_V[7]_i_5_n_0 ),
        .I2(\waddr_reg_n_0_[9] ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_2_V[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\int_filter_2_V_reg[7]_0 [0]),
        .Q(filter_2_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\int_filter_2_V_reg[7]_0 [1]),
        .Q(filter_2_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\int_filter_2_V_reg[7]_0 [2]),
        .Q(filter_2_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\int_filter_2_V_reg[7]_0 [3]),
        .Q(filter_2_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\int_filter_2_V_reg[7]_0 [4]),
        .Q(filter_2_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\int_filter_2_V_reg[7]_0 [5]),
        .Q(filter_2_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\int_filter_2_V_reg[7]_0 [6]),
        .Q(filter_2_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_2_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_0 ),
        .D(\int_filter_2_V_reg[7]_0 [7]),
        .Q(filter_2_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_30_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_30_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_30_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_30_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_30_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_30_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_30_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_0 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_30_V[7]_i_1 
       (.I0(\int_filter_30_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_21 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_30_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_30_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_0 [7]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_filter_30_V[7]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62_V[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_filter_30_V[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_21 ),
        .D(\s_axi_AXILiteS_WDATA[7]_0 [0]),
        .Q(filter_30_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_21 ),
        .D(\s_axi_AXILiteS_WDATA[7]_0 [1]),
        .Q(filter_30_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_21 ),
        .D(\s_axi_AXILiteS_WDATA[7]_0 [2]),
        .Q(filter_30_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_21 ),
        .D(\s_axi_AXILiteS_WDATA[7]_0 [3]),
        .Q(filter_30_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_21 ),
        .D(\s_axi_AXILiteS_WDATA[7]_0 [4]),
        .Q(filter_30_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_21 ),
        .D(\s_axi_AXILiteS_WDATA[7]_0 [5]),
        .Q(filter_30_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_21 ),
        .D(\s_axi_AXILiteS_WDATA[7]_0 [6]),
        .Q(filter_30_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_30_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_21 ),
        .D(\s_axi_AXILiteS_WDATA[7]_0 [7]),
        .Q(filter_30_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_31_V[0]),
        .O(\int_filter_31_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_31_V[1]),
        .O(\int_filter_31_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_31_V[2]),
        .O(\int_filter_31_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_31_V[3]),
        .O(\int_filter_31_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_31_V[4]),
        .O(\int_filter_31_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_31_V[5]),
        .O(\int_filter_31_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_31_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_31_V[6]),
        .O(\int_filter_31_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_31_V[7]_i_1 
       (.I0(\int_filter_30_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_22 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_31_V[7]_i_2 
       (.I0(filter_31_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_31_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_22 ),
        .D(\int_filter_31_V_reg[7]_0 [0]),
        .Q(filter_31_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_22 ),
        .D(\int_filter_31_V_reg[7]_0 [1]),
        .Q(filter_31_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_22 ),
        .D(\int_filter_31_V_reg[7]_0 [2]),
        .Q(filter_31_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_22 ),
        .D(\int_filter_31_V_reg[7]_0 [3]),
        .Q(filter_31_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_22 ),
        .D(\int_filter_31_V_reg[7]_0 [4]),
        .Q(filter_31_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_22 ),
        .D(\int_filter_31_V_reg[7]_0 [5]),
        .Q(filter_31_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_22 ),
        .D(\int_filter_31_V_reg[7]_0 [6]),
        .Q(filter_31_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_31_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_22 ),
        .D(\int_filter_31_V_reg[7]_0 [7]),
        .Q(filter_31_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_32_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_32_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_32_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_32_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_32_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_32_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_32_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_1 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_32_V[7]_i_1 
       (.I0(\int_filter_30_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_32_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_32_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_1 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_7 ),
        .D(\s_axi_AXILiteS_WDATA[7]_1 [0]),
        .Q(filter_32_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_7 ),
        .D(\s_axi_AXILiteS_WDATA[7]_1 [1]),
        .Q(filter_32_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_7 ),
        .D(\s_axi_AXILiteS_WDATA[7]_1 [2]),
        .Q(filter_32_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_7 ),
        .D(\s_axi_AXILiteS_WDATA[7]_1 [3]),
        .Q(filter_32_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_7 ),
        .D(\s_axi_AXILiteS_WDATA[7]_1 [4]),
        .Q(filter_32_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_7 ),
        .D(\s_axi_AXILiteS_WDATA[7]_1 [5]),
        .Q(filter_32_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_7 ),
        .D(\s_axi_AXILiteS_WDATA[7]_1 [6]),
        .Q(filter_32_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_32_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_7 ),
        .D(\s_axi_AXILiteS_WDATA[7]_1 [7]),
        .Q(filter_32_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_33_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_33_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_33_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_33_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_33_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_33_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_33_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_2 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_33_V[7]_i_1 
       (.I0(\int_filter_30_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_23 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_33_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_33_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_2 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_23 ),
        .D(\s_axi_AXILiteS_WDATA[7]_2 [0]),
        .Q(filter_33_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_23 ),
        .D(\s_axi_AXILiteS_WDATA[7]_2 [1]),
        .Q(filter_33_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_23 ),
        .D(\s_axi_AXILiteS_WDATA[7]_2 [2]),
        .Q(filter_33_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_23 ),
        .D(\s_axi_AXILiteS_WDATA[7]_2 [3]),
        .Q(filter_33_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_23 ),
        .D(\s_axi_AXILiteS_WDATA[7]_2 [4]),
        .Q(filter_33_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_23 ),
        .D(\s_axi_AXILiteS_WDATA[7]_2 [5]),
        .Q(filter_33_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_23 ),
        .D(\s_axi_AXILiteS_WDATA[7]_2 [6]),
        .Q(filter_33_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_33_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_23 ),
        .D(\s_axi_AXILiteS_WDATA[7]_2 [7]),
        .Q(filter_33_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_34_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_34_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_34_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_34_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_34_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_34_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_34_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_3 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_34_V[7]_i_1 
       (.I0(\int_filter_34_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_24 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_34_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_34_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_3 [7]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \int_filter_34_V[7]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62_V[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_filter_34_V[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_24 ),
        .D(\s_axi_AXILiteS_WDATA[7]_3 [0]),
        .Q(filter_34_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_24 ),
        .D(\s_axi_AXILiteS_WDATA[7]_3 [1]),
        .Q(filter_34_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_24 ),
        .D(\s_axi_AXILiteS_WDATA[7]_3 [2]),
        .Q(filter_34_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_24 ),
        .D(\s_axi_AXILiteS_WDATA[7]_3 [3]),
        .Q(filter_34_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_24 ),
        .D(\s_axi_AXILiteS_WDATA[7]_3 [4]),
        .Q(filter_34_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_24 ),
        .D(\s_axi_AXILiteS_WDATA[7]_3 [5]),
        .Q(filter_34_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_24 ),
        .D(\s_axi_AXILiteS_WDATA[7]_3 [6]),
        .Q(filter_34_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_34_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_24 ),
        .D(\s_axi_AXILiteS_WDATA[7]_3 [7]),
        .Q(filter_34_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_35_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_35_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_35_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_35_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_35_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_4 [4]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_35_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_4 [5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_35_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_4 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_35_V[7]_i_1 
       (.I0(\int_filter_34_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_25 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_35_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_35_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_4 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_25 ),
        .D(\s_axi_AXILiteS_WDATA[7]_4 [0]),
        .Q(filter_35_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_25 ),
        .D(\s_axi_AXILiteS_WDATA[7]_4 [1]),
        .Q(filter_35_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_25 ),
        .D(\s_axi_AXILiteS_WDATA[7]_4 [2]),
        .Q(filter_35_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_25 ),
        .D(\s_axi_AXILiteS_WDATA[7]_4 [3]),
        .Q(filter_35_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_25 ),
        .D(\s_axi_AXILiteS_WDATA[7]_4 [4]),
        .Q(filter_35_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_25 ),
        .D(\s_axi_AXILiteS_WDATA[7]_4 [5]),
        .Q(filter_35_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_25 ),
        .D(\s_axi_AXILiteS_WDATA[7]_4 [6]),
        .Q(filter_35_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_35_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_25 ),
        .D(\s_axi_AXILiteS_WDATA[7]_4 [7]),
        .Q(filter_35_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_36_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_5 [0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_36_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_36_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_5 [2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_36_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_5 [3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_36_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_5 [4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_36_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_5 [5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_36_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_5 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_36_V[7]_i_1 
       (.I0(\int_filter_34_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_36_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_36_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_5 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_8 ),
        .D(\s_axi_AXILiteS_WDATA[7]_5 [0]),
        .Q(filter_36_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_8 ),
        .D(\s_axi_AXILiteS_WDATA[7]_5 [1]),
        .Q(filter_36_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_8 ),
        .D(\s_axi_AXILiteS_WDATA[7]_5 [2]),
        .Q(filter_36_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_8 ),
        .D(\s_axi_AXILiteS_WDATA[7]_5 [3]),
        .Q(filter_36_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_8 ),
        .D(\s_axi_AXILiteS_WDATA[7]_5 [4]),
        .Q(filter_36_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_8 ),
        .D(\s_axi_AXILiteS_WDATA[7]_5 [5]),
        .Q(filter_36_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_8 ),
        .D(\s_axi_AXILiteS_WDATA[7]_5 [6]),
        .Q(filter_36_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_36_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_8 ),
        .D(\s_axi_AXILiteS_WDATA[7]_5 [7]),
        .Q(filter_36_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_37_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_6 [0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_37_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_6 [1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_37_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_6 [2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_37_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_6 [3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_37_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_6 [4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_37_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_6 [5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_37_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_6 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_37_V[7]_i_1 
       (.I0(\int_filter_34_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_26 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_37_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_37_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_6 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_26 ),
        .D(\s_axi_AXILiteS_WDATA[7]_6 [0]),
        .Q(filter_37_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_26 ),
        .D(\s_axi_AXILiteS_WDATA[7]_6 [1]),
        .Q(filter_37_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_26 ),
        .D(\s_axi_AXILiteS_WDATA[7]_6 [2]),
        .Q(filter_37_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_26 ),
        .D(\s_axi_AXILiteS_WDATA[7]_6 [3]),
        .Q(filter_37_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_26 ),
        .D(\s_axi_AXILiteS_WDATA[7]_6 [4]),
        .Q(filter_37_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_26 ),
        .D(\s_axi_AXILiteS_WDATA[7]_6 [5]),
        .Q(filter_37_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_26 ),
        .D(\s_axi_AXILiteS_WDATA[7]_6 [6]),
        .Q(filter_37_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_37_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_26 ),
        .D(\s_axi_AXILiteS_WDATA[7]_6 [7]),
        .Q(filter_37_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_38_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_7 [0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_38_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_7 [1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_38_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_7 [2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_38_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_7 [3]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_38_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_7 [4]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_38_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_7 [5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_38_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_7 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_38_V[7]_i_1 
       (.I0(\int_filter_38_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_27 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_38_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_38_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_7 [7]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \int_filter_38_V[7]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62_V[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_filter_38_V[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_27 ),
        .D(\s_axi_AXILiteS_WDATA[7]_7 [0]),
        .Q(filter_38_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_27 ),
        .D(\s_axi_AXILiteS_WDATA[7]_7 [1]),
        .Q(filter_38_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_27 ),
        .D(\s_axi_AXILiteS_WDATA[7]_7 [2]),
        .Q(filter_38_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_27 ),
        .D(\s_axi_AXILiteS_WDATA[7]_7 [3]),
        .Q(filter_38_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_27 ),
        .D(\s_axi_AXILiteS_WDATA[7]_7 [4]),
        .Q(filter_38_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_27 ),
        .D(\s_axi_AXILiteS_WDATA[7]_7 [5]),
        .Q(filter_38_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_27 ),
        .D(\s_axi_AXILiteS_WDATA[7]_7 [6]),
        .Q(filter_38_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_38_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_27 ),
        .D(\s_axi_AXILiteS_WDATA[7]_7 [7]),
        .Q(filter_38_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_39_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_8 [0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_39_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_8 [1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_39_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_8 [2]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_39_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_8 [3]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_39_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_8 [4]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_39_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_8 [5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_39_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_8 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_39_V[7]_i_1 
       (.I0(\int_filter_38_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_28 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_39_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_39_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_8 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_28 ),
        .D(\s_axi_AXILiteS_WDATA[7]_8 [0]),
        .Q(filter_39_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_28 ),
        .D(\s_axi_AXILiteS_WDATA[7]_8 [1]),
        .Q(filter_39_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_28 ),
        .D(\s_axi_AXILiteS_WDATA[7]_8 [2]),
        .Q(filter_39_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_28 ),
        .D(\s_axi_AXILiteS_WDATA[7]_8 [3]),
        .Q(filter_39_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_28 ),
        .D(\s_axi_AXILiteS_WDATA[7]_8 [4]),
        .Q(filter_39_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_28 ),
        .D(\s_axi_AXILiteS_WDATA[7]_8 [5]),
        .Q(filter_39_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_28 ),
        .D(\s_axi_AXILiteS_WDATA[7]_8 [6]),
        .Q(filter_39_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_39_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_28 ),
        .D(\s_axi_AXILiteS_WDATA[7]_8 [7]),
        .Q(filter_39_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_3_V[0]),
        .O(\int_filter_3_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_3_V[1]),
        .O(\int_filter_3_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_3_V[2]),
        .O(\int_filter_3_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_3_V[3]),
        .O(\int_filter_3_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_3_V[4]),
        .O(\int_filter_3_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_3_V[5]),
        .O(\int_filter_3_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_3_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_3_V[6]),
        .O(\int_filter_3_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_3_V[7]_i_1 
       (.I0(\int_filter_2_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_3_V[7]_i_2 
       (.I0(filter_3_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_3_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\int_filter_3_V_reg[7]_0 [0]),
        .Q(filter_3_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\int_filter_3_V_reg[7]_0 [1]),
        .Q(filter_3_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\int_filter_3_V_reg[7]_0 [2]),
        .Q(filter_3_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\int_filter_3_V_reg[7]_0 [3]),
        .Q(filter_3_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\int_filter_3_V_reg[7]_0 [4]),
        .Q(filter_3_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\int_filter_3_V_reg[7]_0 [5]),
        .Q(filter_3_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\int_filter_3_V_reg[7]_0 [6]),
        .Q(filter_3_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_3_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_1 ),
        .D(\int_filter_3_V_reg[7]_0 [7]),
        .Q(filter_3_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_40_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_9 [0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_40_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_9 [1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_40_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_9 [2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_40_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_9 [3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_40_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_9 [4]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_40_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_9 [5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_40_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_9 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_40_V[7]_i_1 
       (.I0(\int_filter_38_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_40_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_40_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_9 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_9 ),
        .D(\s_axi_AXILiteS_WDATA[7]_9 [0]),
        .Q(filter_40_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_9 ),
        .D(\s_axi_AXILiteS_WDATA[7]_9 [1]),
        .Q(filter_40_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_9 ),
        .D(\s_axi_AXILiteS_WDATA[7]_9 [2]),
        .Q(filter_40_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_9 ),
        .D(\s_axi_AXILiteS_WDATA[7]_9 [3]),
        .Q(filter_40_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_9 ),
        .D(\s_axi_AXILiteS_WDATA[7]_9 [4]),
        .Q(filter_40_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_9 ),
        .D(\s_axi_AXILiteS_WDATA[7]_9 [5]),
        .Q(filter_40_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_9 ),
        .D(\s_axi_AXILiteS_WDATA[7]_9 [6]),
        .Q(filter_40_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_40_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_9 ),
        .D(\s_axi_AXILiteS_WDATA[7]_9 [7]),
        .Q(filter_40_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_41_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_10 [0]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_41_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_10 [1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_41_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_10 [2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_41_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_10 [3]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_41_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_10 [4]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_41_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_10 [5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_41_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_10 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_41_V[7]_i_1 
       (.I0(\int_filter_38_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_29 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_41_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_41_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_10 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_29 ),
        .D(\s_axi_AXILiteS_WDATA[7]_10 [0]),
        .Q(filter_41_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_29 ),
        .D(\s_axi_AXILiteS_WDATA[7]_10 [1]),
        .Q(filter_41_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_29 ),
        .D(\s_axi_AXILiteS_WDATA[7]_10 [2]),
        .Q(filter_41_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_29 ),
        .D(\s_axi_AXILiteS_WDATA[7]_10 [3]),
        .Q(filter_41_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_29 ),
        .D(\s_axi_AXILiteS_WDATA[7]_10 [4]),
        .Q(filter_41_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_29 ),
        .D(\s_axi_AXILiteS_WDATA[7]_10 [5]),
        .Q(filter_41_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_29 ),
        .D(\s_axi_AXILiteS_WDATA[7]_10 [6]),
        .Q(filter_41_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_41_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_29 ),
        .D(\s_axi_AXILiteS_WDATA[7]_10 [7]),
        .Q(filter_41_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_42_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_11 [0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_42_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_11 [1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_42_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_11 [2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_42_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_11 [3]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_42_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_11 [4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_42_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_11 [5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_42_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_11 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_42_V[7]_i_1 
       (.I0(\int_filter_42_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_30 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_42_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_42_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_11 [7]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \int_filter_42_V[7]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62_V[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_filter_42_V[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_30 ),
        .D(\s_axi_AXILiteS_WDATA[7]_11 [0]),
        .Q(filter_42_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_30 ),
        .D(\s_axi_AXILiteS_WDATA[7]_11 [1]),
        .Q(filter_42_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_30 ),
        .D(\s_axi_AXILiteS_WDATA[7]_11 [2]),
        .Q(filter_42_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_30 ),
        .D(\s_axi_AXILiteS_WDATA[7]_11 [3]),
        .Q(filter_42_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_30 ),
        .D(\s_axi_AXILiteS_WDATA[7]_11 [4]),
        .Q(filter_42_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_30 ),
        .D(\s_axi_AXILiteS_WDATA[7]_11 [5]),
        .Q(filter_42_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_30 ),
        .D(\s_axi_AXILiteS_WDATA[7]_11 [6]),
        .Q(filter_42_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_42_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_30 ),
        .D(\s_axi_AXILiteS_WDATA[7]_11 [7]),
        .Q(filter_42_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_43_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_12 [0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_43_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_12 [1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_43_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_12 [2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_43_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_12 [3]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_43_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_12 [4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_43_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_12 [5]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_43_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_12 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_43_V[7]_i_1 
       (.I0(\int_filter_42_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_31 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_43_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_43_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_12 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_31 ),
        .D(\s_axi_AXILiteS_WDATA[7]_12 [0]),
        .Q(filter_43_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_31 ),
        .D(\s_axi_AXILiteS_WDATA[7]_12 [1]),
        .Q(filter_43_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_31 ),
        .D(\s_axi_AXILiteS_WDATA[7]_12 [2]),
        .Q(filter_43_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_31 ),
        .D(\s_axi_AXILiteS_WDATA[7]_12 [3]),
        .Q(filter_43_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_31 ),
        .D(\s_axi_AXILiteS_WDATA[7]_12 [4]),
        .Q(filter_43_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_31 ),
        .D(\s_axi_AXILiteS_WDATA[7]_12 [5]),
        .Q(filter_43_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_31 ),
        .D(\s_axi_AXILiteS_WDATA[7]_12 [6]),
        .Q(filter_43_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_43_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_31 ),
        .D(\s_axi_AXILiteS_WDATA[7]_12 [7]),
        .Q(filter_43_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_44_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_13 [0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_44_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_13 [1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_44_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_13 [2]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_44_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_13 [3]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_44_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_13 [4]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_44_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_13 [5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_44_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_13 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_44_V[7]_i_1 
       (.I0(\int_filter_42_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_44_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_44_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_13 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_10 ),
        .D(\s_axi_AXILiteS_WDATA[7]_13 [0]),
        .Q(filter_44_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_10 ),
        .D(\s_axi_AXILiteS_WDATA[7]_13 [1]),
        .Q(filter_44_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_10 ),
        .D(\s_axi_AXILiteS_WDATA[7]_13 [2]),
        .Q(filter_44_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_10 ),
        .D(\s_axi_AXILiteS_WDATA[7]_13 [3]),
        .Q(filter_44_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_10 ),
        .D(\s_axi_AXILiteS_WDATA[7]_13 [4]),
        .Q(filter_44_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_10 ),
        .D(\s_axi_AXILiteS_WDATA[7]_13 [5]),
        .Q(filter_44_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_10 ),
        .D(\s_axi_AXILiteS_WDATA[7]_13 [6]),
        .Q(filter_44_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_44_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_10 ),
        .D(\s_axi_AXILiteS_WDATA[7]_13 [7]),
        .Q(filter_44_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_45_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_14 [0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_45_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_14 [1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_45_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_14 [2]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_45_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_14 [3]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_45_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_14 [4]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_45_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_14 [5]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_45_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_14 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_45_V[7]_i_1 
       (.I0(\int_filter_42_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_32 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_45_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_45_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_14 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_32 ),
        .D(\s_axi_AXILiteS_WDATA[7]_14 [0]),
        .Q(filter_45_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_32 ),
        .D(\s_axi_AXILiteS_WDATA[7]_14 [1]),
        .Q(filter_45_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_32 ),
        .D(\s_axi_AXILiteS_WDATA[7]_14 [2]),
        .Q(filter_45_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_32 ),
        .D(\s_axi_AXILiteS_WDATA[7]_14 [3]),
        .Q(filter_45_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_32 ),
        .D(\s_axi_AXILiteS_WDATA[7]_14 [4]),
        .Q(filter_45_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_32 ),
        .D(\s_axi_AXILiteS_WDATA[7]_14 [5]),
        .Q(filter_45_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_32 ),
        .D(\s_axi_AXILiteS_WDATA[7]_14 [6]),
        .Q(filter_45_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_45_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_32 ),
        .D(\s_axi_AXILiteS_WDATA[7]_14 [7]),
        .Q(filter_45_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_46_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_15 [0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_46_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_15 [1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_46_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_15 [2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_46_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_15 [3]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_46_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_15 [4]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_46_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_15 [5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_46_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_15 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_46_V[7]_i_1 
       (.I0(\int_filter_46_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_33 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_46_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_46_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_15 [7]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \int_filter_46_V[7]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62_V[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_46_V[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_33 ),
        .D(\s_axi_AXILiteS_WDATA[7]_15 [0]),
        .Q(filter_46_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_33 ),
        .D(\s_axi_AXILiteS_WDATA[7]_15 [1]),
        .Q(filter_46_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_33 ),
        .D(\s_axi_AXILiteS_WDATA[7]_15 [2]),
        .Q(filter_46_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_33 ),
        .D(\s_axi_AXILiteS_WDATA[7]_15 [3]),
        .Q(filter_46_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_33 ),
        .D(\s_axi_AXILiteS_WDATA[7]_15 [4]),
        .Q(filter_46_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_33 ),
        .D(\s_axi_AXILiteS_WDATA[7]_15 [5]),
        .Q(filter_46_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_33 ),
        .D(\s_axi_AXILiteS_WDATA[7]_15 [6]),
        .Q(filter_46_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_46_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_33 ),
        .D(\s_axi_AXILiteS_WDATA[7]_15 [7]),
        .Q(filter_46_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_47_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_16 [0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_47_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_16 [1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_47_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_16 [2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_47_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_16 [3]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_47_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_16 [4]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_47_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_16 [5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_47_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_16 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_47_V[7]_i_1 
       (.I0(\int_filter_46_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_34 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_47_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_47_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_16 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_34 ),
        .D(\s_axi_AXILiteS_WDATA[7]_16 [0]),
        .Q(filter_47_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_34 ),
        .D(\s_axi_AXILiteS_WDATA[7]_16 [1]),
        .Q(filter_47_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_34 ),
        .D(\s_axi_AXILiteS_WDATA[7]_16 [2]),
        .Q(filter_47_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_34 ),
        .D(\s_axi_AXILiteS_WDATA[7]_16 [3]),
        .Q(filter_47_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_34 ),
        .D(\s_axi_AXILiteS_WDATA[7]_16 [4]),
        .Q(filter_47_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_34 ),
        .D(\s_axi_AXILiteS_WDATA[7]_16 [5]),
        .Q(filter_47_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_34 ),
        .D(\s_axi_AXILiteS_WDATA[7]_16 [6]),
        .Q(filter_47_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_47_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_34 ),
        .D(\s_axi_AXILiteS_WDATA[7]_16 [7]),
        .Q(filter_47_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_48_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_17 [0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_48_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_17 [1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_48_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_17 [2]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_48_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_17 [3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_48_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_17 [4]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_48_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_17 [5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_48_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_17 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_48_V[7]_i_1 
       (.I0(\int_filter_46_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_48_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_48_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_17 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_11 ),
        .D(\s_axi_AXILiteS_WDATA[7]_17 [0]),
        .Q(filter_48_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_11 ),
        .D(\s_axi_AXILiteS_WDATA[7]_17 [1]),
        .Q(filter_48_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_11 ),
        .D(\s_axi_AXILiteS_WDATA[7]_17 [2]),
        .Q(filter_48_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_11 ),
        .D(\s_axi_AXILiteS_WDATA[7]_17 [3]),
        .Q(filter_48_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_11 ),
        .D(\s_axi_AXILiteS_WDATA[7]_17 [4]),
        .Q(filter_48_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_11 ),
        .D(\s_axi_AXILiteS_WDATA[7]_17 [5]),
        .Q(filter_48_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_11 ),
        .D(\s_axi_AXILiteS_WDATA[7]_17 [6]),
        .Q(filter_48_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_48_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_11 ),
        .D(\s_axi_AXILiteS_WDATA[7]_17 [7]),
        .Q(filter_48_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_49_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_18 [0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_49_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_18 [1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_49_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_18 [2]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_49_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_18 [3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_49_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_18 [4]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_49_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_18 [5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_49_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_18 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_49_V[7]_i_1 
       (.I0(\int_filter_46_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_35 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_49_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_49_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_18 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_35 ),
        .D(\s_axi_AXILiteS_WDATA[7]_18 [0]),
        .Q(filter_49_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_35 ),
        .D(\s_axi_AXILiteS_WDATA[7]_18 [1]),
        .Q(filter_49_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_35 ),
        .D(\s_axi_AXILiteS_WDATA[7]_18 [2]),
        .Q(filter_49_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_35 ),
        .D(\s_axi_AXILiteS_WDATA[7]_18 [3]),
        .Q(filter_49_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_35 ),
        .D(\s_axi_AXILiteS_WDATA[7]_18 [4]),
        .Q(filter_49_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_35 ),
        .D(\s_axi_AXILiteS_WDATA[7]_18 [5]),
        .Q(filter_49_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_35 ),
        .D(\s_axi_AXILiteS_WDATA[7]_18 [6]),
        .Q(filter_49_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_49_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_35 ),
        .D(\s_axi_AXILiteS_WDATA[7]_18 [7]),
        .Q(filter_49_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_4_V[0]),
        .O(\int_filter_4_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_4_V[1]),
        .O(\int_filter_4_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_4_V[2]),
        .O(\int_filter_4_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_4_V[3]),
        .O(\int_filter_4_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_4_V[4]),
        .O(\int_filter_4_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_4_V[5]),
        .O(\int_filter_4_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_4_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_4_V[6]),
        .O(\int_filter_4_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_4_V[7]_i_1 
       (.I0(\int_filter_2_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_4_V[7]_i_2 
       (.I0(filter_4_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_4_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(\int_filter_4_V_reg[7]_0 [0]),
        .Q(filter_4_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(\int_filter_4_V_reg[7]_0 [1]),
        .Q(filter_4_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(\int_filter_4_V_reg[7]_0 [2]),
        .Q(filter_4_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(\int_filter_4_V_reg[7]_0 [3]),
        .Q(filter_4_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(\int_filter_4_V_reg[7]_0 [4]),
        .Q(filter_4_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(\int_filter_4_V_reg[7]_0 [5]),
        .Q(filter_4_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(\int_filter_4_V_reg[7]_0 [6]),
        .Q(filter_4_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_4_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_0 ),
        .D(\int_filter_4_V_reg[7]_0 [7]),
        .Q(filter_4_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_50_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_19 [0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_50_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_19 [1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_50_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_19 [2]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_50_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_19 [3]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_50_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_19 [4]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_50_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_19 [5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_50_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_19 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_50_V[7]_i_1 
       (.I0(\int_filter_50_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_36 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_50_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_50_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_19 [7]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \int_filter_50_V[7]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\int_filter_62_V[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[8] ),
        .I4(\waddr_reg_n_0_[7] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_filter_50_V[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_36 ),
        .D(\s_axi_AXILiteS_WDATA[7]_19 [0]),
        .Q(filter_50_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_36 ),
        .D(\s_axi_AXILiteS_WDATA[7]_19 [1]),
        .Q(filter_50_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_36 ),
        .D(\s_axi_AXILiteS_WDATA[7]_19 [2]),
        .Q(filter_50_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_36 ),
        .D(\s_axi_AXILiteS_WDATA[7]_19 [3]),
        .Q(filter_50_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_36 ),
        .D(\s_axi_AXILiteS_WDATA[7]_19 [4]),
        .Q(filter_50_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_36 ),
        .D(\s_axi_AXILiteS_WDATA[7]_19 [5]),
        .Q(filter_50_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_36 ),
        .D(\s_axi_AXILiteS_WDATA[7]_19 [6]),
        .Q(filter_50_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_50_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_36 ),
        .D(\s_axi_AXILiteS_WDATA[7]_19 [7]),
        .Q(filter_50_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_51_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_20 [0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_51_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_20 [1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_51_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_20 [2]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_51_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_20 [3]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_51_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_20 [4]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_51_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_20 [5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_51_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_20 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_51_V[7]_i_1 
       (.I0(\int_filter_50_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_37 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_51_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_51_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_20 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_37 ),
        .D(\s_axi_AXILiteS_WDATA[7]_20 [0]),
        .Q(filter_51_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_37 ),
        .D(\s_axi_AXILiteS_WDATA[7]_20 [1]),
        .Q(filter_51_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_37 ),
        .D(\s_axi_AXILiteS_WDATA[7]_20 [2]),
        .Q(filter_51_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_37 ),
        .D(\s_axi_AXILiteS_WDATA[7]_20 [3]),
        .Q(filter_51_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_37 ),
        .D(\s_axi_AXILiteS_WDATA[7]_20 [4]),
        .Q(filter_51_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_37 ),
        .D(\s_axi_AXILiteS_WDATA[7]_20 [5]),
        .Q(filter_51_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_37 ),
        .D(\s_axi_AXILiteS_WDATA[7]_20 [6]),
        .Q(filter_51_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_51_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_37 ),
        .D(\s_axi_AXILiteS_WDATA[7]_20 [7]),
        .Q(filter_51_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_52_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_21 [0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_52_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_21 [1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_52_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_21 [2]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_52_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_21 [3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_52_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_21 [4]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_52_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_21 [5]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_52_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_21 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_52_V[7]_i_1 
       (.I0(\int_filter_50_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_52_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_52_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_21 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_12 ),
        .D(\s_axi_AXILiteS_WDATA[7]_21 [0]),
        .Q(filter_52_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_12 ),
        .D(\s_axi_AXILiteS_WDATA[7]_21 [1]),
        .Q(filter_52_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_12 ),
        .D(\s_axi_AXILiteS_WDATA[7]_21 [2]),
        .Q(filter_52_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_12 ),
        .D(\s_axi_AXILiteS_WDATA[7]_21 [3]),
        .Q(filter_52_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_12 ),
        .D(\s_axi_AXILiteS_WDATA[7]_21 [4]),
        .Q(filter_52_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_12 ),
        .D(\s_axi_AXILiteS_WDATA[7]_21 [5]),
        .Q(filter_52_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_12 ),
        .D(\s_axi_AXILiteS_WDATA[7]_21 [6]),
        .Q(filter_52_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_52_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_12 ),
        .D(\s_axi_AXILiteS_WDATA[7]_21 [7]),
        .Q(filter_52_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_53_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_22 [0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_53_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_22 [1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_53_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_22 [2]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_53_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_22 [3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_53_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_22 [4]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_53_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_22 [5]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_53_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_22 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_53_V[7]_i_1 
       (.I0(\int_filter_50_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_38 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_53_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_53_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_22 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_38 ),
        .D(\s_axi_AXILiteS_WDATA[7]_22 [0]),
        .Q(filter_53_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_38 ),
        .D(\s_axi_AXILiteS_WDATA[7]_22 [1]),
        .Q(filter_53_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_38 ),
        .D(\s_axi_AXILiteS_WDATA[7]_22 [2]),
        .Q(filter_53_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_38 ),
        .D(\s_axi_AXILiteS_WDATA[7]_22 [3]),
        .Q(filter_53_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_38 ),
        .D(\s_axi_AXILiteS_WDATA[7]_22 [4]),
        .Q(filter_53_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_38 ),
        .D(\s_axi_AXILiteS_WDATA[7]_22 [5]),
        .Q(filter_53_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_38 ),
        .D(\s_axi_AXILiteS_WDATA[7]_22 [6]),
        .Q(filter_53_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_53_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_38 ),
        .D(\s_axi_AXILiteS_WDATA[7]_22 [7]),
        .Q(filter_53_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_54_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_23 [0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_54_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_23 [1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_54_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_23 [2]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_54_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_23 [3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_54_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_23 [4]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_54_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_23 [5]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_54_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_23 [6]));
  LUT4 #(
    .INIT(16'h0004)) 
    \int_filter_54_V[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_filter_54_V[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_54_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_54_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_23 [7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \int_filter_54_V[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[8] ),
        .I2(\int_filter_62_V[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[9] ),
        .I4(\waddr_reg_n_0_[6] ),
        .O(\int_filter_54_V[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_AXILiteS_WDATA[7]_23 [0]),
        .Q(filter_54_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_AXILiteS_WDATA[7]_23 [1]),
        .Q(filter_54_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_AXILiteS_WDATA[7]_23 [2]),
        .Q(filter_54_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_AXILiteS_WDATA[7]_23 [3]),
        .Q(filter_54_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_AXILiteS_WDATA[7]_23 [4]),
        .Q(filter_54_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_AXILiteS_WDATA[7]_23 [5]),
        .Q(filter_54_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_AXILiteS_WDATA[7]_23 [6]),
        .Q(filter_54_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_54_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_1 ),
        .D(\s_axi_AXILiteS_WDATA[7]_23 [7]),
        .Q(filter_54_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_55_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_24 [0]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_55_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_24 [1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_55_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_24 [2]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_55_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_24 [3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_55_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_24 [4]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_55_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_24 [5]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_55_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_24 [6]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_filter_55_V[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_filter_54_V[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_55_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_55_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_24 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_AXILiteS_WDATA[7]_24 [0]),
        .Q(filter_55_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_AXILiteS_WDATA[7]_24 [1]),
        .Q(filter_55_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_AXILiteS_WDATA[7]_24 [2]),
        .Q(filter_55_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_AXILiteS_WDATA[7]_24 [3]),
        .Q(filter_55_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_AXILiteS_WDATA[7]_24 [4]),
        .Q(filter_55_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_AXILiteS_WDATA[7]_24 [5]),
        .Q(filter_55_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_AXILiteS_WDATA[7]_24 [6]),
        .Q(filter_55_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_55_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_2 ),
        .D(\s_axi_AXILiteS_WDATA[7]_24 [7]),
        .Q(filter_55_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_56_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_25 [0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_56_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_25 [1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_56_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_25 [2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_56_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_25 [3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_56_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_25 [4]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_56_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_25 [5]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_56_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_25 [6]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_filter_56_V[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_filter_54_V[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[5]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_56_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_56_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_25 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_AXILiteS_WDATA[7]_25 [0]),
        .Q(filter_56_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_AXILiteS_WDATA[7]_25 [1]),
        .Q(filter_56_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_AXILiteS_WDATA[7]_25 [2]),
        .Q(filter_56_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_AXILiteS_WDATA[7]_25 [3]),
        .Q(filter_56_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_AXILiteS_WDATA[7]_25 [4]),
        .Q(filter_56_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_AXILiteS_WDATA[7]_25 [5]),
        .Q(filter_56_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_AXILiteS_WDATA[7]_25 [6]),
        .Q(filter_56_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_56_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_3 ),
        .D(\s_axi_AXILiteS_WDATA[7]_25 [7]),
        .Q(filter_56_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_57_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_26 [0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_57_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_26 [1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_57_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_26 [2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_57_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_26 [3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_57_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_26 [4]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_57_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_26 [5]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_57_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_26 [6]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_filter_57_V[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_filter_54_V[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[5]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_57_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_57_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_26 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_4 ),
        .D(\s_axi_AXILiteS_WDATA[7]_26 [0]),
        .Q(filter_57_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_4 ),
        .D(\s_axi_AXILiteS_WDATA[7]_26 [1]),
        .Q(filter_57_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_4 ),
        .D(\s_axi_AXILiteS_WDATA[7]_26 [2]),
        .Q(filter_57_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_4 ),
        .D(\s_axi_AXILiteS_WDATA[7]_26 [3]),
        .Q(filter_57_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_4 ),
        .D(\s_axi_AXILiteS_WDATA[7]_26 [4]),
        .Q(filter_57_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_4 ),
        .D(\s_axi_AXILiteS_WDATA[7]_26 [5]),
        .Q(filter_57_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_4 ),
        .D(\s_axi_AXILiteS_WDATA[7]_26 [6]),
        .Q(filter_57_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_57_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_4 ),
        .D(\s_axi_AXILiteS_WDATA[7]_26 [7]),
        .Q(filter_57_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_58_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_27 [0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_58_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_27 [1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_58_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_27 [2]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_58_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_27 [3]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_58_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_27 [4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_58_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_27 [5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_58_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_27 [6]));
  LUT4 #(
    .INIT(16'h0200)) 
    \int_filter_58_V[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_filter_54_V[7]_i_3_n_0 ),
        .O(\waddr_reg[5]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_58_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_58_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_27 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_5 ),
        .D(\s_axi_AXILiteS_WDATA[7]_27 [0]),
        .Q(filter_58_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_5 ),
        .D(\s_axi_AXILiteS_WDATA[7]_27 [1]),
        .Q(filter_58_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_5 ),
        .D(\s_axi_AXILiteS_WDATA[7]_27 [2]),
        .Q(filter_58_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_5 ),
        .D(\s_axi_AXILiteS_WDATA[7]_27 [3]),
        .Q(filter_58_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_5 ),
        .D(\s_axi_AXILiteS_WDATA[7]_27 [4]),
        .Q(filter_58_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_5 ),
        .D(\s_axi_AXILiteS_WDATA[7]_27 [5]),
        .Q(filter_58_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_5 ),
        .D(\s_axi_AXILiteS_WDATA[7]_27 [6]),
        .Q(filter_58_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_58_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_5 ),
        .D(\s_axi_AXILiteS_WDATA[7]_27 [7]),
        .Q(filter_58_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_59_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_28 [0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_59_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_28 [1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_59_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_28 [2]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_59_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_28 [3]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_59_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_28 [4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_59_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_28 [5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_59_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_28 [6]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_filter_59_V[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_filter_54_V[7]_i_3_n_0 ),
        .O(\waddr_reg[5]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_59_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_59_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_28 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_6 ),
        .D(\s_axi_AXILiteS_WDATA[7]_28 [0]),
        .Q(filter_59_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_6 ),
        .D(\s_axi_AXILiteS_WDATA[7]_28 [1]),
        .Q(filter_59_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_6 ),
        .D(\s_axi_AXILiteS_WDATA[7]_28 [2]),
        .Q(filter_59_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_6 ),
        .D(\s_axi_AXILiteS_WDATA[7]_28 [3]),
        .Q(filter_59_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_6 ),
        .D(\s_axi_AXILiteS_WDATA[7]_28 [4]),
        .Q(filter_59_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_6 ),
        .D(\s_axi_AXILiteS_WDATA[7]_28 [5]),
        .Q(filter_59_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_6 ),
        .D(\s_axi_AXILiteS_WDATA[7]_28 [6]),
        .Q(filter_59_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_59_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_6 ),
        .D(\s_axi_AXILiteS_WDATA[7]_28 [7]),
        .Q(filter_59_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_5_V[0]),
        .O(\int_filter_5_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_5_V[1]),
        .O(\int_filter_5_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_5_V[2]),
        .O(\int_filter_5_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_5_V[3]),
        .O(\int_filter_5_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_5_V[4]),
        .O(\int_filter_5_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_5_V[5]),
        .O(\int_filter_5_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_5_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_5_V[6]),
        .O(\int_filter_5_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_5_V[7]_i_1 
       (.I0(\int_filter_2_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_5_V[7]_i_2 
       (.I0(filter_5_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_5_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\int_filter_5_V_reg[7]_0 [0]),
        .Q(filter_5_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\int_filter_5_V_reg[7]_0 [1]),
        .Q(filter_5_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\int_filter_5_V_reg[7]_0 [2]),
        .Q(filter_5_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\int_filter_5_V_reg[7]_0 [3]),
        .Q(filter_5_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\int_filter_5_V_reg[7]_0 [4]),
        .Q(filter_5_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\int_filter_5_V_reg[7]_0 [5]),
        .Q(filter_5_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\int_filter_5_V_reg[7]_0 [6]),
        .Q(filter_5_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_5_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_2 ),
        .D(\int_filter_5_V_reg[7]_0 [7]),
        .Q(filter_5_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_60_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_29 [0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_60_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_29 [1]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_60_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_29 [2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_60_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_29 [3]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_60_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_29 [4]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_60_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_29 [5]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_60_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_29 [6]));
  LUT4 #(
    .INIT(16'h0800)) 
    \int_filter_60_V[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_filter_54_V[7]_i_3_n_0 ),
        .O(\waddr_reg[5]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_60_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_60_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_29 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_7 ),
        .D(\s_axi_AXILiteS_WDATA[7]_29 [0]),
        .Q(filter_60_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_7 ),
        .D(\s_axi_AXILiteS_WDATA[7]_29 [1]),
        .Q(filter_60_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_7 ),
        .D(\s_axi_AXILiteS_WDATA[7]_29 [2]),
        .Q(filter_60_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_7 ),
        .D(\s_axi_AXILiteS_WDATA[7]_29 [3]),
        .Q(filter_60_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_7 ),
        .D(\s_axi_AXILiteS_WDATA[7]_29 [4]),
        .Q(filter_60_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_7 ),
        .D(\s_axi_AXILiteS_WDATA[7]_29 [5]),
        .Q(filter_60_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_7 ),
        .D(\s_axi_AXILiteS_WDATA[7]_29 [6]),
        .Q(filter_60_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_60_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_7 ),
        .D(\s_axi_AXILiteS_WDATA[7]_29 [7]),
        .Q(filter_60_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_61_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_30 [0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_61_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_30 [1]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_61_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_30 [2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_61_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_30 [3]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_61_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_30 [4]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_61_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_30 [5]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_61_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_30 [6]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_filter_61_V[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\int_filter_54_V[7]_i_3_n_0 ),
        .O(\waddr_reg[5]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_61_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_61_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_30 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_8 ),
        .D(\s_axi_AXILiteS_WDATA[7]_30 [0]),
        .Q(filter_61_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_8 ),
        .D(\s_axi_AXILiteS_WDATA[7]_30 [1]),
        .Q(filter_61_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_8 ),
        .D(\s_axi_AXILiteS_WDATA[7]_30 [2]),
        .Q(filter_61_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_8 ),
        .D(\s_axi_AXILiteS_WDATA[7]_30 [3]),
        .Q(filter_61_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_8 ),
        .D(\s_axi_AXILiteS_WDATA[7]_30 [4]),
        .Q(filter_61_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_8 ),
        .D(\s_axi_AXILiteS_WDATA[7]_30 [5]),
        .Q(filter_61_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_8 ),
        .D(\s_axi_AXILiteS_WDATA[7]_30 [6]),
        .Q(filter_61_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_61_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[5]_8 ),
        .D(\s_axi_AXILiteS_WDATA[7]_30 [7]),
        .Q(filter_61_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_62_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_31 [0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_62_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_31 [1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_62_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_31 [2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_62_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_31 [3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_62_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_31 [4]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_62_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_31 [5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_62_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_31 [6]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \int_filter_62_V[7]_i_1 
       (.I0(\waddr_reg_n_0_[8] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\int_filter_62_V[7]_i_3_n_0 ),
        .I4(\int_filter_62_V[7]_i_4_n_0 ),
        .I5(\int_filter_62_V[7]_i_5_n_0 ),
        .O(\waddr_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_62_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_62_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_31 [7]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \int_filter_62_V[7]_i_3 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .O(\int_filter_62_V[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \int_filter_62_V[7]_i_4 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[7] ),
        .O(\int_filter_62_V[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \int_filter_62_V[7]_i_5 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[1] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_AXILiteS_WVALID),
        .O(\int_filter_62_V[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_0 ),
        .D(\s_axi_AXILiteS_WDATA[7]_31 [0]),
        .Q(filter_62_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_0 ),
        .D(\s_axi_AXILiteS_WDATA[7]_31 [1]),
        .Q(filter_62_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_0 ),
        .D(\s_axi_AXILiteS_WDATA[7]_31 [2]),
        .Q(filter_62_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_0 ),
        .D(\s_axi_AXILiteS_WDATA[7]_31 [3]),
        .Q(filter_62_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_0 ),
        .D(\s_axi_AXILiteS_WDATA[7]_31 [4]),
        .Q(filter_62_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_0 ),
        .D(\s_axi_AXILiteS_WDATA[7]_31 [5]),
        .Q(filter_62_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_0 ),
        .D(\s_axi_AXILiteS_WDATA[7]_31 [6]),
        .Q(filter_62_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_62_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_0 ),
        .D(\s_axi_AXILiteS_WDATA[7]_31 [7]),
        .Q(filter_62_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_63_V[0]),
        .O(\s_axi_AXILiteS_WDATA[7]_32 [0]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_63_V[1]),
        .O(\s_axi_AXILiteS_WDATA[7]_32 [1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_63_V[2]),
        .O(\s_axi_AXILiteS_WDATA[7]_32 [2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_63_V[3]),
        .O(\s_axi_AXILiteS_WDATA[7]_32 [3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_63_V[4]),
        .O(\s_axi_AXILiteS_WDATA[7]_32 [4]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_63_V[5]),
        .O(\s_axi_AXILiteS_WDATA[7]_32 [5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_63_V[6]),
        .O(\s_axi_AXILiteS_WDATA[7]_32 [6]));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \int_filter_63_V[7]_i_1 
       (.I0(\waddr_reg_n_0_[8] ),
        .I1(\waddr_reg_n_0_[9] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\int_filter_62_V[7]_i_4_n_0 ),
        .I4(\int_filter_63_V[7]_i_3_n_0 ),
        .I5(\int_filter_62_V[7]_i_5_n_0 ),
        .O(\waddr_reg[8]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_63_V[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_63_V[7]),
        .O(\s_axi_AXILiteS_WDATA[7]_32 [7]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \int_filter_63_V[7]_i_3 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .O(\int_filter_63_V[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_1 ),
        .D(\s_axi_AXILiteS_WDATA[7]_32 [0]),
        .Q(filter_63_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_1 ),
        .D(\s_axi_AXILiteS_WDATA[7]_32 [1]),
        .Q(filter_63_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_1 ),
        .D(\s_axi_AXILiteS_WDATA[7]_32 [2]),
        .Q(filter_63_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_1 ),
        .D(\s_axi_AXILiteS_WDATA[7]_32 [3]),
        .Q(filter_63_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_1 ),
        .D(\s_axi_AXILiteS_WDATA[7]_32 [4]),
        .Q(filter_63_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_1 ),
        .D(\s_axi_AXILiteS_WDATA[7]_32 [5]),
        .Q(filter_63_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_1 ),
        .D(\s_axi_AXILiteS_WDATA[7]_32 [6]),
        .Q(filter_63_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_63_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[8]_1 ),
        .D(\s_axi_AXILiteS_WDATA[7]_32 [7]),
        .Q(filter_63_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_6_V[0]),
        .O(\int_filter_6_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_6_V[1]),
        .O(\int_filter_6_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_6_V[2]),
        .O(\int_filter_6_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_6_V[3]),
        .O(\int_filter_6_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_6_V[4]),
        .O(\int_filter_6_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_6_V[5]),
        .O(\int_filter_6_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_6_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_6_V[6]),
        .O(\int_filter_6_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_filter_6_V[7]_i_1 
       (.I0(\int_filter_6_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_6_V[7]_i_2 
       (.I0(filter_6_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_6_V_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \int_filter_6_V[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_filter_62_V[7]_i_5_n_0 ),
        .I3(\waddr_reg_n_0_[9] ),
        .I4(\waddr_reg_n_0_[8] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_filter_6_V[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\int_filter_6_V_reg[7]_0 [0]),
        .Q(filter_6_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\int_filter_6_V_reg[7]_0 [1]),
        .Q(filter_6_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\int_filter_6_V_reg[7]_0 [2]),
        .Q(filter_6_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\int_filter_6_V_reg[7]_0 [3]),
        .Q(filter_6_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\int_filter_6_V_reg[7]_0 [4]),
        .Q(filter_6_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\int_filter_6_V_reg[7]_0 [5]),
        .Q(filter_6_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\int_filter_6_V_reg[7]_0 [6]),
        .Q(filter_6_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_6_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_3 ),
        .D(\int_filter_6_V_reg[7]_0 [7]),
        .Q(filter_6_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_7_V[0]),
        .O(\int_filter_7_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_7_V[1]),
        .O(\int_filter_7_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_7_V[2]),
        .O(\int_filter_7_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_7_V[3]),
        .O(\int_filter_7_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_7_V[4]),
        .O(\int_filter_7_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_7_V[5]),
        .O(\int_filter_7_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_7_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_7_V[6]),
        .O(\int_filter_7_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_7_V[7]_i_1 
       (.I0(\int_filter_6_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_7_V[7]_i_2 
       (.I0(filter_7_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_7_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\int_filter_7_V_reg[7]_0 [0]),
        .Q(filter_7_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\int_filter_7_V_reg[7]_0 [1]),
        .Q(filter_7_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\int_filter_7_V_reg[7]_0 [2]),
        .Q(filter_7_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\int_filter_7_V_reg[7]_0 [3]),
        .Q(filter_7_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\int_filter_7_V_reg[7]_0 [4]),
        .Q(filter_7_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\int_filter_7_V_reg[7]_0 [5]),
        .Q(filter_7_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\int_filter_7_V_reg[7]_0 [6]),
        .Q(filter_7_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_7_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_4 ),
        .D(\int_filter_7_V_reg[7]_0 [7]),
        .Q(filter_7_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_8_V[0]),
        .O(\int_filter_8_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_8_V[1]),
        .O(\int_filter_8_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_8_V[2]),
        .O(\int_filter_8_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_8_V[3]),
        .O(\int_filter_8_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_8_V[4]),
        .O(\int_filter_8_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_8_V[5]),
        .O(\int_filter_8_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_8_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_8_V[6]),
        .O(\int_filter_8_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h20)) 
    \int_filter_8_V[7]_i_1 
       (.I0(\int_filter_6_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\waddr_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_8_V[7]_i_2 
       (.I0(filter_8_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_8_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_1 ),
        .D(\int_filter_8_V_reg[7]_0 [0]),
        .Q(filter_8_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_1 ),
        .D(\int_filter_8_V_reg[7]_0 [1]),
        .Q(filter_8_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_1 ),
        .D(\int_filter_8_V_reg[7]_0 [2]),
        .Q(filter_8_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_1 ),
        .D(\int_filter_8_V_reg[7]_0 [3]),
        .Q(filter_8_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_1 ),
        .D(\int_filter_8_V_reg[7]_0 [4]),
        .Q(filter_8_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_1 ),
        .D(\int_filter_8_V_reg[7]_0 [5]),
        .Q(filter_8_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_1 ),
        .D(\int_filter_8_V_reg[7]_0 [6]),
        .Q(filter_8_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_8_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[3]_1 ),
        .D(\int_filter_8_V_reg[7]_0 [7]),
        .Q(filter_8_V[7]),
        .R(RSTA));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9_V[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_9_V[0]),
        .O(\int_filter_9_V_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9_V[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_9_V[1]),
        .O(\int_filter_9_V_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9_V[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_9_V[2]),
        .O(\int_filter_9_V_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9_V[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_9_V[3]),
        .O(\int_filter_9_V_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9_V[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_9_V[4]),
        .O(\int_filter_9_V_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9_V[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_9_V[5]),
        .O(\int_filter_9_V_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_filter_9_V[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB),
        .I2(filter_9_V[6]),
        .O(\int_filter_9_V_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_filter_9_V[7]_i_1 
       (.I0(\int_filter_6_V[7]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .O(\waddr_reg[4]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \int_filter_9_V[7]_i_2 
       (.I0(filter_9_V[7]),
        .I1(s_axi_AXILiteS_WDATA[7]),
        .I2(s_axi_AXILiteS_WSTRB),
        .O(\int_filter_9_V_reg[7]_0 [7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_V_reg[0] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\int_filter_9_V_reg[7]_0 [0]),
        .Q(filter_9_V[0]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_V_reg[1] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\int_filter_9_V_reg[7]_0 [1]),
        .Q(filter_9_V[1]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_V_reg[2] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\int_filter_9_V_reg[7]_0 [2]),
        .Q(filter_9_V[2]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_V_reg[3] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\int_filter_9_V_reg[7]_0 [3]),
        .Q(filter_9_V[3]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_V_reg[4] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\int_filter_9_V_reg[7]_0 [4]),
        .Q(filter_9_V[4]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_V_reg[5] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\int_filter_9_V_reg[7]_0 [5]),
        .Q(filter_9_V[5]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_V_reg[6] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\int_filter_9_V_reg[7]_0 [6]),
        .Q(filter_9_V[6]),
        .R(RSTA));
  FDRE #(
    .INIT(1'b0)) 
    \int_filter_9_V_reg[7] 
       (.C(ap_clk),
        .CE(\waddr_reg[4]_5 ),
        .D(\int_filter_9_V_reg[7]_0 [7]),
        .Q(filter_9_V[7]),
        .R(RSTA));
  LUT1 #(
    .INIT(2'h1)) 
    \odata[13]_i_1 
       (.I0(ap_rst_n),
        .O(RSTA));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[0]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(\rdata[0]_i_2_n_0 ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\rdata[0]_i_3_n_0 ),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_18 
       (.I0(filter_49_V[0]),
        .I1(filter_17_V[0]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_33_V[0]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_1_V[0]),
        .O(\rdata[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_19 
       (.I0(filter_57_V[0]),
        .I1(filter_25_V[0]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_41_V[0]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_9_V[0]),
        .O(\rdata[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_2 
       (.I0(\rdata_reg[0]_i_4_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\rdata[0]_i_5_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[9]),
        .I4(\rdata_reg[0]_i_6_n_0 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_20 
       (.I0(filter_53_V[0]),
        .I1(filter_21_V[0]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_37_V[0]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_5_V[0]),
        .O(\rdata[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_21 
       (.I0(filter_61_V[0]),
        .I1(filter_29_V[0]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_45_V[0]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_13_V[0]),
        .O(\rdata[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[0]_i_22 
       (.I0(filter_47_V[0]),
        .I1(filter_15_V[0]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_31_V[0]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .O(\rdata[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_23 
       (.I0(filter_55_V[0]),
        .I1(filter_23_V[0]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_39_V[0]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_7_V[0]),
        .O(\rdata[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_24 
       (.I0(filter_51_V[0]),
        .I1(filter_19_V[0]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_35_V[0]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_3_V[0]),
        .O(\rdata[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_25 
       (.I0(filter_59_V[0]),
        .I1(filter_27_V[0]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_43_V[0]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_11_V[0]),
        .O(\rdata[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_26 
       (.I0(filter_48_V[0]),
        .I1(filter_16_V[0]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_32_V[0]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_0_V[0]),
        .O(\rdata[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_27 
       (.I0(filter_56_V[0]),
        .I1(filter_24_V[0]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_40_V[0]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_8_V[0]),
        .O(\rdata[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_28 
       (.I0(filter_52_V[0]),
        .I1(filter_20_V[0]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_36_V[0]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_4_V[0]),
        .O(\rdata[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_29 
       (.I0(filter_60_V[0]),
        .I1(filter_28_V[0]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_44_V[0]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_12_V[0]),
        .O(\rdata[0]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_3 
       (.I0(\rdata_reg[0]_i_7_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\rdata[0]_i_8_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[9]),
        .I4(\rdata_reg[0]_i_9_n_0 ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[0]_i_30 
       (.I0(filter_46_V[0]),
        .I1(filter_14_V[0]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_30_V[0]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .O(\rdata[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_31 
       (.I0(filter_54_V[0]),
        .I1(filter_22_V[0]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_38_V[0]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_6_V[0]),
        .O(\rdata[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_32 
       (.I0(filter_50_V[0]),
        .I1(filter_18_V[0]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_34_V[0]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_2_V[0]),
        .O(\rdata[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_33 
       (.I0(filter_58_V[0]),
        .I1(filter_26_V[0]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_42_V[0]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_10_V[0]),
        .O(\rdata[0]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[0]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[8]),
        .I2(filter_63_V[0]),
        .I3(s_axi_AXILiteS_ARADDR[7]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[0]_i_8 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[8]),
        .I2(filter_62_V[0]),
        .I3(s_axi_AXILiteS_ARADDR[7]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[1]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(\rdata[1]_i_2_n_0 ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\rdata[1]_i_3_n_0 ),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_18 
       (.I0(filter_49_V[1]),
        .I1(filter_17_V[1]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_33_V[1]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_1_V[1]),
        .O(\rdata[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_19 
       (.I0(filter_57_V[1]),
        .I1(filter_25_V[1]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_41_V[1]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_9_V[1]),
        .O(\rdata[1]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_2 
       (.I0(\rdata_reg[1]_i_4_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\rdata[1]_i_5_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[9]),
        .I4(\rdata_reg[1]_i_6_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_20 
       (.I0(filter_53_V[1]),
        .I1(filter_21_V[1]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_37_V[1]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_5_V[1]),
        .O(\rdata[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_21 
       (.I0(filter_61_V[1]),
        .I1(filter_29_V[1]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_45_V[1]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_13_V[1]),
        .O(\rdata[1]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[1]_i_22 
       (.I0(filter_47_V[1]),
        .I1(filter_15_V[1]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_31_V[1]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .O(\rdata[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_23 
       (.I0(filter_55_V[1]),
        .I1(filter_23_V[1]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_39_V[1]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_7_V[1]),
        .O(\rdata[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_24 
       (.I0(filter_51_V[1]),
        .I1(filter_19_V[1]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_35_V[1]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_3_V[1]),
        .O(\rdata[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_25 
       (.I0(filter_59_V[1]),
        .I1(filter_27_V[1]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_43_V[1]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_11_V[1]),
        .O(\rdata[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_26 
       (.I0(filter_48_V[1]),
        .I1(filter_16_V[1]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_32_V[1]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_0_V[1]),
        .O(\rdata[1]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_27 
       (.I0(filter_56_V[1]),
        .I1(filter_24_V[1]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_40_V[1]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_8_V[1]),
        .O(\rdata[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_28 
       (.I0(filter_52_V[1]),
        .I1(filter_20_V[1]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_36_V[1]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_4_V[1]),
        .O(\rdata[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_29 
       (.I0(filter_60_V[1]),
        .I1(filter_28_V[1]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_44_V[1]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_12_V[1]),
        .O(\rdata[1]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_3 
       (.I0(\rdata_reg[1]_i_7_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\rdata[1]_i_8_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[9]),
        .I4(\rdata_reg[1]_i_9_n_0 ),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[1]_i_30 
       (.I0(filter_46_V[1]),
        .I1(filter_14_V[1]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_30_V[1]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .O(\rdata[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_31 
       (.I0(filter_54_V[1]),
        .I1(filter_22_V[1]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_38_V[1]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_6_V[1]),
        .O(\rdata[1]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_32 
       (.I0(filter_50_V[1]),
        .I1(filter_18_V[1]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_34_V[1]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_2_V[1]),
        .O(\rdata[1]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_33 
       (.I0(filter_58_V[1]),
        .I1(filter_26_V[1]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_42_V[1]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_10_V[1]),
        .O(\rdata[1]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[1]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[8]),
        .I2(filter_63_V[1]),
        .I3(s_axi_AXILiteS_ARADDR[7]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[1]_i_8 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[8]),
        .I2(filter_62_V[1]),
        .I3(s_axi_AXILiteS_ARADDR[7]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[2]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(\rdata[2]_i_2_n_0 ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\rdata[2]_i_3_n_0 ),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_18 
       (.I0(filter_49_V[2]),
        .I1(filter_17_V[2]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_33_V[2]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_1_V[2]),
        .O(\rdata[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_19 
       (.I0(filter_57_V[2]),
        .I1(filter_25_V[2]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_41_V[2]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_9_V[2]),
        .O(\rdata[2]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_2 
       (.I0(\rdata_reg[2]_i_4_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\rdata[2]_i_5_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[9]),
        .I4(\rdata_reg[2]_i_6_n_0 ),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_20 
       (.I0(filter_53_V[2]),
        .I1(filter_21_V[2]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_37_V[2]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_5_V[2]),
        .O(\rdata[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_21 
       (.I0(filter_61_V[2]),
        .I1(filter_29_V[2]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_45_V[2]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_13_V[2]),
        .O(\rdata[2]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[2]_i_22 
       (.I0(filter_47_V[2]),
        .I1(filter_15_V[2]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_31_V[2]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .O(\rdata[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_23 
       (.I0(filter_55_V[2]),
        .I1(filter_23_V[2]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_39_V[2]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_7_V[2]),
        .O(\rdata[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_24 
       (.I0(filter_51_V[2]),
        .I1(filter_19_V[2]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_35_V[2]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_3_V[2]),
        .O(\rdata[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_25 
       (.I0(filter_59_V[2]),
        .I1(filter_27_V[2]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_43_V[2]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_11_V[2]),
        .O(\rdata[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_26 
       (.I0(filter_48_V[2]),
        .I1(filter_16_V[2]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_32_V[2]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_0_V[2]),
        .O(\rdata[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_27 
       (.I0(filter_56_V[2]),
        .I1(filter_24_V[2]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_40_V[2]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_8_V[2]),
        .O(\rdata[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_28 
       (.I0(filter_52_V[2]),
        .I1(filter_20_V[2]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_36_V[2]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_4_V[2]),
        .O(\rdata[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_29 
       (.I0(filter_60_V[2]),
        .I1(filter_28_V[2]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_44_V[2]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_12_V[2]),
        .O(\rdata[2]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_3 
       (.I0(\rdata_reg[2]_i_7_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\rdata[2]_i_8_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[9]),
        .I4(\rdata_reg[2]_i_9_n_0 ),
        .O(\rdata[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[2]_i_30 
       (.I0(filter_46_V[2]),
        .I1(filter_14_V[2]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_30_V[2]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .O(\rdata[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_31 
       (.I0(filter_54_V[2]),
        .I1(filter_22_V[2]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_38_V[2]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_6_V[2]),
        .O(\rdata[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_32 
       (.I0(filter_50_V[2]),
        .I1(filter_18_V[2]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_34_V[2]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_2_V[2]),
        .O(\rdata[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_33 
       (.I0(filter_58_V[2]),
        .I1(filter_26_V[2]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_42_V[2]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_10_V[2]),
        .O(\rdata[2]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[2]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[8]),
        .I2(filter_63_V[2]),
        .I3(s_axi_AXILiteS_ARADDR[7]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[2]_i_8 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[8]),
        .I2(filter_62_V[2]),
        .I3(s_axi_AXILiteS_ARADDR[7]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[3]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(\rdata[3]_i_2_n_0 ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\rdata[3]_i_3_n_0 ),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_18 
       (.I0(filter_49_V[3]),
        .I1(filter_17_V[3]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_33_V[3]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_1_V[3]),
        .O(\rdata[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_19 
       (.I0(filter_57_V[3]),
        .I1(filter_25_V[3]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_41_V[3]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_9_V[3]),
        .O(\rdata[3]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_2 
       (.I0(\rdata_reg[3]_i_4_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\rdata[3]_i_5_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[9]),
        .I4(\rdata_reg[3]_i_6_n_0 ),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_20 
       (.I0(filter_53_V[3]),
        .I1(filter_21_V[3]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_37_V[3]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_5_V[3]),
        .O(\rdata[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_21 
       (.I0(filter_61_V[3]),
        .I1(filter_29_V[3]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_45_V[3]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_13_V[3]),
        .O(\rdata[3]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[3]_i_22 
       (.I0(filter_47_V[3]),
        .I1(filter_15_V[3]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_31_V[3]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .O(\rdata[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_23 
       (.I0(filter_55_V[3]),
        .I1(filter_23_V[3]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_39_V[3]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_7_V[3]),
        .O(\rdata[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_24 
       (.I0(filter_51_V[3]),
        .I1(filter_19_V[3]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_35_V[3]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_3_V[3]),
        .O(\rdata[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_25 
       (.I0(filter_59_V[3]),
        .I1(filter_27_V[3]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_43_V[3]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_11_V[3]),
        .O(\rdata[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_26 
       (.I0(filter_48_V[3]),
        .I1(filter_16_V[3]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_32_V[3]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_0_V[3]),
        .O(\rdata[3]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_27 
       (.I0(filter_56_V[3]),
        .I1(filter_24_V[3]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_40_V[3]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_8_V[3]),
        .O(\rdata[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_28 
       (.I0(filter_52_V[3]),
        .I1(filter_20_V[3]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_36_V[3]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_4_V[3]),
        .O(\rdata[3]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_29 
       (.I0(filter_60_V[3]),
        .I1(filter_28_V[3]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_44_V[3]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_12_V[3]),
        .O(\rdata[3]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_3 
       (.I0(\rdata_reg[3]_i_7_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\rdata[3]_i_8_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[9]),
        .I4(\rdata_reg[3]_i_9_n_0 ),
        .O(\rdata[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[3]_i_30 
       (.I0(filter_46_V[3]),
        .I1(filter_14_V[3]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_30_V[3]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .O(\rdata[3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_31 
       (.I0(filter_54_V[3]),
        .I1(filter_22_V[3]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_38_V[3]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_6_V[3]),
        .O(\rdata[3]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_32 
       (.I0(filter_50_V[3]),
        .I1(filter_18_V[3]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_34_V[3]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_2_V[3]),
        .O(\rdata[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_33 
       (.I0(filter_58_V[3]),
        .I1(filter_26_V[3]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_42_V[3]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_10_V[3]),
        .O(\rdata[3]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[3]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[8]),
        .I2(filter_63_V[3]),
        .I3(s_axi_AXILiteS_ARADDR[7]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[3]_i_8 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[8]),
        .I2(filter_62_V[3]),
        .I3(s_axi_AXILiteS_ARADDR[7]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[4]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(\rdata[4]_i_2_n_0 ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\rdata[4]_i_3_n_0 ),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_18 
       (.I0(filter_49_V[4]),
        .I1(filter_17_V[4]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_33_V[4]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_1_V[4]),
        .O(\rdata[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_19 
       (.I0(filter_57_V[4]),
        .I1(filter_25_V[4]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_41_V[4]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_9_V[4]),
        .O(\rdata[4]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_2 
       (.I0(\rdata_reg[4]_i_4_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\rdata[4]_i_5_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[9]),
        .I4(\rdata_reg[4]_i_6_n_0 ),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_20 
       (.I0(filter_53_V[4]),
        .I1(filter_21_V[4]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_37_V[4]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_5_V[4]),
        .O(\rdata[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_21 
       (.I0(filter_61_V[4]),
        .I1(filter_29_V[4]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_45_V[4]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_13_V[4]),
        .O(\rdata[4]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[4]_i_22 
       (.I0(filter_47_V[4]),
        .I1(filter_15_V[4]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_31_V[4]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .O(\rdata[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_23 
       (.I0(filter_55_V[4]),
        .I1(filter_23_V[4]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_39_V[4]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_7_V[4]),
        .O(\rdata[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_24 
       (.I0(filter_51_V[4]),
        .I1(filter_19_V[4]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_35_V[4]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_3_V[4]),
        .O(\rdata[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_25 
       (.I0(filter_59_V[4]),
        .I1(filter_27_V[4]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_43_V[4]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_11_V[4]),
        .O(\rdata[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_26 
       (.I0(filter_48_V[4]),
        .I1(filter_16_V[4]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_32_V[4]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_0_V[4]),
        .O(\rdata[4]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_27 
       (.I0(filter_56_V[4]),
        .I1(filter_24_V[4]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_40_V[4]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_8_V[4]),
        .O(\rdata[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_28 
       (.I0(filter_52_V[4]),
        .I1(filter_20_V[4]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_36_V[4]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_4_V[4]),
        .O(\rdata[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_29 
       (.I0(filter_60_V[4]),
        .I1(filter_28_V[4]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_44_V[4]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_12_V[4]),
        .O(\rdata[4]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_3 
       (.I0(\rdata_reg[4]_i_7_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\rdata[4]_i_8_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[9]),
        .I4(\rdata_reg[4]_i_9_n_0 ),
        .O(\rdata[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[4]_i_30 
       (.I0(filter_46_V[4]),
        .I1(filter_14_V[4]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_30_V[4]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .O(\rdata[4]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_31 
       (.I0(filter_54_V[4]),
        .I1(filter_22_V[4]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_38_V[4]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_6_V[4]),
        .O(\rdata[4]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_32 
       (.I0(filter_50_V[4]),
        .I1(filter_18_V[4]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_34_V[4]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_2_V[4]),
        .O(\rdata[4]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_33 
       (.I0(filter_58_V[4]),
        .I1(filter_26_V[4]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_42_V[4]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_10_V[4]),
        .O(\rdata[4]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[4]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[8]),
        .I2(filter_63_V[4]),
        .I3(s_axi_AXILiteS_ARADDR[7]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[4]_i_8 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[8]),
        .I2(filter_62_V[4]),
        .I3(s_axi_AXILiteS_ARADDR[7]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[5]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(\rdata[5]_i_2_n_0 ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\rdata[5]_i_3_n_0 ),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_18 
       (.I0(filter_49_V[5]),
        .I1(filter_17_V[5]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_33_V[5]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_1_V[5]),
        .O(\rdata[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_19 
       (.I0(filter_57_V[5]),
        .I1(filter_25_V[5]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_41_V[5]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_9_V[5]),
        .O(\rdata[5]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_2 
       (.I0(\rdata_reg[5]_i_4_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\rdata[5]_i_5_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[9]),
        .I4(\rdata_reg[5]_i_6_n_0 ),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_20 
       (.I0(filter_53_V[5]),
        .I1(filter_21_V[5]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_37_V[5]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_5_V[5]),
        .O(\rdata[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_21 
       (.I0(filter_61_V[5]),
        .I1(filter_29_V[5]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_45_V[5]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_13_V[5]),
        .O(\rdata[5]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[5]_i_22 
       (.I0(filter_47_V[5]),
        .I1(filter_15_V[5]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_31_V[5]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .O(\rdata[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_23 
       (.I0(filter_55_V[5]),
        .I1(filter_23_V[5]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_39_V[5]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_7_V[5]),
        .O(\rdata[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_24 
       (.I0(filter_51_V[5]),
        .I1(filter_19_V[5]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_35_V[5]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_3_V[5]),
        .O(\rdata[5]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_25 
       (.I0(filter_59_V[5]),
        .I1(filter_27_V[5]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_43_V[5]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_11_V[5]),
        .O(\rdata[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_26 
       (.I0(filter_48_V[5]),
        .I1(filter_16_V[5]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_32_V[5]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_0_V[5]),
        .O(\rdata[5]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_27 
       (.I0(filter_56_V[5]),
        .I1(filter_24_V[5]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_40_V[5]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_8_V[5]),
        .O(\rdata[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_28 
       (.I0(filter_52_V[5]),
        .I1(filter_20_V[5]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_36_V[5]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_4_V[5]),
        .O(\rdata[5]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_29 
       (.I0(filter_60_V[5]),
        .I1(filter_28_V[5]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_44_V[5]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_12_V[5]),
        .O(\rdata[5]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_3 
       (.I0(\rdata_reg[5]_i_7_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\rdata[5]_i_8_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[9]),
        .I4(\rdata_reg[5]_i_9_n_0 ),
        .O(\rdata[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[5]_i_30 
       (.I0(filter_46_V[5]),
        .I1(filter_14_V[5]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_30_V[5]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .O(\rdata[5]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_31 
       (.I0(filter_54_V[5]),
        .I1(filter_22_V[5]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_38_V[5]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_6_V[5]),
        .O(\rdata[5]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_32 
       (.I0(filter_50_V[5]),
        .I1(filter_18_V[5]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_34_V[5]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_2_V[5]),
        .O(\rdata[5]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_33 
       (.I0(filter_58_V[5]),
        .I1(filter_26_V[5]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_42_V[5]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_10_V[5]),
        .O(\rdata[5]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[5]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[8]),
        .I2(filter_63_V[5]),
        .I3(s_axi_AXILiteS_ARADDR[7]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[5]_i_8 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[8]),
        .I2(filter_62_V[5]),
        .I3(s_axi_AXILiteS_ARADDR[7]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[6]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(\rdata[6]_i_2_n_0 ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\rdata[6]_i_3_n_0 ),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_18 
       (.I0(filter_49_V[6]),
        .I1(filter_17_V[6]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_33_V[6]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_1_V[6]),
        .O(\rdata[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_19 
       (.I0(filter_57_V[6]),
        .I1(filter_25_V[6]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_41_V[6]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_9_V[6]),
        .O(\rdata[6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_2 
       (.I0(\rdata_reg[6]_i_4_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\rdata[6]_i_5_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[9]),
        .I4(\rdata_reg[6]_i_6_n_0 ),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_20 
       (.I0(filter_53_V[6]),
        .I1(filter_21_V[6]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_37_V[6]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_5_V[6]),
        .O(\rdata[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_21 
       (.I0(filter_61_V[6]),
        .I1(filter_29_V[6]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_45_V[6]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_13_V[6]),
        .O(\rdata[6]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[6]_i_22 
       (.I0(filter_47_V[6]),
        .I1(filter_15_V[6]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_31_V[6]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .O(\rdata[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_23 
       (.I0(filter_55_V[6]),
        .I1(filter_23_V[6]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_39_V[6]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_7_V[6]),
        .O(\rdata[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_24 
       (.I0(filter_51_V[6]),
        .I1(filter_19_V[6]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_35_V[6]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_3_V[6]),
        .O(\rdata[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_25 
       (.I0(filter_59_V[6]),
        .I1(filter_27_V[6]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_43_V[6]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_11_V[6]),
        .O(\rdata[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_26 
       (.I0(filter_48_V[6]),
        .I1(filter_16_V[6]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_32_V[6]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_0_V[6]),
        .O(\rdata[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_27 
       (.I0(filter_56_V[6]),
        .I1(filter_24_V[6]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_40_V[6]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_8_V[6]),
        .O(\rdata[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_28 
       (.I0(filter_52_V[6]),
        .I1(filter_20_V[6]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_36_V[6]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_4_V[6]),
        .O(\rdata[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_29 
       (.I0(filter_60_V[6]),
        .I1(filter_28_V[6]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_44_V[6]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_12_V[6]),
        .O(\rdata[6]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_3 
       (.I0(\rdata_reg[6]_i_7_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\rdata[6]_i_8_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[9]),
        .I4(\rdata_reg[6]_i_9_n_0 ),
        .O(\rdata[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[6]_i_30 
       (.I0(filter_46_V[6]),
        .I1(filter_14_V[6]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_30_V[6]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .O(\rdata[6]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_31 
       (.I0(filter_54_V[6]),
        .I1(filter_22_V[6]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_38_V[6]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_6_V[6]),
        .O(\rdata[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_32 
       (.I0(filter_50_V[6]),
        .I1(filter_18_V[6]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_34_V[6]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_2_V[6]),
        .O(\rdata[6]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_33 
       (.I0(filter_58_V[6]),
        .I1(filter_26_V[6]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_42_V[6]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_10_V[6]),
        .O(\rdata[6]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[6]_i_5 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[8]),
        .I2(filter_63_V[6]),
        .I3(s_axi_AXILiteS_ARADDR[7]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[6]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[6]_i_8 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[8]),
        .I2(filter_62_V[6]),
        .I3(s_axi_AXILiteS_ARADDR[7]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[6]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rdata[7]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_ARVALID),
        .O(\rdata[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[7]_i_10 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[8]),
        .I2(filter_62_V[7]),
        .I3(s_axi_AXILiteS_ARADDR[7]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_2 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_20 
       (.I0(filter_49_V[7]),
        .I1(filter_17_V[7]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_33_V[7]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_1_V[7]),
        .O(\rdata[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_21 
       (.I0(filter_57_V[7]),
        .I1(filter_25_V[7]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_41_V[7]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_9_V[7]),
        .O(\rdata[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_22 
       (.I0(filter_53_V[7]),
        .I1(filter_21_V[7]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_37_V[7]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_5_V[7]),
        .O(\rdata[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_23 
       (.I0(filter_61_V[7]),
        .I1(filter_29_V[7]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_45_V[7]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_13_V[7]),
        .O(\rdata[7]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[7]_i_24 
       (.I0(filter_47_V[7]),
        .I1(filter_15_V[7]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(s_axi_AXILiteS_ARADDR[8]),
        .I4(filter_31_V[7]),
        .O(\rdata[7]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_25 
       (.I0(filter_55_V[7]),
        .I1(filter_23_V[7]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_39_V[7]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_7_V[7]),
        .O(\rdata[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_26 
       (.I0(filter_51_V[7]),
        .I1(filter_19_V[7]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_35_V[7]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_3_V[7]),
        .O(\rdata[7]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_27 
       (.I0(filter_59_V[7]),
        .I1(filter_27_V[7]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_43_V[7]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_11_V[7]),
        .O(\rdata[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_28 
       (.I0(filter_48_V[7]),
        .I1(filter_16_V[7]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_32_V[7]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_0_V[7]),
        .O(\rdata[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_29 
       (.I0(filter_56_V[7]),
        .I1(filter_24_V[7]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_40_V[7]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_8_V[7]),
        .O(\rdata[7]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \rdata[7]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(\rdata[7]_i_4_n_0 ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\rdata[7]_i_5_n_0 ),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_30 
       (.I0(filter_52_V[7]),
        .I1(filter_20_V[7]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_36_V[7]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_4_V[7]),
        .O(\rdata[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_31 
       (.I0(filter_60_V[7]),
        .I1(filter_28_V[7]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_44_V[7]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_12_V[7]),
        .O(\rdata[7]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[7]_i_32 
       (.I0(filter_46_V[7]),
        .I1(filter_14_V[7]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_30_V[7]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .O(\rdata[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_33 
       (.I0(filter_54_V[7]),
        .I1(filter_22_V[7]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_38_V[7]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_6_V[7]),
        .O(\rdata[7]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_34 
       (.I0(filter_50_V[7]),
        .I1(filter_18_V[7]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_34_V[7]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_2_V[7]),
        .O(\rdata[7]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_35 
       (.I0(filter_58_V[7]),
        .I1(filter_26_V[7]),
        .I2(s_axi_AXILiteS_ARADDR[7]),
        .I3(filter_42_V[7]),
        .I4(s_axi_AXILiteS_ARADDR[8]),
        .I5(filter_10_V[7]),
        .O(\rdata[7]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_4 
       (.I0(\rdata_reg[7]_i_6_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\rdata[7]_i_7_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[9]),
        .I4(\rdata_reg[7]_i_8_n_0 ),
        .O(\rdata[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_5 
       (.I0(\rdata_reg[7]_i_9_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\rdata[7]_i_10_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[9]),
        .I4(\rdata_reg[7]_i_11_n_0 ),
        .O(\rdata[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \rdata[7]_i_7 
       (.I0(s_axi_AXILiteS_ARADDR[6]),
        .I1(s_axi_AXILiteS_ARADDR[8]),
        .I2(filter_63_V[7]),
        .I3(s_axi_AXILiteS_ARADDR[7]),
        .I4(s_axi_AXILiteS_ARADDR[5]),
        .O(\rdata[7]_i_7_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[0]_i_10 
       (.I0(\rdata[0]_i_18_n_0 ),
        .I1(\rdata[0]_i_19_n_0 ),
        .O(\rdata_reg[0]_i_10_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_11 
       (.I0(\rdata[0]_i_20_n_0 ),
        .I1(\rdata[0]_i_21_n_0 ),
        .O(\rdata_reg[0]_i_11_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_12 
       (.I0(\rdata[0]_i_22_n_0 ),
        .I1(\rdata[0]_i_23_n_0 ),
        .O(\rdata_reg[0]_i_12_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_13 
       (.I0(\rdata[0]_i_24_n_0 ),
        .I1(\rdata[0]_i_25_n_0 ),
        .O(\rdata_reg[0]_i_13_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_14 
       (.I0(\rdata[0]_i_26_n_0 ),
        .I1(\rdata[0]_i_27_n_0 ),
        .O(\rdata_reg[0]_i_14_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_15 
       (.I0(\rdata[0]_i_28_n_0 ),
        .I1(\rdata[0]_i_29_n_0 ),
        .O(\rdata_reg[0]_i_15_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_16 
       (.I0(\rdata[0]_i_30_n_0 ),
        .I1(\rdata[0]_i_31_n_0 ),
        .O(\rdata_reg[0]_i_16_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_17 
       (.I0(\rdata[0]_i_32_n_0 ),
        .I1(\rdata[0]_i_33_n_0 ),
        .O(\rdata_reg[0]_i_17_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF8 \rdata_reg[0]_i_4 
       (.I0(\rdata_reg[0]_i_10_n_0 ),
        .I1(\rdata_reg[0]_i_11_n_0 ),
        .O(\rdata_reg[0]_i_4_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[0]_i_6 
       (.I0(\rdata_reg[0]_i_12_n_0 ),
        .I1(\rdata_reg[0]_i_13_n_0 ),
        .O(\rdata_reg[0]_i_6_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[0]_i_7 
       (.I0(\rdata_reg[0]_i_14_n_0 ),
        .I1(\rdata_reg[0]_i_15_n_0 ),
        .O(\rdata_reg[0]_i_7_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[0]_i_9 
       (.I0(\rdata_reg[0]_i_16_n_0 ),
        .I1(\rdata_reg[0]_i_17_n_0 ),
        .O(\rdata_reg[0]_i_9_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[1]_i_10 
       (.I0(\rdata[1]_i_18_n_0 ),
        .I1(\rdata[1]_i_19_n_0 ),
        .O(\rdata_reg[1]_i_10_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_11 
       (.I0(\rdata[1]_i_20_n_0 ),
        .I1(\rdata[1]_i_21_n_0 ),
        .O(\rdata_reg[1]_i_11_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_12 
       (.I0(\rdata[1]_i_22_n_0 ),
        .I1(\rdata[1]_i_23_n_0 ),
        .O(\rdata_reg[1]_i_12_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_13 
       (.I0(\rdata[1]_i_24_n_0 ),
        .I1(\rdata[1]_i_25_n_0 ),
        .O(\rdata_reg[1]_i_13_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_14 
       (.I0(\rdata[1]_i_26_n_0 ),
        .I1(\rdata[1]_i_27_n_0 ),
        .O(\rdata_reg[1]_i_14_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_15 
       (.I0(\rdata[1]_i_28_n_0 ),
        .I1(\rdata[1]_i_29_n_0 ),
        .O(\rdata_reg[1]_i_15_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_16 
       (.I0(\rdata[1]_i_30_n_0 ),
        .I1(\rdata[1]_i_31_n_0 ),
        .O(\rdata_reg[1]_i_16_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_17 
       (.I0(\rdata[1]_i_32_n_0 ),
        .I1(\rdata[1]_i_33_n_0 ),
        .O(\rdata_reg[1]_i_17_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF8 \rdata_reg[1]_i_4 
       (.I0(\rdata_reg[1]_i_10_n_0 ),
        .I1(\rdata_reg[1]_i_11_n_0 ),
        .O(\rdata_reg[1]_i_4_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[1]_i_6 
       (.I0(\rdata_reg[1]_i_12_n_0 ),
        .I1(\rdata_reg[1]_i_13_n_0 ),
        .O(\rdata_reg[1]_i_6_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[1]_i_7 
       (.I0(\rdata_reg[1]_i_14_n_0 ),
        .I1(\rdata_reg[1]_i_15_n_0 ),
        .O(\rdata_reg[1]_i_7_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[1]_i_9 
       (.I0(\rdata_reg[1]_i_16_n_0 ),
        .I1(\rdata_reg[1]_i_17_n_0 ),
        .O(\rdata_reg[1]_i_9_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[2]_i_10 
       (.I0(\rdata[2]_i_18_n_0 ),
        .I1(\rdata[2]_i_19_n_0 ),
        .O(\rdata_reg[2]_i_10_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_11 
       (.I0(\rdata[2]_i_20_n_0 ),
        .I1(\rdata[2]_i_21_n_0 ),
        .O(\rdata_reg[2]_i_11_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_12 
       (.I0(\rdata[2]_i_22_n_0 ),
        .I1(\rdata[2]_i_23_n_0 ),
        .O(\rdata_reg[2]_i_12_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_13 
       (.I0(\rdata[2]_i_24_n_0 ),
        .I1(\rdata[2]_i_25_n_0 ),
        .O(\rdata_reg[2]_i_13_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_14 
       (.I0(\rdata[2]_i_26_n_0 ),
        .I1(\rdata[2]_i_27_n_0 ),
        .O(\rdata_reg[2]_i_14_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_15 
       (.I0(\rdata[2]_i_28_n_0 ),
        .I1(\rdata[2]_i_29_n_0 ),
        .O(\rdata_reg[2]_i_15_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_16 
       (.I0(\rdata[2]_i_30_n_0 ),
        .I1(\rdata[2]_i_31_n_0 ),
        .O(\rdata_reg[2]_i_16_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[2]_i_17 
       (.I0(\rdata[2]_i_32_n_0 ),
        .I1(\rdata[2]_i_33_n_0 ),
        .O(\rdata_reg[2]_i_17_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF8 \rdata_reg[2]_i_4 
       (.I0(\rdata_reg[2]_i_10_n_0 ),
        .I1(\rdata_reg[2]_i_11_n_0 ),
        .O(\rdata_reg[2]_i_4_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[2]_i_6 
       (.I0(\rdata_reg[2]_i_12_n_0 ),
        .I1(\rdata_reg[2]_i_13_n_0 ),
        .O(\rdata_reg[2]_i_6_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[2]_i_7 
       (.I0(\rdata_reg[2]_i_14_n_0 ),
        .I1(\rdata_reg[2]_i_15_n_0 ),
        .O(\rdata_reg[2]_i_7_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[2]_i_9 
       (.I0(\rdata_reg[2]_i_16_n_0 ),
        .I1(\rdata_reg[2]_i_17_n_0 ),
        .O(\rdata_reg[2]_i_9_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[3]_i_10 
       (.I0(\rdata[3]_i_18_n_0 ),
        .I1(\rdata[3]_i_19_n_0 ),
        .O(\rdata_reg[3]_i_10_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_11 
       (.I0(\rdata[3]_i_20_n_0 ),
        .I1(\rdata[3]_i_21_n_0 ),
        .O(\rdata_reg[3]_i_11_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_12 
       (.I0(\rdata[3]_i_22_n_0 ),
        .I1(\rdata[3]_i_23_n_0 ),
        .O(\rdata_reg[3]_i_12_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_13 
       (.I0(\rdata[3]_i_24_n_0 ),
        .I1(\rdata[3]_i_25_n_0 ),
        .O(\rdata_reg[3]_i_13_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_14 
       (.I0(\rdata[3]_i_26_n_0 ),
        .I1(\rdata[3]_i_27_n_0 ),
        .O(\rdata_reg[3]_i_14_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_15 
       (.I0(\rdata[3]_i_28_n_0 ),
        .I1(\rdata[3]_i_29_n_0 ),
        .O(\rdata_reg[3]_i_15_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_16 
       (.I0(\rdata[3]_i_30_n_0 ),
        .I1(\rdata[3]_i_31_n_0 ),
        .O(\rdata_reg[3]_i_16_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[3]_i_17 
       (.I0(\rdata[3]_i_32_n_0 ),
        .I1(\rdata[3]_i_33_n_0 ),
        .O(\rdata_reg[3]_i_17_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF8 \rdata_reg[3]_i_4 
       (.I0(\rdata_reg[3]_i_10_n_0 ),
        .I1(\rdata_reg[3]_i_11_n_0 ),
        .O(\rdata_reg[3]_i_4_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[3]_i_6 
       (.I0(\rdata_reg[3]_i_12_n_0 ),
        .I1(\rdata_reg[3]_i_13_n_0 ),
        .O(\rdata_reg[3]_i_6_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[3]_i_7 
       (.I0(\rdata_reg[3]_i_14_n_0 ),
        .I1(\rdata_reg[3]_i_15_n_0 ),
        .O(\rdata_reg[3]_i_7_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[3]_i_9 
       (.I0(\rdata_reg[3]_i_16_n_0 ),
        .I1(\rdata_reg[3]_i_17_n_0 ),
        .O(\rdata_reg[3]_i_9_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[4]_i_10 
       (.I0(\rdata[4]_i_18_n_0 ),
        .I1(\rdata[4]_i_19_n_0 ),
        .O(\rdata_reg[4]_i_10_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_11 
       (.I0(\rdata[4]_i_20_n_0 ),
        .I1(\rdata[4]_i_21_n_0 ),
        .O(\rdata_reg[4]_i_11_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_12 
       (.I0(\rdata[4]_i_22_n_0 ),
        .I1(\rdata[4]_i_23_n_0 ),
        .O(\rdata_reg[4]_i_12_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_13 
       (.I0(\rdata[4]_i_24_n_0 ),
        .I1(\rdata[4]_i_25_n_0 ),
        .O(\rdata_reg[4]_i_13_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_14 
       (.I0(\rdata[4]_i_26_n_0 ),
        .I1(\rdata[4]_i_27_n_0 ),
        .O(\rdata_reg[4]_i_14_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_15 
       (.I0(\rdata[4]_i_28_n_0 ),
        .I1(\rdata[4]_i_29_n_0 ),
        .O(\rdata_reg[4]_i_15_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_16 
       (.I0(\rdata[4]_i_30_n_0 ),
        .I1(\rdata[4]_i_31_n_0 ),
        .O(\rdata_reg[4]_i_16_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[4]_i_17 
       (.I0(\rdata[4]_i_32_n_0 ),
        .I1(\rdata[4]_i_33_n_0 ),
        .O(\rdata_reg[4]_i_17_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF8 \rdata_reg[4]_i_4 
       (.I0(\rdata_reg[4]_i_10_n_0 ),
        .I1(\rdata_reg[4]_i_11_n_0 ),
        .O(\rdata_reg[4]_i_4_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[4]_i_6 
       (.I0(\rdata_reg[4]_i_12_n_0 ),
        .I1(\rdata_reg[4]_i_13_n_0 ),
        .O(\rdata_reg[4]_i_6_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[4]_i_7 
       (.I0(\rdata_reg[4]_i_14_n_0 ),
        .I1(\rdata_reg[4]_i_15_n_0 ),
        .O(\rdata_reg[4]_i_7_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[4]_i_9 
       (.I0(\rdata_reg[4]_i_16_n_0 ),
        .I1(\rdata_reg[4]_i_17_n_0 ),
        .O(\rdata_reg[4]_i_9_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[5]_i_10 
       (.I0(\rdata[5]_i_18_n_0 ),
        .I1(\rdata[5]_i_19_n_0 ),
        .O(\rdata_reg[5]_i_10_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_11 
       (.I0(\rdata[5]_i_20_n_0 ),
        .I1(\rdata[5]_i_21_n_0 ),
        .O(\rdata_reg[5]_i_11_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_12 
       (.I0(\rdata[5]_i_22_n_0 ),
        .I1(\rdata[5]_i_23_n_0 ),
        .O(\rdata_reg[5]_i_12_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_13 
       (.I0(\rdata[5]_i_24_n_0 ),
        .I1(\rdata[5]_i_25_n_0 ),
        .O(\rdata_reg[5]_i_13_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_14 
       (.I0(\rdata[5]_i_26_n_0 ),
        .I1(\rdata[5]_i_27_n_0 ),
        .O(\rdata_reg[5]_i_14_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_15 
       (.I0(\rdata[5]_i_28_n_0 ),
        .I1(\rdata[5]_i_29_n_0 ),
        .O(\rdata_reg[5]_i_15_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_16 
       (.I0(\rdata[5]_i_30_n_0 ),
        .I1(\rdata[5]_i_31_n_0 ),
        .O(\rdata_reg[5]_i_16_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[5]_i_17 
       (.I0(\rdata[5]_i_32_n_0 ),
        .I1(\rdata[5]_i_33_n_0 ),
        .O(\rdata_reg[5]_i_17_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF8 \rdata_reg[5]_i_4 
       (.I0(\rdata_reg[5]_i_10_n_0 ),
        .I1(\rdata_reg[5]_i_11_n_0 ),
        .O(\rdata_reg[5]_i_4_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[5]_i_6 
       (.I0(\rdata_reg[5]_i_12_n_0 ),
        .I1(\rdata_reg[5]_i_13_n_0 ),
        .O(\rdata_reg[5]_i_6_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[5]_i_7 
       (.I0(\rdata_reg[5]_i_14_n_0 ),
        .I1(\rdata_reg[5]_i_15_n_0 ),
        .O(\rdata_reg[5]_i_7_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[5]_i_9 
       (.I0(\rdata_reg[5]_i_16_n_0 ),
        .I1(\rdata_reg[5]_i_17_n_0 ),
        .O(\rdata_reg[5]_i_9_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[6]_i_10 
       (.I0(\rdata[6]_i_18_n_0 ),
        .I1(\rdata[6]_i_19_n_0 ),
        .O(\rdata_reg[6]_i_10_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_11 
       (.I0(\rdata[6]_i_20_n_0 ),
        .I1(\rdata[6]_i_21_n_0 ),
        .O(\rdata_reg[6]_i_11_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_12 
       (.I0(\rdata[6]_i_22_n_0 ),
        .I1(\rdata[6]_i_23_n_0 ),
        .O(\rdata_reg[6]_i_12_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_13 
       (.I0(\rdata[6]_i_24_n_0 ),
        .I1(\rdata[6]_i_25_n_0 ),
        .O(\rdata_reg[6]_i_13_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_14 
       (.I0(\rdata[6]_i_26_n_0 ),
        .I1(\rdata[6]_i_27_n_0 ),
        .O(\rdata_reg[6]_i_14_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_15 
       (.I0(\rdata[6]_i_28_n_0 ),
        .I1(\rdata[6]_i_29_n_0 ),
        .O(\rdata_reg[6]_i_15_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_16 
       (.I0(\rdata[6]_i_30_n_0 ),
        .I1(\rdata[6]_i_31_n_0 ),
        .O(\rdata_reg[6]_i_16_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[6]_i_17 
       (.I0(\rdata[6]_i_32_n_0 ),
        .I1(\rdata[6]_i_33_n_0 ),
        .O(\rdata_reg[6]_i_17_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF8 \rdata_reg[6]_i_4 
       (.I0(\rdata_reg[6]_i_10_n_0 ),
        .I1(\rdata_reg[6]_i_11_n_0 ),
        .O(\rdata_reg[6]_i_4_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[6]_i_6 
       (.I0(\rdata_reg[6]_i_12_n_0 ),
        .I1(\rdata_reg[6]_i_13_n_0 ),
        .O(\rdata_reg[6]_i_6_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[6]_i_7 
       (.I0(\rdata_reg[6]_i_14_n_0 ),
        .I1(\rdata_reg[6]_i_15_n_0 ),
        .O(\rdata_reg[6]_i_7_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[6]_i_9 
       (.I0(\rdata_reg[6]_i_16_n_0 ),
        .I1(\rdata_reg[6]_i_17_n_0 ),
        .O(\rdata_reg[6]_i_9_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[7]_i_2_n_0 ),
        .D(\rdata[7]_i_3_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF8 \rdata_reg[7]_i_11 
       (.I0(\rdata_reg[7]_i_18_n_0 ),
        .I1(\rdata_reg[7]_i_19_n_0 ),
        .O(\rdata_reg[7]_i_11_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF7 \rdata_reg[7]_i_12 
       (.I0(\rdata[7]_i_20_n_0 ),
        .I1(\rdata[7]_i_21_n_0 ),
        .O(\rdata_reg[7]_i_12_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_13 
       (.I0(\rdata[7]_i_22_n_0 ),
        .I1(\rdata[7]_i_23_n_0 ),
        .O(\rdata_reg[7]_i_13_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_14 
       (.I0(\rdata[7]_i_24_n_0 ),
        .I1(\rdata[7]_i_25_n_0 ),
        .O(\rdata_reg[7]_i_14_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_15 
       (.I0(\rdata[7]_i_26_n_0 ),
        .I1(\rdata[7]_i_27_n_0 ),
        .O(\rdata_reg[7]_i_15_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_16 
       (.I0(\rdata[7]_i_28_n_0 ),
        .I1(\rdata[7]_i_29_n_0 ),
        .O(\rdata_reg[7]_i_16_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_17 
       (.I0(\rdata[7]_i_30_n_0 ),
        .I1(\rdata[7]_i_31_n_0 ),
        .O(\rdata_reg[7]_i_17_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_18 
       (.I0(\rdata[7]_i_32_n_0 ),
        .I1(\rdata[7]_i_33_n_0 ),
        .O(\rdata_reg[7]_i_18_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF7 \rdata_reg[7]_i_19 
       (.I0(\rdata[7]_i_34_n_0 ),
        .I1(\rdata[7]_i_35_n_0 ),
        .O(\rdata_reg[7]_i_19_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[6]));
  MUXF8 \rdata_reg[7]_i_6 
       (.I0(\rdata_reg[7]_i_12_n_0 ),
        .I1(\rdata_reg[7]_i_13_n_0 ),
        .O(\rdata_reg[7]_i_6_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[7]_i_8 
       (.I0(\rdata_reg[7]_i_14_n_0 ),
        .I1(\rdata_reg[7]_i_15_n_0 ),
        .O(\rdata_reg[7]_i_8_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  MUXF8 \rdata_reg[7]_i_9 
       (.I0(\rdata_reg[7]_i_16_n_0 ),
        .I1(\rdata_reg[7]_i_17_n_0 ),
        .O(\rdata_reg[7]_i_9_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[9]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[7]),
        .Q(\waddr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[8]),
        .Q(\waddr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[9]),
        .Q(\waddr_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb
   (D,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    Q,
    DSP_ALU_INST_0,
    E,
    DSP_ALU_INST_1,
    B,
    A,
    P,
    O,
    \add_ln700_14_reg_2501_reg[13] ,
    \add_ln700_14_reg_2501[13]_i_7 ,
    \add_ln700_14_reg_2501[13]_i_7_0 );
  output [13:0]D;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]Q;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]E;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]B;
  input [7:0]A;
  input [13:0]P;
  input [7:0]O;
  input [7:0]\add_ln700_14_reg_2501_reg[13] ;
  input [5:0]\add_ln700_14_reg_2501[13]_i_7 ;
  input [5:0]\add_ln700_14_reg_2501[13]_i_7_0 ;

  wire [7:0]A;
  wire [7:0]B;
  wire CEB2;
  wire [13:0]D;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [0:0]E;
  wire [7:0]O;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTA;
  wire [5:0]\add_ln700_14_reg_2501[13]_i_7 ;
  wire [5:0]\add_ln700_14_reg_2501[13]_i_7_0 ;
  wire [7:0]\add_ln700_14_reg_2501_reg[13] ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_64 fir_stream_mac_mubkb_DSP48_0_U
       (.A(A),
        .B(B),
        .CEB2(CEB2),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .E(E),
        .O(O),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .\add_ln700_14_reg_2501[13]_i_7_0 (\add_ln700_14_reg_2501[13]_i_7 ),
        .\add_ln700_14_reg_2501[13]_i_7_1 (\add_ln700_14_reg_2501[13]_i_7_0 ),
        .\add_ln700_14_reg_2501_reg[13] (\add_ln700_14_reg_2501_reg[13] ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_0
   (P,
    ap_clk_0,
    O,
    \add_ln700_29_reg_2506[13]_i_46 ,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \add_ln700_29_reg_2506_reg[13]_i_15 ,
    \add_ln700_29_reg_2506_reg[13]_i_15_0 );
  output [1:0]P;
  output [17:0]ap_clk_0;
  output [7:0]O;
  output [5:0]\add_ln700_29_reg_2506[13]_i_46 ;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\add_ln700_29_reg_2506_reg[13]_i_15 ;
  input [12:0]\add_ln700_29_reg_2506_reg[13]_i_15_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]O;
  wire [1:0]P;
  wire RSTA;
  wire [0:0]S;
  wire [5:0]\add_ln700_29_reg_2506[13]_i_46 ;
  wire [12:0]\add_ln700_29_reg_2506_reg[13]_i_15 ;
  wire [12:0]\add_ln700_29_reg_2506_reg[13]_i_15_0 ;
  wire ap_clk;
  wire [17:0]ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_63 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .O(O),
        .P(P),
        .RSTA(RSTA),
        .S(S),
        .\add_ln700_29_reg_2506[13]_i_46_0 (\add_ln700_29_reg_2506[13]_i_46 ),
        .\add_ln700_29_reg_2506_reg[13]_i_15_0 (\add_ln700_29_reg_2506_reg[13]_i_15 ),
        .\add_ln700_29_reg_2506_reg[13]_i_15_1 (\add_ln700_29_reg_2506_reg[13]_i_15_0 ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_1
   (P,
    BCOUT,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  output [17:0]BCOUT;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]DSP_ALU_INST_0;
  input [7:0]DSP_ALU_INST_1;
  input [0:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [17:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [0:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_62 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .RSTA(RSTA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_10
   (P,
    BCOUT,
    \add_ln700_14_reg_2501[13]_i_76 ,
    \add_ln700_14_reg_2501[13]_i_46 ,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    Q,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \add_ln700_14_reg_2501_reg[13]_i_15 ,
    \add_ln700_14_reg_2501_reg[13]_i_15_0 );
  output [1:0]P;
  output [17:0]BCOUT;
  output [7:0]\add_ln700_14_reg_2501[13]_i_76 ;
  output [5:0]\add_ln700_14_reg_2501[13]_i_46 ;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]Q;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\add_ln700_14_reg_2501_reg[13]_i_15 ;
  input [12:0]\add_ln700_14_reg_2501_reg[13]_i_15_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire [5:0]\add_ln700_14_reg_2501[13]_i_46 ;
  wire [7:0]\add_ln700_14_reg_2501[13]_i_76 ;
  wire [12:0]\add_ln700_14_reg_2501_reg[13]_i_15 ;
  wire [12:0]\add_ln700_14_reg_2501_reg[13]_i_15_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_53 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .P(P),
        .Q(Q),
        .RSTA(RSTA),
        .S(S),
        .\add_ln700_14_reg_2501[13]_i_46_0 (\add_ln700_14_reg_2501[13]_i_46 ),
        .\add_ln700_14_reg_2501[13]_i_76_0 (\add_ln700_14_reg_2501[13]_i_76 ),
        .\add_ln700_14_reg_2501_reg[13]_i_15_0 (\add_ln700_14_reg_2501_reg[13]_i_15 ),
        .\add_ln700_14_reg_2501_reg[13]_i_15_1 (\add_ln700_14_reg_2501_reg[13]_i_15_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_11
   (BCOUT,
    P,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [17:0]BCOUT;
  output [13:0]P;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_52 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .RSTA(RSTA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_12
   (BCOUT,
    P,
    S,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln700_44_reg_2516_reg[13] ,
    \add_ln700_44_reg_2516_reg[13]_0 ,
    \add_ln700_44_reg_2516_reg[13]_1 ,
    \add_ln700_44_reg_2516_reg[13]_2 );
  output [17:0]BCOUT;
  output [13:0]P;
  output [0:0]S;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [0:0]\add_ln700_44_reg_2516_reg[13] ;
  input \add_ln700_44_reg_2516_reg[13]_0 ;
  input [1:0]\add_ln700_44_reg_2516_reg[13]_1 ;
  input [1:0]\add_ln700_44_reg_2516_reg[13]_2 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire [0:0]S;
  wire [0:0]\add_ln700_44_reg_2516_reg[13] ;
  wire \add_ln700_44_reg_2516_reg[13]_0 ;
  wire [1:0]\add_ln700_44_reg_2516_reg[13]_1 ;
  wire [1:0]\add_ln700_44_reg_2516_reg[13]_2 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_51 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .RSTA(RSTA),
        .S(S),
        .\add_ln700_44_reg_2516_reg[13] (\add_ln700_44_reg_2516_reg[13] ),
        .\add_ln700_44_reg_2516_reg[13]_0 (\add_ln700_44_reg_2516_reg[13]_0 ),
        .\add_ln700_44_reg_2516_reg[13]_1 (\add_ln700_44_reg_2516_reg[13]_1 ),
        .\add_ln700_44_reg_2516_reg[13]_2 (\add_ln700_44_reg_2516_reg[13]_2 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_13
   (P,
    ap_clk_0,
    D,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \add_ln700_44_reg_2516_reg[13] ,
    \add_ln700_44_reg_2516[13]_i_8 ,
    \add_ln700_44_reg_2516[13]_i_8_0 ,
    DI,
    S,
    \add_ln700_44_reg_2516_reg[13]_0 );
  output [4:0]P;
  output [17:0]ap_clk_0;
  output [13:0]D;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [12:0]\add_ln700_44_reg_2516_reg[13] ;
  input [11:0]\add_ln700_44_reg_2516[13]_i_8 ;
  input [11:0]\add_ln700_44_reg_2516[13]_i_8_0 ;
  input [0:0]DI;
  input [1:0]S;
  input [0:0]\add_ln700_44_reg_2516_reg[13]_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [13:0]D;
  wire [0:0]DI;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [4:0]P;
  wire RSTA;
  wire [1:0]S;
  wire [11:0]\add_ln700_44_reg_2516[13]_i_8 ;
  wire [11:0]\add_ln700_44_reg_2516[13]_i_8_0 ;
  wire [12:0]\add_ln700_44_reg_2516_reg[13] ;
  wire [0:0]\add_ln700_44_reg_2516_reg[13]_0 ;
  wire ap_clk;
  wire [17:0]ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_50 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .D(D),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .P(P),
        .RSTA(RSTA),
        .S(S),
        .\add_ln700_44_reg_2516[13]_i_8_0 (\add_ln700_44_reg_2516[13]_i_8 ),
        .\add_ln700_44_reg_2516[13]_i_8_1 (\add_ln700_44_reg_2516[13]_i_8_0 ),
        .\add_ln700_44_reg_2516_reg[13] (\add_ln700_44_reg_2516_reg[13] ),
        .\add_ln700_44_reg_2516_reg[13]_0 (\add_ln700_44_reg_2516_reg[13]_0 ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_14
   (BCOUT,
    P,
    ap_clk_0,
    S,
    DI,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln700_44_reg_2516[13]_i_7 ,
    \add_ln700_44_reg_2516[13]_i_7_0 ,
    \add_ln700_44_reg_2516[13]_i_7_1 );
  output [17:0]BCOUT;
  output [11:0]P;
  output ap_clk_0;
  output [1:0]S;
  output [0:0]DI;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [2:0]\add_ln700_44_reg_2516[13]_i_7 ;
  input [2:0]\add_ln700_44_reg_2516[13]_i_7_0 ;
  input [2:0]\add_ln700_44_reg_2516[13]_i_7_1 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DI;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [11:0]P;
  wire RSTA;
  wire [1:0]S;
  wire [2:0]\add_ln700_44_reg_2516[13]_i_7 ;
  wire [2:0]\add_ln700_44_reg_2516[13]_i_7_0 ;
  wire [2:0]\add_ln700_44_reg_2516[13]_i_7_1 ;
  wire ap_clk;
  wire ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_49 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .RSTA(RSTA),
        .S(S),
        .\add_ln700_44_reg_2516[13]_i_7 (\add_ln700_44_reg_2516[13]_i_7 ),
        .\add_ln700_44_reg_2516[13]_i_7_0 (\add_ln700_44_reg_2516[13]_i_7_0 ),
        .\add_ln700_44_reg_2516[13]_i_7_1 (\add_ln700_44_reg_2516[13]_i_7_1 ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_15
   (BCOUT,
    P,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [17:0]BCOUT;
  output [13:0]P;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_48 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .RSTA(RSTA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_16
   (BCOUT,
    D,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    P,
    O,
    \add_ln700_60_reg_2521_reg[13] ,
    \add_ln700_60_reg_2521[13]_i_7 ,
    \add_ln700_60_reg_2521[13]_i_7_0 );
  output [17:0]BCOUT;
  output [13:0]D;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [13:0]P;
  input [7:0]O;
  input [7:0]\add_ln700_60_reg_2521_reg[13] ;
  input [5:0]\add_ln700_60_reg_2521[13]_i_7 ;
  input [5:0]\add_ln700_60_reg_2521[13]_i_7_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [13:0]D;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [7:0]O;
  wire [13:0]P;
  wire RSTA;
  wire [5:0]\add_ln700_60_reg_2521[13]_i_7 ;
  wire [5:0]\add_ln700_60_reg_2521[13]_i_7_0 ;
  wire [7:0]\add_ln700_60_reg_2521_reg[13] ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_47 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .O(O),
        .P(P),
        .RSTA(RSTA),
        .\add_ln700_60_reg_2521[13]_i_7_0 (\add_ln700_60_reg_2521[13]_i_7 ),
        .\add_ln700_60_reg_2521[13]_i_7_1 (\add_ln700_60_reg_2521[13]_i_7_0 ),
        .\add_ln700_60_reg_2521_reg[13] (\add_ln700_60_reg_2521_reg[13] ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_17
   (P,
    ap_clk_0,
    \add_ln700_60_reg_2521[13]_i_76 ,
    \add_ln700_60_reg_2521[13]_i_46 ,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \add_ln700_60_reg_2521_reg[13]_i_15 ,
    \add_ln700_60_reg_2521_reg[13]_i_15_0 );
  output [1:0]P;
  output [17:0]ap_clk_0;
  output [7:0]\add_ln700_60_reg_2521[13]_i_76 ;
  output [5:0]\add_ln700_60_reg_2521[13]_i_46 ;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\add_ln700_60_reg_2521_reg[13]_i_15 ;
  input [12:0]\add_ln700_60_reg_2521_reg[13]_i_15_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [1:0]P;
  wire RSTA;
  wire [0:0]S;
  wire [5:0]\add_ln700_60_reg_2521[13]_i_46 ;
  wire [7:0]\add_ln700_60_reg_2521[13]_i_76 ;
  wire [12:0]\add_ln700_60_reg_2521_reg[13]_i_15 ;
  wire [12:0]\add_ln700_60_reg_2521_reg[13]_i_15_0 ;
  wire ap_clk;
  wire [17:0]ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_46 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .P(P),
        .RSTA(RSTA),
        .S(S),
        .\add_ln700_60_reg_2521[13]_i_46_0 (\add_ln700_60_reg_2521[13]_i_46 ),
        .\add_ln700_60_reg_2521[13]_i_76_0 (\add_ln700_60_reg_2521[13]_i_76 ),
        .\add_ln700_60_reg_2521_reg[13]_i_15_0 (\add_ln700_60_reg_2521_reg[13]_i_15 ),
        .\add_ln700_60_reg_2521_reg[13]_i_15_1 (\add_ln700_60_reg_2521_reg[13]_i_15_0 ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_18
   (BCOUT,
    P,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [17:0]BCOUT;
  output [13:0]P;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_45 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .RSTA(RSTA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_19
   (P,
    ap_clk_0,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  output [17:0]ap_clk_0;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;
  wire [17:0]ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_44 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .P(P),
        .RSTA(RSTA),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_2
   (P,
    ap_clk_0,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  output [17:0]ap_clk_0;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;
  wire [17:0]ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_61 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .P(P),
        .RSTA(RSTA),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_20
   (BCOUT,
    P,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [17:0]BCOUT;
  output [13:0]P;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_43 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .RSTA(RSTA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_21
   (BCOUT,
    P,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [17:0]BCOUT;
  output [13:0]P;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_42 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .RSTA(RSTA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_22
   (P,
    ap_clk_0,
    O,
    \add_ln700_60_reg_2521[13]_i_35 ,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \add_ln700_60_reg_2521_reg[13]_i_14 ,
    \add_ln700_60_reg_2521_reg[13]_i_14_0 );
  output [1:0]P;
  output [17:0]ap_clk_0;
  output [7:0]O;
  output [5:0]\add_ln700_60_reg_2521[13]_i_35 ;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\add_ln700_60_reg_2521_reg[13]_i_14 ;
  input [12:0]\add_ln700_60_reg_2521_reg[13]_i_14_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]O;
  wire [1:0]P;
  wire RSTA;
  wire [0:0]S;
  wire [5:0]\add_ln700_60_reg_2521[13]_i_35 ;
  wire [12:0]\add_ln700_60_reg_2521_reg[13]_i_14 ;
  wire [12:0]\add_ln700_60_reg_2521_reg[13]_i_14_0 ;
  wire ap_clk;
  wire [17:0]ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_41 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .O(O),
        .P(P),
        .RSTA(RSTA),
        .S(S),
        .\add_ln700_60_reg_2521[13]_i_35_0 (\add_ln700_60_reg_2521[13]_i_35 ),
        .\add_ln700_60_reg_2521_reg[13]_i_14_0 (\add_ln700_60_reg_2521_reg[13]_i_14 ),
        .\add_ln700_60_reg_2521_reg[13]_i_14_1 (\add_ln700_60_reg_2521_reg[13]_i_14_0 ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_23
   (BCOUT,
    P,
    S,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln700_60_reg_2521_reg[13]_i_15 ,
    \add_ln700_60_reg_2521_reg[13]_i_15_0 );
  output [17:0]BCOUT;
  output [12:0]P;
  output [0:0]S;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln700_60_reg_2521_reg[13]_i_15 ;
  input [1:0]\add_ln700_60_reg_2521_reg[13]_i_15_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln700_60_reg_2521_reg[13]_i_15 ;
  wire [1:0]\add_ln700_60_reg_2521_reg[13]_i_15_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_40 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .RSTA(RSTA),
        .S(S),
        .\add_ln700_60_reg_2521_reg[13]_i_15 (\add_ln700_60_reg_2521_reg[13]_i_15 ),
        .\add_ln700_60_reg_2521_reg[13]_i_15_0 (\add_ln700_60_reg_2521_reg[13]_i_15_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_24
   (P,
    S,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    BCOUT,
    DSP_ALU_INST_2,
    \add_ln700_60_reg_2521_reg[13]_i_14 ,
    \add_ln700_60_reg_2521_reg[13]_i_14_0 );
  output [12:0]P;
  output [0:0]S;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\add_ln700_60_reg_2521_reg[13]_i_14 ;
  input [1:0]\add_ln700_60_reg_2521_reg[13]_i_14_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [12:0]P;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln700_60_reg_2521_reg[13]_i_14 ;
  wire [1:0]\add_ln700_60_reg_2521_reg[13]_i_14_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_39 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .P(P),
        .RSTA(RSTA),
        .S(S),
        .\add_ln700_60_reg_2521_reg[13]_i_14 (\add_ln700_60_reg_2521_reg[13]_i_14 ),
        .\add_ln700_60_reg_2521_reg[13]_i_14_0 (\add_ln700_60_reg_2521_reg[13]_i_14_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_25
   (P,
    ap_clk_0,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  output [17:0]ap_clk_0;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;
  wire [17:0]ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_38 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .P(P),
        .RSTA(RSTA),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_26
   (BCOUT,
    P,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [17:0]BCOUT;
  output [13:0]P;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_37 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .RSTA(RSTA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_27
   (P,
    ap_clk_0,
    O,
    \add_ln700_14_reg_2501[13]_i_35 ,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \add_ln700_14_reg_2501_reg[13]_i_14 ,
    \add_ln700_14_reg_2501_reg[13]_i_14_0 );
  output [1:0]P;
  output [17:0]ap_clk_0;
  output [7:0]O;
  output [5:0]\add_ln700_14_reg_2501[13]_i_35 ;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\add_ln700_14_reg_2501_reg[13]_i_14 ;
  input [12:0]\add_ln700_14_reg_2501_reg[13]_i_14_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]O;
  wire [1:0]P;
  wire RSTA;
  wire [0:0]S;
  wire [5:0]\add_ln700_14_reg_2501[13]_i_35 ;
  wire [12:0]\add_ln700_14_reg_2501_reg[13]_i_14 ;
  wire [12:0]\add_ln700_14_reg_2501_reg[13]_i_14_0 ;
  wire ap_clk;
  wire [17:0]ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_36 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .O(O),
        .P(P),
        .RSTA(RSTA),
        .S(S),
        .\add_ln700_14_reg_2501[13]_i_35_0 (\add_ln700_14_reg_2501[13]_i_35 ),
        .\add_ln700_14_reg_2501_reg[13]_i_14_0 (\add_ln700_14_reg_2501_reg[13]_i_14 ),
        .\add_ln700_14_reg_2501_reg[13]_i_14_1 (\add_ln700_14_reg_2501_reg[13]_i_14_0 ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_28
   (BCOUT,
    P,
    S,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln700_14_reg_2501_reg[13]_i_15 ,
    \add_ln700_14_reg_2501_reg[13]_i_15_0 );
  output [17:0]BCOUT;
  output [12:0]P;
  output [0:0]S;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln700_14_reg_2501_reg[13]_i_15 ;
  input [1:0]\add_ln700_14_reg_2501_reg[13]_i_15_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln700_14_reg_2501_reg[13]_i_15 ;
  wire [1:0]\add_ln700_14_reg_2501_reg[13]_i_15_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_35 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .RSTA(RSTA),
        .S(S),
        .\add_ln700_14_reg_2501_reg[13]_i_15 (\add_ln700_14_reg_2501_reg[13]_i_15 ),
        .\add_ln700_14_reg_2501_reg[13]_i_15_0 (\add_ln700_14_reg_2501_reg[13]_i_15_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_29
   (BCOUT,
    P,
    S,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln700_14_reg_2501_reg[13]_i_14 ,
    \add_ln700_14_reg_2501_reg[13]_i_14_0 );
  output [17:0]BCOUT;
  output [12:0]P;
  output [0:0]S;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln700_14_reg_2501_reg[13]_i_14 ;
  input [1:0]\add_ln700_14_reg_2501_reg[13]_i_14_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln700_14_reg_2501_reg[13]_i_14 ;
  wire [1:0]\add_ln700_14_reg_2501_reg[13]_i_14_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_34 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .RSTA(RSTA),
        .S(S),
        .\add_ln700_14_reg_2501_reg[13]_i_14 (\add_ln700_14_reg_2501_reg[13]_i_14 ),
        .\add_ln700_14_reg_2501_reg[13]_i_14_0 (\add_ln700_14_reg_2501_reg[13]_i_14_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_3
   (P,
    BCOUT,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  output [17:0]BCOUT;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]DSP_ALU_INST_0;
  input [7:0]DSP_ALU_INST_1;
  input [0:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [17:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [0:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_60 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .RSTA(RSTA),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_30
   (ap_clk_0,
    D,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    P,
    O,
    \add_ln700_29_reg_2506_reg[13] ,
    \add_ln700_29_reg_2506[13]_i_7 ,
    \add_ln700_29_reg_2506[13]_i_7_0 );
  output [17:0]ap_clk_0;
  output [13:0]D;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [13:0]P;
  input [7:0]O;
  input [7:0]\add_ln700_29_reg_2506_reg[13] ;
  input [5:0]\add_ln700_29_reg_2506[13]_i_7 ;
  input [5:0]\add_ln700_29_reg_2506[13]_i_7_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [13:0]D;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]O;
  wire [13:0]P;
  wire RSTA;
  wire [5:0]\add_ln700_29_reg_2506[13]_i_7 ;
  wire [5:0]\add_ln700_29_reg_2506[13]_i_7_0 ;
  wire [7:0]\add_ln700_29_reg_2506_reg[13] ;
  wire ap_clk;
  wire [17:0]ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .O(O),
        .P(P),
        .RSTA(RSTA),
        .\add_ln700_29_reg_2506[13]_i_7_0 (\add_ln700_29_reg_2506[13]_i_7 ),
        .\add_ln700_29_reg_2506[13]_i_7_1 (\add_ln700_29_reg_2506[13]_i_7_0 ),
        .\add_ln700_29_reg_2506_reg[13] (\add_ln700_29_reg_2506_reg[13] ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_4
   (P,
    ap_clk_0,
    O,
    \add_ln700_29_reg_2506[13]_i_35 ,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \add_ln700_29_reg_2506_reg[13]_i_14 ,
    \add_ln700_29_reg_2506_reg[13]_i_14_0 );
  output [1:0]P;
  output [17:0]ap_clk_0;
  output [7:0]O;
  output [5:0]\add_ln700_29_reg_2506[13]_i_35 ;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\add_ln700_29_reg_2506_reg[13]_i_14 ;
  input [12:0]\add_ln700_29_reg_2506_reg[13]_i_14_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]O;
  wire [1:0]P;
  wire RSTA;
  wire [0:0]S;
  wire [5:0]\add_ln700_29_reg_2506[13]_i_35 ;
  wire [12:0]\add_ln700_29_reg_2506_reg[13]_i_14 ;
  wire [12:0]\add_ln700_29_reg_2506_reg[13]_i_14_0 ;
  wire ap_clk;
  wire [17:0]ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_59 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .O(O),
        .P(P),
        .RSTA(RSTA),
        .S(S),
        .\add_ln700_29_reg_2506[13]_i_35_0 (\add_ln700_29_reg_2506[13]_i_35 ),
        .\add_ln700_29_reg_2506_reg[13]_i_14_0 (\add_ln700_29_reg_2506_reg[13]_i_14 ),
        .\add_ln700_29_reg_2506_reg[13]_i_14_1 (\add_ln700_29_reg_2506_reg[13]_i_14_0 ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_5
   (P,
    BCOUT,
    S,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln700_29_reg_2506_reg[13]_i_15 ,
    \add_ln700_29_reg_2506_reg[13]_i_15_0 );
  output [12:0]P;
  output [17:0]BCOUT;
  output [0:0]S;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]DSP_ALU_INST_0;
  input [7:0]DSP_ALU_INST_1;
  input [0:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln700_29_reg_2506_reg[13]_i_15 ;
  input [1:0]\add_ln700_29_reg_2506_reg[13]_i_15_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [17:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [0:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln700_29_reg_2506_reg[13]_i_15 ;
  wire [1:0]\add_ln700_29_reg_2506_reg[13]_i_15_0 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_58 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .RSTA(RSTA),
        .S(S),
        .\add_ln700_29_reg_2506_reg[13]_i_15 (\add_ln700_29_reg_2506_reg[13]_i_15 ),
        .\add_ln700_29_reg_2506_reg[13]_i_15_0 (\add_ln700_29_reg_2506_reg[13]_i_15_0 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_6
   (P,
    ap_clk_0,
    S,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \add_ln700_29_reg_2506_reg[13]_i_14 ,
    \add_ln700_29_reg_2506_reg[13]_i_14_0 );
  output [12:0]P;
  output [17:0]ap_clk_0;
  output [0:0]S;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\add_ln700_29_reg_2506_reg[13]_i_14 ;
  input [1:0]\add_ln700_29_reg_2506_reg[13]_i_14_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [12:0]P;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln700_29_reg_2506_reg[13]_i_14 ;
  wire [1:0]\add_ln700_29_reg_2506_reg[13]_i_14_0 ;
  wire ap_clk;
  wire [17:0]ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_57 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .P(P),
        .RSTA(RSTA),
        .S(S),
        .\add_ln700_29_reg_2506_reg[13]_i_14 (\add_ln700_29_reg_2506_reg[13]_i_14 ),
        .\add_ln700_29_reg_2506_reg[13]_i_14_0 (\add_ln700_29_reg_2506_reg[13]_i_14_0 ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_7
   (BCOUT,
    P,
    S,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln700_37_reg_2511_reg[13] ,
    \add_ln700_37_reg_2511_reg[13]_0 ,
    \add_ln700_37_reg_2511_reg[13]_1 ,
    \add_ln700_37_reg_2511_reg[13]_2 );
  output [17:0]BCOUT;
  output [13:0]P;
  output [0:0]S;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [0:0]\add_ln700_37_reg_2511_reg[13] ;
  input \add_ln700_37_reg_2511_reg[13]_0 ;
  input [1:0]\add_ln700_37_reg_2511_reg[13]_1 ;
  input [1:0]\add_ln700_37_reg_2511_reg[13]_2 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire [0:0]S;
  wire [0:0]\add_ln700_37_reg_2511_reg[13] ;
  wire \add_ln700_37_reg_2511_reg[13]_0 ;
  wire [1:0]\add_ln700_37_reg_2511_reg[13]_1 ;
  wire [1:0]\add_ln700_37_reg_2511_reg[13]_2 ;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_56 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .RSTA(RSTA),
        .S(S),
        .\add_ln700_37_reg_2511_reg[13] (\add_ln700_37_reg_2511_reg[13] ),
        .\add_ln700_37_reg_2511_reg[13]_0 (\add_ln700_37_reg_2511_reg[13]_0 ),
        .\add_ln700_37_reg_2511_reg[13]_1 (\add_ln700_37_reg_2511_reg[13]_1 ),
        .\add_ln700_37_reg_2511_reg[13]_2 (\add_ln700_37_reg_2511_reg[13]_2 ),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_8
   (P,
    ap_clk_0,
    D,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \add_ln700_37_reg_2511_reg[13] ,
    \add_ln700_37_reg_2511[13]_i_8 ,
    \add_ln700_37_reg_2511[13]_i_8_0 ,
    DI,
    S,
    \add_ln700_37_reg_2511_reg[13]_0 );
  output [4:0]P;
  output [17:0]ap_clk_0;
  output [13:0]D;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [12:0]\add_ln700_37_reg_2511_reg[13] ;
  input [11:0]\add_ln700_37_reg_2511[13]_i_8 ;
  input [11:0]\add_ln700_37_reg_2511[13]_i_8_0 ;
  input [0:0]DI;
  input [1:0]S;
  input [0:0]\add_ln700_37_reg_2511_reg[13]_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [13:0]D;
  wire [0:0]DI;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [4:0]P;
  wire RSTA;
  wire [1:0]S;
  wire [11:0]\add_ln700_37_reg_2511[13]_i_8 ;
  wire [11:0]\add_ln700_37_reg_2511[13]_i_8_0 ;
  wire [12:0]\add_ln700_37_reg_2511_reg[13] ;
  wire [0:0]\add_ln700_37_reg_2511_reg[13]_0 ;
  wire ap_clk;
  wire [17:0]ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_55 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .D(D),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .P(P),
        .RSTA(RSTA),
        .S(S),
        .\add_ln700_37_reg_2511[13]_i_8_0 (\add_ln700_37_reg_2511[13]_i_8 ),
        .\add_ln700_37_reg_2511[13]_i_8_1 (\add_ln700_37_reg_2511[13]_i_8_0 ),
        .\add_ln700_37_reg_2511_reg[13] (\add_ln700_37_reg_2511_reg[13] ),
        .\add_ln700_37_reg_2511_reg[13]_0 (\add_ln700_37_reg_2511_reg[13]_0 ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_9
   (BCOUT,
    P,
    ap_clk_0,
    S,
    DI,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln700_37_reg_2511[13]_i_7 ,
    \add_ln700_37_reg_2511[13]_i_7_0 ,
    \add_ln700_37_reg_2511[13]_i_7_1 );
  output [17:0]BCOUT;
  output [11:0]P;
  output ap_clk_0;
  output [1:0]S;
  output [0:0]DI;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [2:0]\add_ln700_37_reg_2511[13]_i_7 ;
  input [2:0]\add_ln700_37_reg_2511[13]_i_7_0 ;
  input [2:0]\add_ln700_37_reg_2511[13]_i_7_1 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DI;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [11:0]P;
  wire RSTA;
  wire [1:0]S;
  wire [2:0]\add_ln700_37_reg_2511[13]_i_7 ;
  wire [2:0]\add_ln700_37_reg_2511[13]_i_7_0 ;
  wire [2:0]\add_ln700_37_reg_2511[13]_i_7_1 ;
  wire ap_clk;
  wire ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_54 fir_stream_mac_mubkb_DSP48_0_U
       (.BCOUT(BCOUT),
        .CEB2(CEB2),
        .DI(DI),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_ALU_INST_1(DSP_ALU_INST_1),
        .DSP_ALU_INST_2(DSP_ALU_INST_2),
        .DSP_ALU_INST_3(DSP_ALU_INST_3),
        .P(P),
        .RSTA(RSTA),
        .S(S),
        .\add_ln700_37_reg_2511[13]_i_7 (\add_ln700_37_reg_2511[13]_i_7 ),
        .\add_ln700_37_reg_2511[13]_i_7_0 (\add_ln700_37_reg_2511[13]_i_7_0 ),
        .\add_ln700_37_reg_2511[13]_i_7_1 (\add_ln700_37_reg_2511[13]_i_7_1 ),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0
   (ap_clk_0,
    D,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    P,
    O,
    \add_ln700_29_reg_2506_reg[13] ,
    \add_ln700_29_reg_2506[13]_i_7_0 ,
    \add_ln700_29_reg_2506[13]_i_7_1 );
  output [17:0]ap_clk_0;
  output [13:0]D;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [13:0]P;
  input [7:0]O;
  input [7:0]\add_ln700_29_reg_2506_reg[13] ;
  input [5:0]\add_ln700_29_reg_2506[13]_i_7_0 ;
  input [5:0]\add_ln700_29_reg_2506[13]_i_7_1 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [13:0]D;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]O;
  wire [13:0]P;
  wire RSTA;
  wire \add_ln700_29_reg_2506[13]_i_10_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_11_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_12_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_13_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_16_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_17_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_18_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_21_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_22_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_23_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_24_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_2_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_3_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_4_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_5_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_6_n_0 ;
  wire [5:0]\add_ln700_29_reg_2506[13]_i_7_0 ;
  wire [5:0]\add_ln700_29_reg_2506[13]_i_7_1 ;
  wire \add_ln700_29_reg_2506[13]_i_7_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_8_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_9_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_10_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_11_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_12_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_13_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_14_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_15_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_16_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_17_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_18_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_19_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_20_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_21_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_2_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_3_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_4_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_5_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_6_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_7_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_8_n_0 ;
  wire \add_ln700_29_reg_2506[7]_i_9_n_0 ;
  wire [7:0]\add_ln700_29_reg_2506_reg[13] ;
  wire \add_ln700_29_reg_2506_reg[13]_i_1_n_3 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_1_n_4 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_1_n_5 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_1_n_6 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_1_n_7 ;
  wire \add_ln700_29_reg_2506_reg[7]_i_1_n_0 ;
  wire \add_ln700_29_reg_2506_reg[7]_i_1_n_1 ;
  wire \add_ln700_29_reg_2506_reg[7]_i_1_n_2 ;
  wire \add_ln700_29_reg_2506_reg[7]_i_1_n_3 ;
  wire \add_ln700_29_reg_2506_reg[7]_i_1_n_4 ;
  wire \add_ln700_29_reg_2506_reg[7]_i_1_n_5 ;
  wire \add_ln700_29_reg_2506_reg[7]_i_1_n_6 ;
  wire \add_ln700_29_reg_2506_reg[7]_i_1_n_7 ;
  wire ap_clk;
  wire [17:0]ap_clk_0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [7:5]\NLW_add_ln700_29_reg_2506_reg[13]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln700_29_reg_2506_reg[13]_i_1_O_UNCONNECTED ;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_29_reg_2506[13]_i_10 
       (.I0(\add_ln700_29_reg_2506[13]_i_4_n_0 ),
        .I1(\add_ln700_29_reg_2506[13]_i_16_n_0 ),
        .I2(P[10]),
        .I3(\add_ln700_29_reg_2506[13]_i_7_0 [1]),
        .I4(\add_ln700_29_reg_2506[13]_i_7_1 [1]),
        .I5(p_n_96),
        .O(\add_ln700_29_reg_2506[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_29_reg_2506[13]_i_11 
       (.I0(\add_ln700_29_reg_2506[13]_i_5_n_0 ),
        .I1(\add_ln700_29_reg_2506[13]_i_17_n_0 ),
        .I2(P[9]),
        .I3(\add_ln700_29_reg_2506[13]_i_7_0 [0]),
        .I4(\add_ln700_29_reg_2506[13]_i_7_1 [0]),
        .I5(p_n_97),
        .O(\add_ln700_29_reg_2506[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_29_reg_2506[13]_i_12 
       (.I0(\add_ln700_29_reg_2506[13]_i_6_n_0 ),
        .I1(\add_ln700_29_reg_2506[13]_i_18_n_0 ),
        .I2(P[8]),
        .I3(\add_ln700_29_reg_2506_reg[13] [7]),
        .I4(O[7]),
        .I5(p_n_98),
        .O(\add_ln700_29_reg_2506[13]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_29_reg_2506[13]_i_13 
       (.I0(p_n_94),
        .I1(\add_ln700_29_reg_2506[13]_i_7_0 [3]),
        .I2(\add_ln700_29_reg_2506[13]_i_7_1 [3]),
        .O(\add_ln700_29_reg_2506[13]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_29_reg_2506[13]_i_16 
       (.I0(p_n_95),
        .I1(\add_ln700_29_reg_2506[13]_i_7_0 [2]),
        .I2(\add_ln700_29_reg_2506[13]_i_7_1 [2]),
        .O(\add_ln700_29_reg_2506[13]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_29_reg_2506[13]_i_17 
       (.I0(p_n_96),
        .I1(\add_ln700_29_reg_2506[13]_i_7_0 [1]),
        .I2(\add_ln700_29_reg_2506[13]_i_7_1 [1]),
        .O(\add_ln700_29_reg_2506[13]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_29_reg_2506[13]_i_18 
       (.I0(p_n_97),
        .I1(\add_ln700_29_reg_2506[13]_i_7_0 [0]),
        .I2(\add_ln700_29_reg_2506[13]_i_7_1 [0]),
        .O(\add_ln700_29_reg_2506[13]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_29_reg_2506[13]_i_2 
       (.I0(P[11]),
        .I1(\add_ln700_29_reg_2506[13]_i_13_n_0 ),
        .I2(p_n_95),
        .I3(\add_ln700_29_reg_2506[13]_i_7_1 [2]),
        .I4(\add_ln700_29_reg_2506[13]_i_7_0 [2]),
        .O(\add_ln700_29_reg_2506[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_29_reg_2506[13]_i_21 
       (.I0(p_n_98),
        .I1(\add_ln700_29_reg_2506_reg[13] [7]),
        .I2(O[7]),
        .O(\add_ln700_29_reg_2506[13]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_22 
       (.I0(\add_ln700_29_reg_2506[13]_i_7_0 [3]),
        .I1(\add_ln700_29_reg_2506[13]_i_7_1 [3]),
        .I2(p_n_94),
        .O(\add_ln700_29_reg_2506[13]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_23 
       (.I0(\add_ln700_29_reg_2506[13]_i_7_1 [5]),
        .I1(\add_ln700_29_reg_2506[13]_i_7_0 [5]),
        .I2(p_n_92),
        .I3(P[13]),
        .O(\add_ln700_29_reg_2506[13]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_29_reg_2506[13]_i_24 
       (.I0(p_n_93),
        .I1(\add_ln700_29_reg_2506[13]_i_7_0 [4]),
        .I2(\add_ln700_29_reg_2506[13]_i_7_1 [4]),
        .O(\add_ln700_29_reg_2506[13]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_29_reg_2506[13]_i_3 
       (.I0(P[10]),
        .I1(\add_ln700_29_reg_2506[13]_i_16_n_0 ),
        .I2(p_n_96),
        .I3(\add_ln700_29_reg_2506[13]_i_7_1 [1]),
        .I4(\add_ln700_29_reg_2506[13]_i_7_0 [1]),
        .O(\add_ln700_29_reg_2506[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_29_reg_2506[13]_i_4 
       (.I0(P[9]),
        .I1(\add_ln700_29_reg_2506[13]_i_17_n_0 ),
        .I2(p_n_97),
        .I3(\add_ln700_29_reg_2506[13]_i_7_1 [0]),
        .I4(\add_ln700_29_reg_2506[13]_i_7_0 [0]),
        .O(\add_ln700_29_reg_2506[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_29_reg_2506[13]_i_5 
       (.I0(P[8]),
        .I1(\add_ln700_29_reg_2506[13]_i_18_n_0 ),
        .I2(p_n_98),
        .I3(O[7]),
        .I4(\add_ln700_29_reg_2506_reg[13] [7]),
        .O(\add_ln700_29_reg_2506[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_29_reg_2506[13]_i_6 
       (.I0(P[7]),
        .I1(\add_ln700_29_reg_2506[13]_i_21_n_0 ),
        .I2(p_n_99),
        .I3(O[6]),
        .I4(\add_ln700_29_reg_2506_reg[13] [6]),
        .O(\add_ln700_29_reg_2506[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln700_29_reg_2506[13]_i_7 
       (.I0(\add_ln700_29_reg_2506[13]_i_22_n_0 ),
        .I1(P[12]),
        .I2(\add_ln700_29_reg_2506[13]_i_23_n_0 ),
        .I3(\add_ln700_29_reg_2506[13]_i_7_0 [4]),
        .I4(\add_ln700_29_reg_2506[13]_i_7_1 [4]),
        .I5(p_n_93),
        .O(\add_ln700_29_reg_2506[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_29_reg_2506[13]_i_8 
       (.I0(\add_ln700_29_reg_2506[13]_i_2_n_0 ),
        .I1(\add_ln700_29_reg_2506[13]_i_24_n_0 ),
        .I2(P[12]),
        .I3(\add_ln700_29_reg_2506[13]_i_7_0 [3]),
        .I4(\add_ln700_29_reg_2506[13]_i_7_1 [3]),
        .I5(p_n_94),
        .O(\add_ln700_29_reg_2506[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_29_reg_2506[13]_i_9 
       (.I0(\add_ln700_29_reg_2506[13]_i_3_n_0 ),
        .I1(\add_ln700_29_reg_2506[13]_i_13_n_0 ),
        .I2(P[11]),
        .I3(\add_ln700_29_reg_2506[13]_i_7_0 [2]),
        .I4(\add_ln700_29_reg_2506[13]_i_7_1 [2]),
        .I5(p_n_95),
        .O(\add_ln700_29_reg_2506[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_29_reg_2506[7]_i_10 
       (.I0(\add_ln700_29_reg_2506[7]_i_3_n_0 ),
        .I1(\add_ln700_29_reg_2506[7]_i_17_n_0 ),
        .I2(P[6]),
        .I3(\add_ln700_29_reg_2506_reg[13] [5]),
        .I4(O[5]),
        .I5(p_n_100),
        .O(\add_ln700_29_reg_2506[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_29_reg_2506[7]_i_11 
       (.I0(\add_ln700_29_reg_2506[7]_i_4_n_0 ),
        .I1(\add_ln700_29_reg_2506[7]_i_18_n_0 ),
        .I2(P[5]),
        .I3(\add_ln700_29_reg_2506_reg[13] [4]),
        .I4(O[4]),
        .I5(p_n_101),
        .O(\add_ln700_29_reg_2506[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_29_reg_2506[7]_i_12 
       (.I0(\add_ln700_29_reg_2506[7]_i_5_n_0 ),
        .I1(\add_ln700_29_reg_2506[7]_i_19_n_0 ),
        .I2(P[4]),
        .I3(\add_ln700_29_reg_2506_reg[13] [3]),
        .I4(O[3]),
        .I5(p_n_102),
        .O(\add_ln700_29_reg_2506[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_29_reg_2506[7]_i_13 
       (.I0(\add_ln700_29_reg_2506[7]_i_6_n_0 ),
        .I1(\add_ln700_29_reg_2506[7]_i_20_n_0 ),
        .I2(P[3]),
        .I3(\add_ln700_29_reg_2506_reg[13] [2]),
        .I4(O[2]),
        .I5(p_n_103),
        .O(\add_ln700_29_reg_2506[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln700_29_reg_2506[7]_i_14 
       (.I0(\add_ln700_29_reg_2506[7]_i_21_n_0 ),
        .I1(P[2]),
        .I2(p_n_104),
        .I3(\add_ln700_29_reg_2506_reg[13] [1]),
        .I4(O[1]),
        .I5(P[1]),
        .O(\add_ln700_29_reg_2506[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \add_ln700_29_reg_2506[7]_i_15 
       (.I0(\add_ln700_29_reg_2506[7]_i_8_n_0 ),
        .I1(p_n_105),
        .I2(O[0]),
        .I3(\add_ln700_29_reg_2506_reg[13] [0]),
        .O(\add_ln700_29_reg_2506[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[7]_i_16 
       (.I0(O[0]),
        .I1(\add_ln700_29_reg_2506_reg[13] [0]),
        .I2(p_n_105),
        .I3(P[0]),
        .O(\add_ln700_29_reg_2506[7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_29_reg_2506[7]_i_17 
       (.I0(p_n_99),
        .I1(\add_ln700_29_reg_2506_reg[13] [6]),
        .I2(O[6]),
        .O(\add_ln700_29_reg_2506[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_29_reg_2506[7]_i_18 
       (.I0(p_n_100),
        .I1(\add_ln700_29_reg_2506_reg[13] [5]),
        .I2(O[5]),
        .O(\add_ln700_29_reg_2506[7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_29_reg_2506[7]_i_19 
       (.I0(p_n_101),
        .I1(\add_ln700_29_reg_2506_reg[13] [4]),
        .I2(O[4]),
        .O(\add_ln700_29_reg_2506[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_29_reg_2506[7]_i_2 
       (.I0(P[6]),
        .I1(\add_ln700_29_reg_2506[7]_i_17_n_0 ),
        .I2(p_n_100),
        .I3(O[5]),
        .I4(\add_ln700_29_reg_2506_reg[13] [5]),
        .O(\add_ln700_29_reg_2506[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_29_reg_2506[7]_i_20 
       (.I0(p_n_102),
        .I1(\add_ln700_29_reg_2506_reg[13] [3]),
        .I2(O[3]),
        .O(\add_ln700_29_reg_2506[7]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_29_reg_2506[7]_i_21 
       (.I0(p_n_103),
        .I1(\add_ln700_29_reg_2506_reg[13] [2]),
        .I2(O[2]),
        .O(\add_ln700_29_reg_2506[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_29_reg_2506[7]_i_3 
       (.I0(P[5]),
        .I1(\add_ln700_29_reg_2506[7]_i_18_n_0 ),
        .I2(p_n_101),
        .I3(O[4]),
        .I4(\add_ln700_29_reg_2506_reg[13] [4]),
        .O(\add_ln700_29_reg_2506[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_29_reg_2506[7]_i_4 
       (.I0(P[4]),
        .I1(\add_ln700_29_reg_2506[7]_i_19_n_0 ),
        .I2(p_n_102),
        .I3(O[3]),
        .I4(\add_ln700_29_reg_2506_reg[13] [3]),
        .O(\add_ln700_29_reg_2506[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_29_reg_2506[7]_i_5 
       (.I0(P[3]),
        .I1(\add_ln700_29_reg_2506[7]_i_20_n_0 ),
        .I2(p_n_103),
        .I3(O[2]),
        .I4(\add_ln700_29_reg_2506_reg[13] [2]),
        .O(\add_ln700_29_reg_2506[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_29_reg_2506[7]_i_6 
       (.I0(P[2]),
        .I1(\add_ln700_29_reg_2506[7]_i_21_n_0 ),
        .I2(p_n_104),
        .I3(O[1]),
        .I4(\add_ln700_29_reg_2506_reg[13] [1]),
        .O(\add_ln700_29_reg_2506[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln700_29_reg_2506[7]_i_7 
       (.I0(p_n_104),
        .I1(O[1]),
        .I2(\add_ln700_29_reg_2506_reg[13] [1]),
        .I3(P[2]),
        .I4(\add_ln700_29_reg_2506[7]_i_21_n_0 ),
        .O(\add_ln700_29_reg_2506[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[7]_i_8 
       (.I0(O[1]),
        .I1(\add_ln700_29_reg_2506_reg[13] [1]),
        .I2(p_n_104),
        .I3(P[1]),
        .O(\add_ln700_29_reg_2506[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_29_reg_2506[7]_i_9 
       (.I0(\add_ln700_29_reg_2506[7]_i_2_n_0 ),
        .I1(\add_ln700_29_reg_2506[13]_i_21_n_0 ),
        .I2(P[7]),
        .I3(\add_ln700_29_reg_2506_reg[13] [6]),
        .I4(O[6]),
        .I5(p_n_99),
        .O(\add_ln700_29_reg_2506[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_29_reg_2506_reg[13]_i_1 
       (.CI(\add_ln700_29_reg_2506_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln700_29_reg_2506_reg[13]_i_1_CO_UNCONNECTED [7:5],\add_ln700_29_reg_2506_reg[13]_i_1_n_3 ,\add_ln700_29_reg_2506_reg[13]_i_1_n_4 ,\add_ln700_29_reg_2506_reg[13]_i_1_n_5 ,\add_ln700_29_reg_2506_reg[13]_i_1_n_6 ,\add_ln700_29_reg_2506_reg[13]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln700_29_reg_2506[13]_i_2_n_0 ,\add_ln700_29_reg_2506[13]_i_3_n_0 ,\add_ln700_29_reg_2506[13]_i_4_n_0 ,\add_ln700_29_reg_2506[13]_i_5_n_0 ,\add_ln700_29_reg_2506[13]_i_6_n_0 }),
        .O({\NLW_add_ln700_29_reg_2506_reg[13]_i_1_O_UNCONNECTED [7:6],D[13:8]}),
        .S({1'b0,1'b0,\add_ln700_29_reg_2506[13]_i_7_n_0 ,\add_ln700_29_reg_2506[13]_i_8_n_0 ,\add_ln700_29_reg_2506[13]_i_9_n_0 ,\add_ln700_29_reg_2506[13]_i_10_n_0 ,\add_ln700_29_reg_2506[13]_i_11_n_0 ,\add_ln700_29_reg_2506[13]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_29_reg_2506_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln700_29_reg_2506_reg[7]_i_1_n_0 ,\add_ln700_29_reg_2506_reg[7]_i_1_n_1 ,\add_ln700_29_reg_2506_reg[7]_i_1_n_2 ,\add_ln700_29_reg_2506_reg[7]_i_1_n_3 ,\add_ln700_29_reg_2506_reg[7]_i_1_n_4 ,\add_ln700_29_reg_2506_reg[7]_i_1_n_5 ,\add_ln700_29_reg_2506_reg[7]_i_1_n_6 ,\add_ln700_29_reg_2506_reg[7]_i_1_n_7 }),
        .DI({\add_ln700_29_reg_2506[7]_i_2_n_0 ,\add_ln700_29_reg_2506[7]_i_3_n_0 ,\add_ln700_29_reg_2506[7]_i_4_n_0 ,\add_ln700_29_reg_2506[7]_i_5_n_0 ,\add_ln700_29_reg_2506[7]_i_6_n_0 ,\add_ln700_29_reg_2506[7]_i_7_n_0 ,\add_ln700_29_reg_2506[7]_i_8_n_0 ,P[0]}),
        .O(D[7:0]),
        .S({\add_ln700_29_reg_2506[7]_i_9_n_0 ,\add_ln700_29_reg_2506[7]_i_10_n_0 ,\add_ln700_29_reg_2506[7]_i_11_n_0 ,\add_ln700_29_reg_2506[7]_i_12_n_0 ,\add_ln700_29_reg_2506[7]_i_13_n_0 ,\add_ln700_29_reg_2506[7]_i_14_n_0 ,\add_ln700_29_reg_2506[7]_i_15_n_0 ,\add_ln700_29_reg_2506[7]_i_16_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(ap_clk_0),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(BCOUT),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_34
   (BCOUT,
    P,
    S,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln700_14_reg_2501_reg[13]_i_14 ,
    \add_ln700_14_reg_2501_reg[13]_i_14_0 );
  output [17:0]BCOUT;
  output [12:0]P;
  output [0:0]S;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln700_14_reg_2501_reg[13]_i_14 ;
  input [1:0]\add_ln700_14_reg_2501_reg[13]_i_14_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln700_14_reg_2501_reg[13]_i_14 ;
  wire [1:0]\add_ln700_14_reg_2501_reg[13]_i_14_0 ;
  wire ap_clk;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire p_n_92;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln700_14_reg_2501[13]_i_30 
       (.I0(P[12]),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14 [0]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_0 [0]),
        .I3(\add_ln700_14_reg_2501_reg[13]_i_14 [1]),
        .I4(\add_ln700_14_reg_2501_reg[13]_i_14_0 [1]),
        .I5(p_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(BCOUT),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(DSP_ALU_INST_2),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],p_n_92,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_35
   (BCOUT,
    P,
    S,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln700_14_reg_2501_reg[13]_i_15 ,
    \add_ln700_14_reg_2501_reg[13]_i_15_0 );
  output [17:0]BCOUT;
  output [12:0]P;
  output [0:0]S;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln700_14_reg_2501_reg[13]_i_15 ;
  input [1:0]\add_ln700_14_reg_2501_reg[13]_i_15_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln700_14_reg_2501_reg[13]_i_15 ;
  wire [1:0]\add_ln700_14_reg_2501_reg[13]_i_15_0 ;
  wire ap_clk;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire p_n_92;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln700_14_reg_2501[13]_i_41 
       (.I0(P[12]),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15 [0]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_0 [0]),
        .I3(\add_ln700_14_reg_2501_reg[13]_i_15 [1]),
        .I4(\add_ln700_14_reg_2501_reg[13]_i_15_0 [1]),
        .I5(p_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(BCOUT),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(DSP_ALU_INST_2),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],p_n_92,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_36
   (P,
    ap_clk_0,
    O,
    \add_ln700_14_reg_2501[13]_i_35_0 ,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \add_ln700_14_reg_2501_reg[13]_i_14_0 ,
    \add_ln700_14_reg_2501_reg[13]_i_14_1 );
  output [1:0]P;
  output [17:0]ap_clk_0;
  output [7:0]O;
  output [5:0]\add_ln700_14_reg_2501[13]_i_35_0 ;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\add_ln700_14_reg_2501_reg[13]_i_14_0 ;
  input [12:0]\add_ln700_14_reg_2501_reg[13]_i_14_1 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]O;
  wire [1:0]P;
  wire RSTA;
  wire [0:0]S;
  wire \add_ln700_14_reg_2501[13]_i_25_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_26_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_27_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_28_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_29_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_31_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_32_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_33_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_34_n_0 ;
  wire [5:0]\add_ln700_14_reg_2501[13]_i_35_0 ;
  wire \add_ln700_14_reg_2501[13]_i_35_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_47_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_48_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_49_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_50_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_51_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_52_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_53_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_54_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_55_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_56_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_57_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_58_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_59_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_60_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_61_n_0 ;
  wire [12:0]\add_ln700_14_reg_2501_reg[13]_i_14_0 ;
  wire [12:0]\add_ln700_14_reg_2501_reg[13]_i_14_1 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_14_n_3 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_14_n_4 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_14_n_5 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_14_n_6 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_14_n_7 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_19_n_0 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_19_n_1 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_19_n_2 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_19_n_3 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_19_n_4 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_19_n_5 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_19_n_6 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_19_n_7 ;
  wire ap_clk;
  wire [17:0]ap_clk_0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [7:5]\NLW_add_ln700_14_reg_2501_reg[13]_i_14_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln700_14_reg_2501_reg[13]_i_14_O_UNCONNECTED ;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_25 
       (.I0(p_n_94),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [11]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [11]),
        .O(\add_ln700_14_reg_2501[13]_i_25_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_26 
       (.I0(p_n_95),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [10]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [10]),
        .O(\add_ln700_14_reg_2501[13]_i_26_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_27 
       (.I0(p_n_96),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [9]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [9]),
        .O(\add_ln700_14_reg_2501[13]_i_27_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_28 
       (.I0(p_n_97),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [8]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [8]),
        .O(\add_ln700_14_reg_2501[13]_i_28_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_29 
       (.I0(p_n_98),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [7]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [7]),
        .O(\add_ln700_14_reg_2501[13]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_31 
       (.I0(\add_ln700_14_reg_2501[13]_i_25_n_0 ),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [12]),
        .I2(P[0]),
        .I3(\add_ln700_14_reg_2501_reg[13]_i_14_1 [12]),
        .O(\add_ln700_14_reg_2501[13]_i_31_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_32 
       (.I0(p_n_94),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [11]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [11]),
        .I3(\add_ln700_14_reg_2501[13]_i_26_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_32_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_33 
       (.I0(p_n_95),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [10]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [10]),
        .I3(\add_ln700_14_reg_2501[13]_i_27_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_33_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_34 
       (.I0(p_n_96),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [9]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [9]),
        .I3(\add_ln700_14_reg_2501[13]_i_28_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_34_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_35 
       (.I0(p_n_97),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [8]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [8]),
        .I3(\add_ln700_14_reg_2501[13]_i_29_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_35_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_47 
       (.I0(p_n_99),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [6]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [6]),
        .O(\add_ln700_14_reg_2501[13]_i_47_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_48 
       (.I0(p_n_100),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [5]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [5]),
        .O(\add_ln700_14_reg_2501[13]_i_48_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_49 
       (.I0(p_n_101),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [4]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [4]),
        .O(\add_ln700_14_reg_2501[13]_i_49_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_50 
       (.I0(p_n_102),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [3]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [3]),
        .O(\add_ln700_14_reg_2501[13]_i_50_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_51 
       (.I0(p_n_103),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [2]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [2]),
        .O(\add_ln700_14_reg_2501[13]_i_51_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_52 
       (.I0(p_n_104),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [1]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [1]),
        .O(\add_ln700_14_reg_2501[13]_i_52_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_53 
       (.I0(p_n_105),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [0]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [0]),
        .O(\add_ln700_14_reg_2501[13]_i_53_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_54 
       (.I0(p_n_98),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [7]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [7]),
        .I3(\add_ln700_14_reg_2501[13]_i_47_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_54_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_55 
       (.I0(p_n_99),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [6]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [6]),
        .I3(\add_ln700_14_reg_2501[13]_i_48_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_55_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_56 
       (.I0(p_n_100),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [5]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [5]),
        .I3(\add_ln700_14_reg_2501[13]_i_49_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_56_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_57 
       (.I0(p_n_101),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [4]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [4]),
        .I3(\add_ln700_14_reg_2501[13]_i_50_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_57_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_58 
       (.I0(p_n_102),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [3]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [3]),
        .I3(\add_ln700_14_reg_2501[13]_i_51_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_58_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_59 
       (.I0(p_n_103),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [2]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [2]),
        .I3(\add_ln700_14_reg_2501[13]_i_52_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_59_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_60 
       (.I0(p_n_104),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [1]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [1]),
        .I3(\add_ln700_14_reg_2501[13]_i_53_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_60_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_14_reg_2501[13]_i_61 
       (.I0(p_n_105),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_14_0 [0]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_14_1 [0]),
        .O(\add_ln700_14_reg_2501[13]_i_61_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_14_reg_2501_reg[13]_i_14 
       (.CI(\add_ln700_14_reg_2501_reg[13]_i_19_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln700_14_reg_2501_reg[13]_i_14_CO_UNCONNECTED [7:5],\add_ln700_14_reg_2501_reg[13]_i_14_n_3 ,\add_ln700_14_reg_2501_reg[13]_i_14_n_4 ,\add_ln700_14_reg_2501_reg[13]_i_14_n_5 ,\add_ln700_14_reg_2501_reg[13]_i_14_n_6 ,\add_ln700_14_reg_2501_reg[13]_i_14_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln700_14_reg_2501[13]_i_25_n_0 ,\add_ln700_14_reg_2501[13]_i_26_n_0 ,\add_ln700_14_reg_2501[13]_i_27_n_0 ,\add_ln700_14_reg_2501[13]_i_28_n_0 ,\add_ln700_14_reg_2501[13]_i_29_n_0 }),
        .O({\NLW_add_ln700_14_reg_2501_reg[13]_i_14_O_UNCONNECTED [7:6],\add_ln700_14_reg_2501[13]_i_35_0 }),
        .S({1'b0,1'b0,S,\add_ln700_14_reg_2501[13]_i_31_n_0 ,\add_ln700_14_reg_2501[13]_i_32_n_0 ,\add_ln700_14_reg_2501[13]_i_33_n_0 ,\add_ln700_14_reg_2501[13]_i_34_n_0 ,\add_ln700_14_reg_2501[13]_i_35_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_14_reg_2501_reg[13]_i_19 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln700_14_reg_2501_reg[13]_i_19_n_0 ,\add_ln700_14_reg_2501_reg[13]_i_19_n_1 ,\add_ln700_14_reg_2501_reg[13]_i_19_n_2 ,\add_ln700_14_reg_2501_reg[13]_i_19_n_3 ,\add_ln700_14_reg_2501_reg[13]_i_19_n_4 ,\add_ln700_14_reg_2501_reg[13]_i_19_n_5 ,\add_ln700_14_reg_2501_reg[13]_i_19_n_6 ,\add_ln700_14_reg_2501_reg[13]_i_19_n_7 }),
        .DI({\add_ln700_14_reg_2501[13]_i_47_n_0 ,\add_ln700_14_reg_2501[13]_i_48_n_0 ,\add_ln700_14_reg_2501[13]_i_49_n_0 ,\add_ln700_14_reg_2501[13]_i_50_n_0 ,\add_ln700_14_reg_2501[13]_i_51_n_0 ,\add_ln700_14_reg_2501[13]_i_52_n_0 ,\add_ln700_14_reg_2501[13]_i_53_n_0 ,1'b0}),
        .O(O),
        .S({\add_ln700_14_reg_2501[13]_i_54_n_0 ,\add_ln700_14_reg_2501[13]_i_55_n_0 ,\add_ln700_14_reg_2501[13]_i_56_n_0 ,\add_ln700_14_reg_2501[13]_i_57_n_0 ,\add_ln700_14_reg_2501[13]_i_58_n_0 ,\add_ln700_14_reg_2501[13]_i_59_n_0 ,\add_ln700_14_reg_2501[13]_i_60_n_0 ,\add_ln700_14_reg_2501[13]_i_61_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(ap_clk_0),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(BCOUT),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_37
   (BCOUT,
    P,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [17:0]BCOUT;
  output [13:0]P;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(BCOUT),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(DSP_ALU_INST_2),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_38
   (P,
    ap_clk_0,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  output [17:0]ap_clk_0;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;
  wire [17:0]ap_clk_0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(ap_clk_0),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(BCOUT),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_39
   (P,
    S,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    BCOUT,
    DSP_ALU_INST_2,
    \add_ln700_60_reg_2521_reg[13]_i_14 ,
    \add_ln700_60_reg_2521_reg[13]_i_14_0 );
  output [12:0]P;
  output [0:0]S;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\add_ln700_60_reg_2521_reg[13]_i_14 ;
  input [1:0]\add_ln700_60_reg_2521_reg[13]_i_14_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [12:0]P;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln700_60_reg_2521_reg[13]_i_14 ;
  wire [1:0]\add_ln700_60_reg_2521_reg[13]_i_14_0 ;
  wire ap_clk;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire p_n_92;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln700_60_reg_2521[13]_i_30 
       (.I0(P[12]),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14 [0]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_0 [0]),
        .I3(\add_ln700_60_reg_2521_reg[13]_i_14 [1]),
        .I4(\add_ln700_60_reg_2521_reg[13]_i_14_0 [1]),
        .I5(p_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(BCOUT),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],p_n_92,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_40
   (BCOUT,
    P,
    S,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln700_60_reg_2521_reg[13]_i_15 ,
    \add_ln700_60_reg_2521_reg[13]_i_15_0 );
  output [17:0]BCOUT;
  output [12:0]P;
  output [0:0]S;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln700_60_reg_2521_reg[13]_i_15 ;
  input [1:0]\add_ln700_60_reg_2521_reg[13]_i_15_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln700_60_reg_2521_reg[13]_i_15 ;
  wire [1:0]\add_ln700_60_reg_2521_reg[13]_i_15_0 ;
  wire ap_clk;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire p_n_92;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln700_60_reg_2521[13]_i_41 
       (.I0(P[12]),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15 [0]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_0 [0]),
        .I3(\add_ln700_60_reg_2521_reg[13]_i_15 [1]),
        .I4(\add_ln700_60_reg_2521_reg[13]_i_15_0 [1]),
        .I5(p_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(BCOUT),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(DSP_ALU_INST_2),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],p_n_92,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_41
   (P,
    ap_clk_0,
    O,
    \add_ln700_60_reg_2521[13]_i_35_0 ,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \add_ln700_60_reg_2521_reg[13]_i_14_0 ,
    \add_ln700_60_reg_2521_reg[13]_i_14_1 );
  output [1:0]P;
  output [17:0]ap_clk_0;
  output [7:0]O;
  output [5:0]\add_ln700_60_reg_2521[13]_i_35_0 ;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\add_ln700_60_reg_2521_reg[13]_i_14_0 ;
  input [12:0]\add_ln700_60_reg_2521_reg[13]_i_14_1 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]O;
  wire [1:0]P;
  wire RSTA;
  wire [0:0]S;
  wire \add_ln700_60_reg_2521[13]_i_25_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_26_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_27_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_28_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_29_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_31_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_32_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_33_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_34_n_0 ;
  wire [5:0]\add_ln700_60_reg_2521[13]_i_35_0 ;
  wire \add_ln700_60_reg_2521[13]_i_35_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_47_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_48_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_49_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_50_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_51_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_52_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_53_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_54_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_55_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_56_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_57_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_58_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_59_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_60_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_61_n_0 ;
  wire [12:0]\add_ln700_60_reg_2521_reg[13]_i_14_0 ;
  wire [12:0]\add_ln700_60_reg_2521_reg[13]_i_14_1 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_14_n_3 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_14_n_4 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_14_n_5 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_14_n_6 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_14_n_7 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_19_n_0 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_19_n_1 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_19_n_2 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_19_n_3 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_19_n_4 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_19_n_5 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_19_n_6 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_19_n_7 ;
  wire ap_clk;
  wire [17:0]ap_clk_0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [7:5]\NLW_add_ln700_60_reg_2521_reg[13]_i_14_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln700_60_reg_2521_reg[13]_i_14_O_UNCONNECTED ;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_25 
       (.I0(p_n_94),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [11]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [11]),
        .O(\add_ln700_60_reg_2521[13]_i_25_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_26 
       (.I0(p_n_95),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [10]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [10]),
        .O(\add_ln700_60_reg_2521[13]_i_26_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_27 
       (.I0(p_n_96),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [9]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [9]),
        .O(\add_ln700_60_reg_2521[13]_i_27_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_28 
       (.I0(p_n_97),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [8]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [8]),
        .O(\add_ln700_60_reg_2521[13]_i_28_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_29 
       (.I0(p_n_98),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [7]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [7]),
        .O(\add_ln700_60_reg_2521[13]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_31 
       (.I0(\add_ln700_60_reg_2521[13]_i_25_n_0 ),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [12]),
        .I2(P[0]),
        .I3(\add_ln700_60_reg_2521_reg[13]_i_14_1 [12]),
        .O(\add_ln700_60_reg_2521[13]_i_31_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_32 
       (.I0(p_n_94),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [11]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [11]),
        .I3(\add_ln700_60_reg_2521[13]_i_26_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_32_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_33 
       (.I0(p_n_95),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [10]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [10]),
        .I3(\add_ln700_60_reg_2521[13]_i_27_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_33_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_34 
       (.I0(p_n_96),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [9]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [9]),
        .I3(\add_ln700_60_reg_2521[13]_i_28_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_34_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_35 
       (.I0(p_n_97),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [8]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [8]),
        .I3(\add_ln700_60_reg_2521[13]_i_29_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_35_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_47 
       (.I0(p_n_99),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [6]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [6]),
        .O(\add_ln700_60_reg_2521[13]_i_47_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_48 
       (.I0(p_n_100),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [5]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [5]),
        .O(\add_ln700_60_reg_2521[13]_i_48_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_49 
       (.I0(p_n_101),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [4]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [4]),
        .O(\add_ln700_60_reg_2521[13]_i_49_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_50 
       (.I0(p_n_102),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [3]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [3]),
        .O(\add_ln700_60_reg_2521[13]_i_50_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_51 
       (.I0(p_n_103),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [2]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [2]),
        .O(\add_ln700_60_reg_2521[13]_i_51_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_52 
       (.I0(p_n_104),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [1]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [1]),
        .O(\add_ln700_60_reg_2521[13]_i_52_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_53 
       (.I0(p_n_105),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [0]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [0]),
        .O(\add_ln700_60_reg_2521[13]_i_53_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_54 
       (.I0(p_n_98),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [7]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [7]),
        .I3(\add_ln700_60_reg_2521[13]_i_47_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_54_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_55 
       (.I0(p_n_99),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [6]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [6]),
        .I3(\add_ln700_60_reg_2521[13]_i_48_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_55_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_56 
       (.I0(p_n_100),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [5]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [5]),
        .I3(\add_ln700_60_reg_2521[13]_i_49_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_56_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_57 
       (.I0(p_n_101),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [4]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [4]),
        .I3(\add_ln700_60_reg_2521[13]_i_50_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_57_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_58 
       (.I0(p_n_102),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [3]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [3]),
        .I3(\add_ln700_60_reg_2521[13]_i_51_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_58_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_59 
       (.I0(p_n_103),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [2]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [2]),
        .I3(\add_ln700_60_reg_2521[13]_i_52_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_59_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_60 
       (.I0(p_n_104),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [1]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [1]),
        .I3(\add_ln700_60_reg_2521[13]_i_53_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_60_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_60_reg_2521[13]_i_61 
       (.I0(p_n_105),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_14_0 [0]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_14_1 [0]),
        .O(\add_ln700_60_reg_2521[13]_i_61_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_60_reg_2521_reg[13]_i_14 
       (.CI(\add_ln700_60_reg_2521_reg[13]_i_19_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln700_60_reg_2521_reg[13]_i_14_CO_UNCONNECTED [7:5],\add_ln700_60_reg_2521_reg[13]_i_14_n_3 ,\add_ln700_60_reg_2521_reg[13]_i_14_n_4 ,\add_ln700_60_reg_2521_reg[13]_i_14_n_5 ,\add_ln700_60_reg_2521_reg[13]_i_14_n_6 ,\add_ln700_60_reg_2521_reg[13]_i_14_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln700_60_reg_2521[13]_i_25_n_0 ,\add_ln700_60_reg_2521[13]_i_26_n_0 ,\add_ln700_60_reg_2521[13]_i_27_n_0 ,\add_ln700_60_reg_2521[13]_i_28_n_0 ,\add_ln700_60_reg_2521[13]_i_29_n_0 }),
        .O({\NLW_add_ln700_60_reg_2521_reg[13]_i_14_O_UNCONNECTED [7:6],\add_ln700_60_reg_2521[13]_i_35_0 }),
        .S({1'b0,1'b0,S,\add_ln700_60_reg_2521[13]_i_31_n_0 ,\add_ln700_60_reg_2521[13]_i_32_n_0 ,\add_ln700_60_reg_2521[13]_i_33_n_0 ,\add_ln700_60_reg_2521[13]_i_34_n_0 ,\add_ln700_60_reg_2521[13]_i_35_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_60_reg_2521_reg[13]_i_19 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln700_60_reg_2521_reg[13]_i_19_n_0 ,\add_ln700_60_reg_2521_reg[13]_i_19_n_1 ,\add_ln700_60_reg_2521_reg[13]_i_19_n_2 ,\add_ln700_60_reg_2521_reg[13]_i_19_n_3 ,\add_ln700_60_reg_2521_reg[13]_i_19_n_4 ,\add_ln700_60_reg_2521_reg[13]_i_19_n_5 ,\add_ln700_60_reg_2521_reg[13]_i_19_n_6 ,\add_ln700_60_reg_2521_reg[13]_i_19_n_7 }),
        .DI({\add_ln700_60_reg_2521[13]_i_47_n_0 ,\add_ln700_60_reg_2521[13]_i_48_n_0 ,\add_ln700_60_reg_2521[13]_i_49_n_0 ,\add_ln700_60_reg_2521[13]_i_50_n_0 ,\add_ln700_60_reg_2521[13]_i_51_n_0 ,\add_ln700_60_reg_2521[13]_i_52_n_0 ,\add_ln700_60_reg_2521[13]_i_53_n_0 ,1'b0}),
        .O(O),
        .S({\add_ln700_60_reg_2521[13]_i_54_n_0 ,\add_ln700_60_reg_2521[13]_i_55_n_0 ,\add_ln700_60_reg_2521[13]_i_56_n_0 ,\add_ln700_60_reg_2521[13]_i_57_n_0 ,\add_ln700_60_reg_2521[13]_i_58_n_0 ,\add_ln700_60_reg_2521[13]_i_59_n_0 ,\add_ln700_60_reg_2521[13]_i_60_n_0 ,\add_ln700_60_reg_2521[13]_i_61_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(ap_clk_0),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(BCOUT),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_42
   (BCOUT,
    P,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [17:0]BCOUT;
  output [13:0]P;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(BCOUT),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(DSP_ALU_INST_2),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_43
   (BCOUT,
    P,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [17:0]BCOUT;
  output [13:0]P;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(BCOUT),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(DSP_ALU_INST_2),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_44
   (P,
    ap_clk_0,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  output [17:0]ap_clk_0;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;
  wire [17:0]ap_clk_0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(ap_clk_0),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(BCOUT),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_45
   (BCOUT,
    P,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [17:0]BCOUT;
  output [13:0]P;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(BCOUT),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(DSP_ALU_INST_2),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_46
   (P,
    ap_clk_0,
    \add_ln700_60_reg_2521[13]_i_76_0 ,
    \add_ln700_60_reg_2521[13]_i_46_0 ,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \add_ln700_60_reg_2521_reg[13]_i_15_0 ,
    \add_ln700_60_reg_2521_reg[13]_i_15_1 );
  output [1:0]P;
  output [17:0]ap_clk_0;
  output [7:0]\add_ln700_60_reg_2521[13]_i_76_0 ;
  output [5:0]\add_ln700_60_reg_2521[13]_i_46_0 ;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\add_ln700_60_reg_2521_reg[13]_i_15_0 ;
  input [12:0]\add_ln700_60_reg_2521_reg[13]_i_15_1 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [1:0]P;
  wire RSTA;
  wire [0:0]S;
  wire \add_ln700_60_reg_2521[13]_i_36_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_37_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_38_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_39_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_40_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_42_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_43_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_44_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_45_n_0 ;
  wire [5:0]\add_ln700_60_reg_2521[13]_i_46_0 ;
  wire \add_ln700_60_reg_2521[13]_i_46_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_62_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_63_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_64_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_65_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_66_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_67_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_68_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_69_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_70_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_71_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_72_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_73_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_74_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_75_n_0 ;
  wire [7:0]\add_ln700_60_reg_2521[13]_i_76_0 ;
  wire \add_ln700_60_reg_2521[13]_i_76_n_0 ;
  wire [12:0]\add_ln700_60_reg_2521_reg[13]_i_15_0 ;
  wire [12:0]\add_ln700_60_reg_2521_reg[13]_i_15_1 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_15_n_3 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_15_n_4 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_15_n_5 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_15_n_6 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_15_n_7 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_20_n_0 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_20_n_1 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_20_n_2 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_20_n_3 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_20_n_4 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_20_n_5 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_20_n_6 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_20_n_7 ;
  wire ap_clk;
  wire [17:0]ap_clk_0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [7:5]\NLW_add_ln700_60_reg_2521_reg[13]_i_15_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln700_60_reg_2521_reg[13]_i_15_O_UNCONNECTED ;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_36 
       (.I0(p_n_94),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [11]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [11]),
        .O(\add_ln700_60_reg_2521[13]_i_36_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_37 
       (.I0(p_n_95),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [10]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [10]),
        .O(\add_ln700_60_reg_2521[13]_i_37_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_38 
       (.I0(p_n_96),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [9]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [9]),
        .O(\add_ln700_60_reg_2521[13]_i_38_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_39 
       (.I0(p_n_97),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [8]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [8]),
        .O(\add_ln700_60_reg_2521[13]_i_39_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_40 
       (.I0(p_n_98),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [7]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [7]),
        .O(\add_ln700_60_reg_2521[13]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_42 
       (.I0(\add_ln700_60_reg_2521[13]_i_36_n_0 ),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [12]),
        .I2(P[0]),
        .I3(\add_ln700_60_reg_2521_reg[13]_i_15_1 [12]),
        .O(\add_ln700_60_reg_2521[13]_i_42_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_43 
       (.I0(p_n_94),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [11]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [11]),
        .I3(\add_ln700_60_reg_2521[13]_i_37_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_43_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_44 
       (.I0(p_n_95),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [10]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [10]),
        .I3(\add_ln700_60_reg_2521[13]_i_38_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_44_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_45 
       (.I0(p_n_96),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [9]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [9]),
        .I3(\add_ln700_60_reg_2521[13]_i_39_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_45_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_46 
       (.I0(p_n_97),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [8]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [8]),
        .I3(\add_ln700_60_reg_2521[13]_i_40_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_46_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_62 
       (.I0(p_n_99),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [6]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [6]),
        .O(\add_ln700_60_reg_2521[13]_i_62_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_63 
       (.I0(p_n_100),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [5]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [5]),
        .O(\add_ln700_60_reg_2521[13]_i_63_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_64 
       (.I0(p_n_101),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [4]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [4]),
        .O(\add_ln700_60_reg_2521[13]_i_64_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_65 
       (.I0(p_n_102),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [3]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [3]),
        .O(\add_ln700_60_reg_2521[13]_i_65_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_66 
       (.I0(p_n_103),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [2]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [2]),
        .O(\add_ln700_60_reg_2521[13]_i_66_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_67 
       (.I0(p_n_104),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [1]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [1]),
        .O(\add_ln700_60_reg_2521[13]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_68 
       (.I0(p_n_105),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [0]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [0]),
        .O(\add_ln700_60_reg_2521[13]_i_68_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_69 
       (.I0(p_n_98),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [7]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [7]),
        .I3(\add_ln700_60_reg_2521[13]_i_62_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_69_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_70 
       (.I0(p_n_99),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [6]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [6]),
        .I3(\add_ln700_60_reg_2521[13]_i_63_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_70_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_71 
       (.I0(p_n_100),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [5]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [5]),
        .I3(\add_ln700_60_reg_2521[13]_i_64_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_71_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_72 
       (.I0(p_n_101),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [4]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [4]),
        .I3(\add_ln700_60_reg_2521[13]_i_65_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_72_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_73 
       (.I0(p_n_102),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [3]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [3]),
        .I3(\add_ln700_60_reg_2521[13]_i_66_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_73_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_74 
       (.I0(p_n_103),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [2]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [2]),
        .I3(\add_ln700_60_reg_2521[13]_i_67_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_75 
       (.I0(p_n_104),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [1]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [1]),
        .I3(\add_ln700_60_reg_2521[13]_i_68_n_0 ),
        .O(\add_ln700_60_reg_2521[13]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_60_reg_2521[13]_i_76 
       (.I0(p_n_105),
        .I1(\add_ln700_60_reg_2521_reg[13]_i_15_0 [0]),
        .I2(\add_ln700_60_reg_2521_reg[13]_i_15_1 [0]),
        .O(\add_ln700_60_reg_2521[13]_i_76_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_60_reg_2521_reg[13]_i_15 
       (.CI(\add_ln700_60_reg_2521_reg[13]_i_20_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln700_60_reg_2521_reg[13]_i_15_CO_UNCONNECTED [7:5],\add_ln700_60_reg_2521_reg[13]_i_15_n_3 ,\add_ln700_60_reg_2521_reg[13]_i_15_n_4 ,\add_ln700_60_reg_2521_reg[13]_i_15_n_5 ,\add_ln700_60_reg_2521_reg[13]_i_15_n_6 ,\add_ln700_60_reg_2521_reg[13]_i_15_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln700_60_reg_2521[13]_i_36_n_0 ,\add_ln700_60_reg_2521[13]_i_37_n_0 ,\add_ln700_60_reg_2521[13]_i_38_n_0 ,\add_ln700_60_reg_2521[13]_i_39_n_0 ,\add_ln700_60_reg_2521[13]_i_40_n_0 }),
        .O({\NLW_add_ln700_60_reg_2521_reg[13]_i_15_O_UNCONNECTED [7:6],\add_ln700_60_reg_2521[13]_i_46_0 }),
        .S({1'b0,1'b0,S,\add_ln700_60_reg_2521[13]_i_42_n_0 ,\add_ln700_60_reg_2521[13]_i_43_n_0 ,\add_ln700_60_reg_2521[13]_i_44_n_0 ,\add_ln700_60_reg_2521[13]_i_45_n_0 ,\add_ln700_60_reg_2521[13]_i_46_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_60_reg_2521_reg[13]_i_20 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln700_60_reg_2521_reg[13]_i_20_n_0 ,\add_ln700_60_reg_2521_reg[13]_i_20_n_1 ,\add_ln700_60_reg_2521_reg[13]_i_20_n_2 ,\add_ln700_60_reg_2521_reg[13]_i_20_n_3 ,\add_ln700_60_reg_2521_reg[13]_i_20_n_4 ,\add_ln700_60_reg_2521_reg[13]_i_20_n_5 ,\add_ln700_60_reg_2521_reg[13]_i_20_n_6 ,\add_ln700_60_reg_2521_reg[13]_i_20_n_7 }),
        .DI({\add_ln700_60_reg_2521[13]_i_62_n_0 ,\add_ln700_60_reg_2521[13]_i_63_n_0 ,\add_ln700_60_reg_2521[13]_i_64_n_0 ,\add_ln700_60_reg_2521[13]_i_65_n_0 ,\add_ln700_60_reg_2521[13]_i_66_n_0 ,\add_ln700_60_reg_2521[13]_i_67_n_0 ,\add_ln700_60_reg_2521[13]_i_68_n_0 ,1'b0}),
        .O(\add_ln700_60_reg_2521[13]_i_76_0 ),
        .S({\add_ln700_60_reg_2521[13]_i_69_n_0 ,\add_ln700_60_reg_2521[13]_i_70_n_0 ,\add_ln700_60_reg_2521[13]_i_71_n_0 ,\add_ln700_60_reg_2521[13]_i_72_n_0 ,\add_ln700_60_reg_2521[13]_i_73_n_0 ,\add_ln700_60_reg_2521[13]_i_74_n_0 ,\add_ln700_60_reg_2521[13]_i_75_n_0 ,\add_ln700_60_reg_2521[13]_i_76_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(ap_clk_0),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(BCOUT),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_47
   (BCOUT,
    D,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    P,
    O,
    \add_ln700_60_reg_2521_reg[13] ,
    \add_ln700_60_reg_2521[13]_i_7_0 ,
    \add_ln700_60_reg_2521[13]_i_7_1 );
  output [17:0]BCOUT;
  output [13:0]D;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [13:0]P;
  input [7:0]O;
  input [7:0]\add_ln700_60_reg_2521_reg[13] ;
  input [5:0]\add_ln700_60_reg_2521[13]_i_7_0 ;
  input [5:0]\add_ln700_60_reg_2521[13]_i_7_1 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [13:0]D;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [7:0]O;
  wire [13:0]P;
  wire RSTA;
  wire \add_ln700_60_reg_2521[13]_i_10_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_11_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_12_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_13_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_16_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_17_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_18_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_21_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_22_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_23_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_24_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_2_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_3_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_4_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_5_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_6_n_0 ;
  wire [5:0]\add_ln700_60_reg_2521[13]_i_7_0 ;
  wire [5:0]\add_ln700_60_reg_2521[13]_i_7_1 ;
  wire \add_ln700_60_reg_2521[13]_i_7_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_8_n_0 ;
  wire \add_ln700_60_reg_2521[13]_i_9_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_10_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_11_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_12_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_13_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_14_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_15_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_16_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_17_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_18_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_19_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_20_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_21_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_2_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_3_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_4_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_5_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_6_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_7_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_8_n_0 ;
  wire \add_ln700_60_reg_2521[7]_i_9_n_0 ;
  wire [7:0]\add_ln700_60_reg_2521_reg[13] ;
  wire \add_ln700_60_reg_2521_reg[13]_i_1_n_3 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_1_n_4 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_1_n_5 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_1_n_6 ;
  wire \add_ln700_60_reg_2521_reg[13]_i_1_n_7 ;
  wire \add_ln700_60_reg_2521_reg[7]_i_1_n_0 ;
  wire \add_ln700_60_reg_2521_reg[7]_i_1_n_1 ;
  wire \add_ln700_60_reg_2521_reg[7]_i_1_n_2 ;
  wire \add_ln700_60_reg_2521_reg[7]_i_1_n_3 ;
  wire \add_ln700_60_reg_2521_reg[7]_i_1_n_4 ;
  wire \add_ln700_60_reg_2521_reg[7]_i_1_n_5 ;
  wire \add_ln700_60_reg_2521_reg[7]_i_1_n_6 ;
  wire \add_ln700_60_reg_2521_reg[7]_i_1_n_7 ;
  wire ap_clk;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [7:5]\NLW_add_ln700_60_reg_2521_reg[13]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln700_60_reg_2521_reg[13]_i_1_O_UNCONNECTED ;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_60_reg_2521[13]_i_10 
       (.I0(\add_ln700_60_reg_2521[13]_i_4_n_0 ),
        .I1(\add_ln700_60_reg_2521[13]_i_16_n_0 ),
        .I2(P[10]),
        .I3(\add_ln700_60_reg_2521[13]_i_7_0 [1]),
        .I4(\add_ln700_60_reg_2521[13]_i_7_1 [1]),
        .I5(p_n_96),
        .O(\add_ln700_60_reg_2521[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_60_reg_2521[13]_i_11 
       (.I0(\add_ln700_60_reg_2521[13]_i_5_n_0 ),
        .I1(\add_ln700_60_reg_2521[13]_i_17_n_0 ),
        .I2(P[9]),
        .I3(\add_ln700_60_reg_2521[13]_i_7_0 [0]),
        .I4(\add_ln700_60_reg_2521[13]_i_7_1 [0]),
        .I5(p_n_97),
        .O(\add_ln700_60_reg_2521[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_60_reg_2521[13]_i_12 
       (.I0(\add_ln700_60_reg_2521[13]_i_6_n_0 ),
        .I1(\add_ln700_60_reg_2521[13]_i_18_n_0 ),
        .I2(P[8]),
        .I3(\add_ln700_60_reg_2521_reg[13] [7]),
        .I4(O[7]),
        .I5(p_n_98),
        .O(\add_ln700_60_reg_2521[13]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_60_reg_2521[13]_i_13 
       (.I0(p_n_94),
        .I1(\add_ln700_60_reg_2521[13]_i_7_0 [3]),
        .I2(\add_ln700_60_reg_2521[13]_i_7_1 [3]),
        .O(\add_ln700_60_reg_2521[13]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_60_reg_2521[13]_i_16 
       (.I0(p_n_95),
        .I1(\add_ln700_60_reg_2521[13]_i_7_0 [2]),
        .I2(\add_ln700_60_reg_2521[13]_i_7_1 [2]),
        .O(\add_ln700_60_reg_2521[13]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_60_reg_2521[13]_i_17 
       (.I0(p_n_96),
        .I1(\add_ln700_60_reg_2521[13]_i_7_0 [1]),
        .I2(\add_ln700_60_reg_2521[13]_i_7_1 [1]),
        .O(\add_ln700_60_reg_2521[13]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_60_reg_2521[13]_i_18 
       (.I0(p_n_97),
        .I1(\add_ln700_60_reg_2521[13]_i_7_0 [0]),
        .I2(\add_ln700_60_reg_2521[13]_i_7_1 [0]),
        .O(\add_ln700_60_reg_2521[13]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_60_reg_2521[13]_i_2 
       (.I0(P[11]),
        .I1(\add_ln700_60_reg_2521[13]_i_13_n_0 ),
        .I2(p_n_95),
        .I3(\add_ln700_60_reg_2521[13]_i_7_1 [2]),
        .I4(\add_ln700_60_reg_2521[13]_i_7_0 [2]),
        .O(\add_ln700_60_reg_2521[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_60_reg_2521[13]_i_21 
       (.I0(p_n_98),
        .I1(\add_ln700_60_reg_2521_reg[13] [7]),
        .I2(O[7]),
        .O(\add_ln700_60_reg_2521[13]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_60_reg_2521[13]_i_22 
       (.I0(\add_ln700_60_reg_2521[13]_i_7_0 [3]),
        .I1(\add_ln700_60_reg_2521[13]_i_7_1 [3]),
        .I2(p_n_94),
        .O(\add_ln700_60_reg_2521[13]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[13]_i_23 
       (.I0(\add_ln700_60_reg_2521[13]_i_7_1 [5]),
        .I1(\add_ln700_60_reg_2521[13]_i_7_0 [5]),
        .I2(p_n_92),
        .I3(P[13]),
        .O(\add_ln700_60_reg_2521[13]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_60_reg_2521[13]_i_24 
       (.I0(p_n_93),
        .I1(\add_ln700_60_reg_2521[13]_i_7_0 [4]),
        .I2(\add_ln700_60_reg_2521[13]_i_7_1 [4]),
        .O(\add_ln700_60_reg_2521[13]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_60_reg_2521[13]_i_3 
       (.I0(P[10]),
        .I1(\add_ln700_60_reg_2521[13]_i_16_n_0 ),
        .I2(p_n_96),
        .I3(\add_ln700_60_reg_2521[13]_i_7_1 [1]),
        .I4(\add_ln700_60_reg_2521[13]_i_7_0 [1]),
        .O(\add_ln700_60_reg_2521[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_60_reg_2521[13]_i_4 
       (.I0(P[9]),
        .I1(\add_ln700_60_reg_2521[13]_i_17_n_0 ),
        .I2(p_n_97),
        .I3(\add_ln700_60_reg_2521[13]_i_7_1 [0]),
        .I4(\add_ln700_60_reg_2521[13]_i_7_0 [0]),
        .O(\add_ln700_60_reg_2521[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_60_reg_2521[13]_i_5 
       (.I0(P[8]),
        .I1(\add_ln700_60_reg_2521[13]_i_18_n_0 ),
        .I2(p_n_98),
        .I3(O[7]),
        .I4(\add_ln700_60_reg_2521_reg[13] [7]),
        .O(\add_ln700_60_reg_2521[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_60_reg_2521[13]_i_6 
       (.I0(P[7]),
        .I1(\add_ln700_60_reg_2521[13]_i_21_n_0 ),
        .I2(p_n_99),
        .I3(O[6]),
        .I4(\add_ln700_60_reg_2521_reg[13] [6]),
        .O(\add_ln700_60_reg_2521[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln700_60_reg_2521[13]_i_7 
       (.I0(\add_ln700_60_reg_2521[13]_i_22_n_0 ),
        .I1(P[12]),
        .I2(\add_ln700_60_reg_2521[13]_i_23_n_0 ),
        .I3(\add_ln700_60_reg_2521[13]_i_7_0 [4]),
        .I4(\add_ln700_60_reg_2521[13]_i_7_1 [4]),
        .I5(p_n_93),
        .O(\add_ln700_60_reg_2521[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_60_reg_2521[13]_i_8 
       (.I0(\add_ln700_60_reg_2521[13]_i_2_n_0 ),
        .I1(\add_ln700_60_reg_2521[13]_i_24_n_0 ),
        .I2(P[12]),
        .I3(\add_ln700_60_reg_2521[13]_i_7_0 [3]),
        .I4(\add_ln700_60_reg_2521[13]_i_7_1 [3]),
        .I5(p_n_94),
        .O(\add_ln700_60_reg_2521[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_60_reg_2521[13]_i_9 
       (.I0(\add_ln700_60_reg_2521[13]_i_3_n_0 ),
        .I1(\add_ln700_60_reg_2521[13]_i_13_n_0 ),
        .I2(P[11]),
        .I3(\add_ln700_60_reg_2521[13]_i_7_0 [2]),
        .I4(\add_ln700_60_reg_2521[13]_i_7_1 [2]),
        .I5(p_n_95),
        .O(\add_ln700_60_reg_2521[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_60_reg_2521[7]_i_10 
       (.I0(\add_ln700_60_reg_2521[7]_i_3_n_0 ),
        .I1(\add_ln700_60_reg_2521[7]_i_17_n_0 ),
        .I2(P[6]),
        .I3(\add_ln700_60_reg_2521_reg[13] [5]),
        .I4(O[5]),
        .I5(p_n_100),
        .O(\add_ln700_60_reg_2521[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_60_reg_2521[7]_i_11 
       (.I0(\add_ln700_60_reg_2521[7]_i_4_n_0 ),
        .I1(\add_ln700_60_reg_2521[7]_i_18_n_0 ),
        .I2(P[5]),
        .I3(\add_ln700_60_reg_2521_reg[13] [4]),
        .I4(O[4]),
        .I5(p_n_101),
        .O(\add_ln700_60_reg_2521[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_60_reg_2521[7]_i_12 
       (.I0(\add_ln700_60_reg_2521[7]_i_5_n_0 ),
        .I1(\add_ln700_60_reg_2521[7]_i_19_n_0 ),
        .I2(P[4]),
        .I3(\add_ln700_60_reg_2521_reg[13] [3]),
        .I4(O[3]),
        .I5(p_n_102),
        .O(\add_ln700_60_reg_2521[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_60_reg_2521[7]_i_13 
       (.I0(\add_ln700_60_reg_2521[7]_i_6_n_0 ),
        .I1(\add_ln700_60_reg_2521[7]_i_20_n_0 ),
        .I2(P[3]),
        .I3(\add_ln700_60_reg_2521_reg[13] [2]),
        .I4(O[2]),
        .I5(p_n_103),
        .O(\add_ln700_60_reg_2521[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln700_60_reg_2521[7]_i_14 
       (.I0(\add_ln700_60_reg_2521[7]_i_21_n_0 ),
        .I1(P[2]),
        .I2(p_n_104),
        .I3(\add_ln700_60_reg_2521_reg[13] [1]),
        .I4(O[1]),
        .I5(P[1]),
        .O(\add_ln700_60_reg_2521[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \add_ln700_60_reg_2521[7]_i_15 
       (.I0(\add_ln700_60_reg_2521[7]_i_8_n_0 ),
        .I1(p_n_105),
        .I2(O[0]),
        .I3(\add_ln700_60_reg_2521_reg[13] [0]),
        .O(\add_ln700_60_reg_2521[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[7]_i_16 
       (.I0(O[0]),
        .I1(\add_ln700_60_reg_2521_reg[13] [0]),
        .I2(p_n_105),
        .I3(P[0]),
        .O(\add_ln700_60_reg_2521[7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_60_reg_2521[7]_i_17 
       (.I0(p_n_99),
        .I1(\add_ln700_60_reg_2521_reg[13] [6]),
        .I2(O[6]),
        .O(\add_ln700_60_reg_2521[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_60_reg_2521[7]_i_18 
       (.I0(p_n_100),
        .I1(\add_ln700_60_reg_2521_reg[13] [5]),
        .I2(O[5]),
        .O(\add_ln700_60_reg_2521[7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_60_reg_2521[7]_i_19 
       (.I0(p_n_101),
        .I1(\add_ln700_60_reg_2521_reg[13] [4]),
        .I2(O[4]),
        .O(\add_ln700_60_reg_2521[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_60_reg_2521[7]_i_2 
       (.I0(P[6]),
        .I1(\add_ln700_60_reg_2521[7]_i_17_n_0 ),
        .I2(p_n_100),
        .I3(O[5]),
        .I4(\add_ln700_60_reg_2521_reg[13] [5]),
        .O(\add_ln700_60_reg_2521[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_60_reg_2521[7]_i_20 
       (.I0(p_n_102),
        .I1(\add_ln700_60_reg_2521_reg[13] [3]),
        .I2(O[3]),
        .O(\add_ln700_60_reg_2521[7]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_60_reg_2521[7]_i_21 
       (.I0(p_n_103),
        .I1(\add_ln700_60_reg_2521_reg[13] [2]),
        .I2(O[2]),
        .O(\add_ln700_60_reg_2521[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_60_reg_2521[7]_i_3 
       (.I0(P[5]),
        .I1(\add_ln700_60_reg_2521[7]_i_18_n_0 ),
        .I2(p_n_101),
        .I3(O[4]),
        .I4(\add_ln700_60_reg_2521_reg[13] [4]),
        .O(\add_ln700_60_reg_2521[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_60_reg_2521[7]_i_4 
       (.I0(P[4]),
        .I1(\add_ln700_60_reg_2521[7]_i_19_n_0 ),
        .I2(p_n_102),
        .I3(O[3]),
        .I4(\add_ln700_60_reg_2521_reg[13] [3]),
        .O(\add_ln700_60_reg_2521[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_60_reg_2521[7]_i_5 
       (.I0(P[3]),
        .I1(\add_ln700_60_reg_2521[7]_i_20_n_0 ),
        .I2(p_n_103),
        .I3(O[2]),
        .I4(\add_ln700_60_reg_2521_reg[13] [2]),
        .O(\add_ln700_60_reg_2521[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_60_reg_2521[7]_i_6 
       (.I0(P[2]),
        .I1(\add_ln700_60_reg_2521[7]_i_21_n_0 ),
        .I2(p_n_104),
        .I3(O[1]),
        .I4(\add_ln700_60_reg_2521_reg[13] [1]),
        .O(\add_ln700_60_reg_2521[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln700_60_reg_2521[7]_i_7 
       (.I0(p_n_104),
        .I1(O[1]),
        .I2(\add_ln700_60_reg_2521_reg[13] [1]),
        .I3(P[2]),
        .I4(\add_ln700_60_reg_2521[7]_i_21_n_0 ),
        .O(\add_ln700_60_reg_2521[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_60_reg_2521[7]_i_8 
       (.I0(O[1]),
        .I1(\add_ln700_60_reg_2521_reg[13] [1]),
        .I2(p_n_104),
        .I3(P[1]),
        .O(\add_ln700_60_reg_2521[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_60_reg_2521[7]_i_9 
       (.I0(\add_ln700_60_reg_2521[7]_i_2_n_0 ),
        .I1(\add_ln700_60_reg_2521[13]_i_21_n_0 ),
        .I2(P[7]),
        .I3(\add_ln700_60_reg_2521_reg[13] [6]),
        .I4(O[6]),
        .I5(p_n_99),
        .O(\add_ln700_60_reg_2521[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_60_reg_2521_reg[13]_i_1 
       (.CI(\add_ln700_60_reg_2521_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln700_60_reg_2521_reg[13]_i_1_CO_UNCONNECTED [7:5],\add_ln700_60_reg_2521_reg[13]_i_1_n_3 ,\add_ln700_60_reg_2521_reg[13]_i_1_n_4 ,\add_ln700_60_reg_2521_reg[13]_i_1_n_5 ,\add_ln700_60_reg_2521_reg[13]_i_1_n_6 ,\add_ln700_60_reg_2521_reg[13]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln700_60_reg_2521[13]_i_2_n_0 ,\add_ln700_60_reg_2521[13]_i_3_n_0 ,\add_ln700_60_reg_2521[13]_i_4_n_0 ,\add_ln700_60_reg_2521[13]_i_5_n_0 ,\add_ln700_60_reg_2521[13]_i_6_n_0 }),
        .O({\NLW_add_ln700_60_reg_2521_reg[13]_i_1_O_UNCONNECTED [7:6],D[13:8]}),
        .S({1'b0,1'b0,\add_ln700_60_reg_2521[13]_i_7_n_0 ,\add_ln700_60_reg_2521[13]_i_8_n_0 ,\add_ln700_60_reg_2521[13]_i_9_n_0 ,\add_ln700_60_reg_2521[13]_i_10_n_0 ,\add_ln700_60_reg_2521[13]_i_11_n_0 ,\add_ln700_60_reg_2521[13]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_60_reg_2521_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln700_60_reg_2521_reg[7]_i_1_n_0 ,\add_ln700_60_reg_2521_reg[7]_i_1_n_1 ,\add_ln700_60_reg_2521_reg[7]_i_1_n_2 ,\add_ln700_60_reg_2521_reg[7]_i_1_n_3 ,\add_ln700_60_reg_2521_reg[7]_i_1_n_4 ,\add_ln700_60_reg_2521_reg[7]_i_1_n_5 ,\add_ln700_60_reg_2521_reg[7]_i_1_n_6 ,\add_ln700_60_reg_2521_reg[7]_i_1_n_7 }),
        .DI({\add_ln700_60_reg_2521[7]_i_2_n_0 ,\add_ln700_60_reg_2521[7]_i_3_n_0 ,\add_ln700_60_reg_2521[7]_i_4_n_0 ,\add_ln700_60_reg_2521[7]_i_5_n_0 ,\add_ln700_60_reg_2521[7]_i_6_n_0 ,\add_ln700_60_reg_2521[7]_i_7_n_0 ,\add_ln700_60_reg_2521[7]_i_8_n_0 ,P[0]}),
        .O(D[7:0]),
        .S({\add_ln700_60_reg_2521[7]_i_9_n_0 ,\add_ln700_60_reg_2521[7]_i_10_n_0 ,\add_ln700_60_reg_2521[7]_i_11_n_0 ,\add_ln700_60_reg_2521[7]_i_12_n_0 ,\add_ln700_60_reg_2521[7]_i_13_n_0 ,\add_ln700_60_reg_2521[7]_i_14_n_0 ,\add_ln700_60_reg_2521[7]_i_15_n_0 ,\add_ln700_60_reg_2521[7]_i_16_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(BCOUT),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(DSP_ALU_INST_2),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_48
   (BCOUT,
    P,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [17:0]BCOUT;
  output [13:0]P;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(BCOUT),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(DSP_ALU_INST_2),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_49
   (BCOUT,
    P,
    ap_clk_0,
    S,
    DI,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln700_44_reg_2516[13]_i_7 ,
    \add_ln700_44_reg_2516[13]_i_7_0 ,
    \add_ln700_44_reg_2516[13]_i_7_1 );
  output [17:0]BCOUT;
  output [11:0]P;
  output ap_clk_0;
  output [1:0]S;
  output [0:0]DI;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [2:0]\add_ln700_44_reg_2516[13]_i_7 ;
  input [2:0]\add_ln700_44_reg_2516[13]_i_7_0 ;
  input [2:0]\add_ln700_44_reg_2516[13]_i_7_1 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DI;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [11:0]P;
  wire RSTA;
  wire [1:0]S;
  wire [2:0]\add_ln700_44_reg_2516[13]_i_7 ;
  wire [2:0]\add_ln700_44_reg_2516[13]_i_7_0 ;
  wire [2:0]\add_ln700_44_reg_2516[13]_i_7_1 ;
  wire ap_clk;
  wire ap_clk_0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_105;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire p_n_92;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_44_reg_2516[13]_i_19 
       (.I0(p_n_92),
        .I1(\add_ln700_44_reg_2516[13]_i_7 [2]),
        .I2(\add_ln700_44_reg_2516[13]_i_7_0 [2]),
        .I3(\add_ln700_44_reg_2516[13]_i_7_1 [2]),
        .O(ap_clk_0));
  LUT4 #(
    .INIT(16'h566A)) 
    \add_ln700_44_reg_2516[7]_i_15 
       (.I0(DI),
        .I1(\add_ln700_44_reg_2516[13]_i_7_0 [0]),
        .I2(p_n_105),
        .I3(\add_ln700_44_reg_2516[13]_i_7 [0]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_44_reg_2516[7]_i_16 
       (.I0(p_n_105),
        .I1(\add_ln700_44_reg_2516[13]_i_7 [0]),
        .I2(\add_ln700_44_reg_2516[13]_i_7_0 [0]),
        .I3(\add_ln700_44_reg_2516[13]_i_7_1 [0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_44_reg_2516[7]_i_8 
       (.I0(P[0]),
        .I1(\add_ln700_44_reg_2516[13]_i_7 [1]),
        .I2(\add_ln700_44_reg_2516[13]_i_7_0 [1]),
        .I3(\add_ln700_44_reg_2516[13]_i_7_1 [1]),
        .O(DI));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(BCOUT),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(DSP_ALU_INST_2),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],p_n_92,P,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_50
   (P,
    ap_clk_0,
    D,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \add_ln700_44_reg_2516_reg[13] ,
    \add_ln700_44_reg_2516[13]_i_8_0 ,
    \add_ln700_44_reg_2516[13]_i_8_1 ,
    DI,
    S,
    \add_ln700_44_reg_2516_reg[13]_0 );
  output [4:0]P;
  output [17:0]ap_clk_0;
  output [13:0]D;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [12:0]\add_ln700_44_reg_2516_reg[13] ;
  input [11:0]\add_ln700_44_reg_2516[13]_i_8_0 ;
  input [11:0]\add_ln700_44_reg_2516[13]_i_8_1 ;
  input [0:0]DI;
  input [1:0]S;
  input [0:0]\add_ln700_44_reg_2516_reg[13]_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [13:0]D;
  wire [0:0]DI;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [4:0]P;
  wire RSTA;
  wire [1:0]S;
  wire \add_ln700_44_reg_2516[13]_i_10_n_0 ;
  wire \add_ln700_44_reg_2516[13]_i_11_n_0 ;
  wire \add_ln700_44_reg_2516[13]_i_12_n_0 ;
  wire \add_ln700_44_reg_2516[13]_i_13_n_0 ;
  wire \add_ln700_44_reg_2516[13]_i_14_n_0 ;
  wire \add_ln700_44_reg_2516[13]_i_15_n_0 ;
  wire \add_ln700_44_reg_2516[13]_i_16_n_0 ;
  wire \add_ln700_44_reg_2516[13]_i_17_n_0 ;
  wire \add_ln700_44_reg_2516[13]_i_20_n_0 ;
  wire \add_ln700_44_reg_2516[13]_i_2_n_0 ;
  wire \add_ln700_44_reg_2516[13]_i_3_n_0 ;
  wire \add_ln700_44_reg_2516[13]_i_4_n_0 ;
  wire \add_ln700_44_reg_2516[13]_i_5_n_0 ;
  wire \add_ln700_44_reg_2516[13]_i_6_n_0 ;
  wire [11:0]\add_ln700_44_reg_2516[13]_i_8_0 ;
  wire [11:0]\add_ln700_44_reg_2516[13]_i_8_1 ;
  wire \add_ln700_44_reg_2516[13]_i_8_n_0 ;
  wire \add_ln700_44_reg_2516[13]_i_9_n_0 ;
  wire \add_ln700_44_reg_2516[7]_i_10_n_0 ;
  wire \add_ln700_44_reg_2516[7]_i_11_n_0 ;
  wire \add_ln700_44_reg_2516[7]_i_12_n_0 ;
  wire \add_ln700_44_reg_2516[7]_i_13_n_0 ;
  wire \add_ln700_44_reg_2516[7]_i_14_n_0 ;
  wire \add_ln700_44_reg_2516[7]_i_17_n_0 ;
  wire \add_ln700_44_reg_2516[7]_i_18_n_0 ;
  wire \add_ln700_44_reg_2516[7]_i_19_n_0 ;
  wire \add_ln700_44_reg_2516[7]_i_20_n_0 ;
  wire \add_ln700_44_reg_2516[7]_i_21_n_0 ;
  wire \add_ln700_44_reg_2516[7]_i_2_n_0 ;
  wire \add_ln700_44_reg_2516[7]_i_3_n_0 ;
  wire \add_ln700_44_reg_2516[7]_i_4_n_0 ;
  wire \add_ln700_44_reg_2516[7]_i_5_n_0 ;
  wire \add_ln700_44_reg_2516[7]_i_6_n_0 ;
  wire \add_ln700_44_reg_2516[7]_i_7_n_0 ;
  wire \add_ln700_44_reg_2516[7]_i_9_n_0 ;
  wire [12:0]\add_ln700_44_reg_2516_reg[13] ;
  wire [0:0]\add_ln700_44_reg_2516_reg[13]_0 ;
  wire \add_ln700_44_reg_2516_reg[13]_i_1_n_3 ;
  wire \add_ln700_44_reg_2516_reg[13]_i_1_n_4 ;
  wire \add_ln700_44_reg_2516_reg[13]_i_1_n_5 ;
  wire \add_ln700_44_reg_2516_reg[13]_i_1_n_6 ;
  wire \add_ln700_44_reg_2516_reg[13]_i_1_n_7 ;
  wire \add_ln700_44_reg_2516_reg[7]_i_1_n_0 ;
  wire \add_ln700_44_reg_2516_reg[7]_i_1_n_1 ;
  wire \add_ln700_44_reg_2516_reg[7]_i_1_n_2 ;
  wire \add_ln700_44_reg_2516_reg[7]_i_1_n_3 ;
  wire \add_ln700_44_reg_2516_reg[7]_i_1_n_4 ;
  wire \add_ln700_44_reg_2516_reg[7]_i_1_n_5 ;
  wire \add_ln700_44_reg_2516_reg[7]_i_1_n_6 ;
  wire \add_ln700_44_reg_2516_reg[7]_i_1_n_7 ;
  wire ap_clk;
  wire [17:0]ap_clk_0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [7:5]\NLW_add_ln700_44_reg_2516_reg[13]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln700_44_reg_2516_reg[13]_i_1_O_UNCONNECTED ;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_44_reg_2516[13]_i_10 
       (.I0(\add_ln700_44_reg_2516[13]_i_4_n_0 ),
        .I1(\add_ln700_44_reg_2516[13]_i_14_n_0 ),
        .I2(\add_ln700_44_reg_2516_reg[13] [10]),
        .I3(\add_ln700_44_reg_2516[13]_i_8_1 [8]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_0 [8]),
        .I5(p_n_96),
        .O(\add_ln700_44_reg_2516[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_44_reg_2516[13]_i_11 
       (.I0(\add_ln700_44_reg_2516[13]_i_5_n_0 ),
        .I1(\add_ln700_44_reg_2516[13]_i_15_n_0 ),
        .I2(\add_ln700_44_reg_2516_reg[13] [9]),
        .I3(\add_ln700_44_reg_2516[13]_i_8_1 [7]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_0 [7]),
        .I5(p_n_97),
        .O(\add_ln700_44_reg_2516[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_44_reg_2516[13]_i_12 
       (.I0(\add_ln700_44_reg_2516[13]_i_6_n_0 ),
        .I1(\add_ln700_44_reg_2516[13]_i_16_n_0 ),
        .I2(\add_ln700_44_reg_2516_reg[13] [8]),
        .I3(\add_ln700_44_reg_2516[13]_i_8_1 [6]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_0 [6]),
        .I5(p_n_98),
        .O(\add_ln700_44_reg_2516[13]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_44_reg_2516[13]_i_13 
       (.I0(P[2]),
        .I1(\add_ln700_44_reg_2516[13]_i_8_1 [10]),
        .I2(\add_ln700_44_reg_2516[13]_i_8_0 [10]),
        .O(\add_ln700_44_reg_2516[13]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_44_reg_2516[13]_i_14 
       (.I0(p_n_95),
        .I1(\add_ln700_44_reg_2516[13]_i_8_1 [9]),
        .I2(\add_ln700_44_reg_2516[13]_i_8_0 [9]),
        .O(\add_ln700_44_reg_2516[13]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_44_reg_2516[13]_i_15 
       (.I0(p_n_96),
        .I1(\add_ln700_44_reg_2516[13]_i_8_1 [8]),
        .I2(\add_ln700_44_reg_2516[13]_i_8_0 [8]),
        .O(\add_ln700_44_reg_2516[13]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_44_reg_2516[13]_i_16 
       (.I0(p_n_97),
        .I1(\add_ln700_44_reg_2516[13]_i_8_1 [7]),
        .I2(\add_ln700_44_reg_2516[13]_i_8_0 [7]),
        .O(\add_ln700_44_reg_2516[13]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_44_reg_2516[13]_i_17 
       (.I0(p_n_98),
        .I1(\add_ln700_44_reg_2516[13]_i_8_1 [6]),
        .I2(\add_ln700_44_reg_2516[13]_i_8_0 [6]),
        .O(\add_ln700_44_reg_2516[13]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_44_reg_2516[13]_i_2 
       (.I0(\add_ln700_44_reg_2516_reg[13] [11]),
        .I1(\add_ln700_44_reg_2516[13]_i_13_n_0 ),
        .I2(p_n_95),
        .I3(\add_ln700_44_reg_2516[13]_i_8_0 [9]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_1 [9]),
        .O(\add_ln700_44_reg_2516[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_44_reg_2516[13]_i_20 
       (.I0(P[3]),
        .I1(\add_ln700_44_reg_2516[13]_i_8_1 [11]),
        .I2(\add_ln700_44_reg_2516[13]_i_8_0 [11]),
        .O(\add_ln700_44_reg_2516[13]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_44_reg_2516[13]_i_3 
       (.I0(\add_ln700_44_reg_2516_reg[13] [10]),
        .I1(\add_ln700_44_reg_2516[13]_i_14_n_0 ),
        .I2(p_n_96),
        .I3(\add_ln700_44_reg_2516[13]_i_8_0 [8]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_1 [8]),
        .O(\add_ln700_44_reg_2516[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_44_reg_2516[13]_i_4 
       (.I0(\add_ln700_44_reg_2516_reg[13] [9]),
        .I1(\add_ln700_44_reg_2516[13]_i_15_n_0 ),
        .I2(p_n_97),
        .I3(\add_ln700_44_reg_2516[13]_i_8_0 [7]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_1 [7]),
        .O(\add_ln700_44_reg_2516[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_44_reg_2516[13]_i_5 
       (.I0(\add_ln700_44_reg_2516_reg[13] [8]),
        .I1(\add_ln700_44_reg_2516[13]_i_16_n_0 ),
        .I2(p_n_98),
        .I3(\add_ln700_44_reg_2516[13]_i_8_0 [6]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_1 [6]),
        .O(\add_ln700_44_reg_2516[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_44_reg_2516[13]_i_6 
       (.I0(\add_ln700_44_reg_2516_reg[13] [7]),
        .I1(\add_ln700_44_reg_2516[13]_i_17_n_0 ),
        .I2(p_n_99),
        .I3(\add_ln700_44_reg_2516[13]_i_8_0 [5]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_1 [5]),
        .O(\add_ln700_44_reg_2516[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_44_reg_2516[13]_i_8 
       (.I0(\add_ln700_44_reg_2516[13]_i_2_n_0 ),
        .I1(\add_ln700_44_reg_2516[13]_i_20_n_0 ),
        .I2(\add_ln700_44_reg_2516_reg[13] [12]),
        .I3(\add_ln700_44_reg_2516[13]_i_8_1 [10]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_0 [10]),
        .I5(P[2]),
        .O(\add_ln700_44_reg_2516[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_44_reg_2516[13]_i_9 
       (.I0(\add_ln700_44_reg_2516[13]_i_3_n_0 ),
        .I1(\add_ln700_44_reg_2516[13]_i_13_n_0 ),
        .I2(\add_ln700_44_reg_2516_reg[13] [11]),
        .I3(\add_ln700_44_reg_2516[13]_i_8_1 [9]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_0 [9]),
        .I5(p_n_95),
        .O(\add_ln700_44_reg_2516[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_44_reg_2516[7]_i_10 
       (.I0(\add_ln700_44_reg_2516[7]_i_3_n_0 ),
        .I1(\add_ln700_44_reg_2516[7]_i_17_n_0 ),
        .I2(\add_ln700_44_reg_2516_reg[13] [6]),
        .I3(\add_ln700_44_reg_2516[13]_i_8_1 [4]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_0 [4]),
        .I5(p_n_100),
        .O(\add_ln700_44_reg_2516[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_44_reg_2516[7]_i_11 
       (.I0(\add_ln700_44_reg_2516[7]_i_4_n_0 ),
        .I1(\add_ln700_44_reg_2516[7]_i_18_n_0 ),
        .I2(\add_ln700_44_reg_2516_reg[13] [5]),
        .I3(\add_ln700_44_reg_2516[13]_i_8_1 [3]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_0 [3]),
        .I5(p_n_101),
        .O(\add_ln700_44_reg_2516[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_44_reg_2516[7]_i_12 
       (.I0(\add_ln700_44_reg_2516[7]_i_5_n_0 ),
        .I1(\add_ln700_44_reg_2516[7]_i_19_n_0 ),
        .I2(\add_ln700_44_reg_2516_reg[13] [4]),
        .I3(\add_ln700_44_reg_2516[13]_i_8_1 [2]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_0 [2]),
        .I5(p_n_102),
        .O(\add_ln700_44_reg_2516[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_44_reg_2516[7]_i_13 
       (.I0(\add_ln700_44_reg_2516[7]_i_6_n_0 ),
        .I1(\add_ln700_44_reg_2516[7]_i_20_n_0 ),
        .I2(\add_ln700_44_reg_2516_reg[13] [3]),
        .I3(\add_ln700_44_reg_2516[13]_i_8_1 [1]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_0 [1]),
        .I5(p_n_103),
        .O(\add_ln700_44_reg_2516[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln700_44_reg_2516[7]_i_14 
       (.I0(\add_ln700_44_reg_2516[7]_i_21_n_0 ),
        .I1(\add_ln700_44_reg_2516_reg[13] [2]),
        .I2(P[1]),
        .I3(\add_ln700_44_reg_2516[13]_i_8_1 [0]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_0 [0]),
        .I5(\add_ln700_44_reg_2516_reg[13] [1]),
        .O(\add_ln700_44_reg_2516[7]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_44_reg_2516[7]_i_17 
       (.I0(p_n_99),
        .I1(\add_ln700_44_reg_2516[13]_i_8_1 [5]),
        .I2(\add_ln700_44_reg_2516[13]_i_8_0 [5]),
        .O(\add_ln700_44_reg_2516[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_44_reg_2516[7]_i_18 
       (.I0(p_n_100),
        .I1(\add_ln700_44_reg_2516[13]_i_8_1 [4]),
        .I2(\add_ln700_44_reg_2516[13]_i_8_0 [4]),
        .O(\add_ln700_44_reg_2516[7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_44_reg_2516[7]_i_19 
       (.I0(p_n_101),
        .I1(\add_ln700_44_reg_2516[13]_i_8_1 [3]),
        .I2(\add_ln700_44_reg_2516[13]_i_8_0 [3]),
        .O(\add_ln700_44_reg_2516[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_44_reg_2516[7]_i_2 
       (.I0(\add_ln700_44_reg_2516_reg[13] [6]),
        .I1(\add_ln700_44_reg_2516[7]_i_17_n_0 ),
        .I2(p_n_100),
        .I3(\add_ln700_44_reg_2516[13]_i_8_0 [4]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_1 [4]),
        .O(\add_ln700_44_reg_2516[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_44_reg_2516[7]_i_20 
       (.I0(p_n_102),
        .I1(\add_ln700_44_reg_2516[13]_i_8_1 [2]),
        .I2(\add_ln700_44_reg_2516[13]_i_8_0 [2]),
        .O(\add_ln700_44_reg_2516[7]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_44_reg_2516[7]_i_21 
       (.I0(p_n_103),
        .I1(\add_ln700_44_reg_2516[13]_i_8_1 [1]),
        .I2(\add_ln700_44_reg_2516[13]_i_8_0 [1]),
        .O(\add_ln700_44_reg_2516[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_44_reg_2516[7]_i_3 
       (.I0(\add_ln700_44_reg_2516_reg[13] [5]),
        .I1(\add_ln700_44_reg_2516[7]_i_18_n_0 ),
        .I2(p_n_101),
        .I3(\add_ln700_44_reg_2516[13]_i_8_0 [3]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_1 [3]),
        .O(\add_ln700_44_reg_2516[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_44_reg_2516[7]_i_4 
       (.I0(\add_ln700_44_reg_2516_reg[13] [4]),
        .I1(\add_ln700_44_reg_2516[7]_i_19_n_0 ),
        .I2(p_n_102),
        .I3(\add_ln700_44_reg_2516[13]_i_8_0 [2]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_1 [2]),
        .O(\add_ln700_44_reg_2516[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_44_reg_2516[7]_i_5 
       (.I0(\add_ln700_44_reg_2516_reg[13] [3]),
        .I1(\add_ln700_44_reg_2516[7]_i_20_n_0 ),
        .I2(p_n_103),
        .I3(\add_ln700_44_reg_2516[13]_i_8_0 [1]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_1 [1]),
        .O(\add_ln700_44_reg_2516[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_44_reg_2516[7]_i_6 
       (.I0(\add_ln700_44_reg_2516_reg[13] [2]),
        .I1(\add_ln700_44_reg_2516[7]_i_21_n_0 ),
        .I2(P[1]),
        .I3(\add_ln700_44_reg_2516[13]_i_8_0 [0]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_1 [0]),
        .O(\add_ln700_44_reg_2516[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln700_44_reg_2516[7]_i_7 
       (.I0(P[1]),
        .I1(\add_ln700_44_reg_2516[13]_i_8_0 [0]),
        .I2(\add_ln700_44_reg_2516[13]_i_8_1 [0]),
        .I3(\add_ln700_44_reg_2516_reg[13] [2]),
        .I4(\add_ln700_44_reg_2516[7]_i_21_n_0 ),
        .O(\add_ln700_44_reg_2516[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_44_reg_2516[7]_i_9 
       (.I0(\add_ln700_44_reg_2516[7]_i_2_n_0 ),
        .I1(\add_ln700_44_reg_2516[13]_i_17_n_0 ),
        .I2(\add_ln700_44_reg_2516_reg[13] [7]),
        .I3(\add_ln700_44_reg_2516[13]_i_8_1 [5]),
        .I4(\add_ln700_44_reg_2516[13]_i_8_0 [5]),
        .I5(p_n_99),
        .O(\add_ln700_44_reg_2516[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_44_reg_2516_reg[13]_i_1 
       (.CI(\add_ln700_44_reg_2516_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln700_44_reg_2516_reg[13]_i_1_CO_UNCONNECTED [7:5],\add_ln700_44_reg_2516_reg[13]_i_1_n_3 ,\add_ln700_44_reg_2516_reg[13]_i_1_n_4 ,\add_ln700_44_reg_2516_reg[13]_i_1_n_5 ,\add_ln700_44_reg_2516_reg[13]_i_1_n_6 ,\add_ln700_44_reg_2516_reg[13]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln700_44_reg_2516[13]_i_2_n_0 ,\add_ln700_44_reg_2516[13]_i_3_n_0 ,\add_ln700_44_reg_2516[13]_i_4_n_0 ,\add_ln700_44_reg_2516[13]_i_5_n_0 ,\add_ln700_44_reg_2516[13]_i_6_n_0 }),
        .O({\NLW_add_ln700_44_reg_2516_reg[13]_i_1_O_UNCONNECTED [7:6],D[13:8]}),
        .S({1'b0,1'b0,\add_ln700_44_reg_2516_reg[13]_0 ,\add_ln700_44_reg_2516[13]_i_8_n_0 ,\add_ln700_44_reg_2516[13]_i_9_n_0 ,\add_ln700_44_reg_2516[13]_i_10_n_0 ,\add_ln700_44_reg_2516[13]_i_11_n_0 ,\add_ln700_44_reg_2516[13]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_44_reg_2516_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln700_44_reg_2516_reg[7]_i_1_n_0 ,\add_ln700_44_reg_2516_reg[7]_i_1_n_1 ,\add_ln700_44_reg_2516_reg[7]_i_1_n_2 ,\add_ln700_44_reg_2516_reg[7]_i_1_n_3 ,\add_ln700_44_reg_2516_reg[7]_i_1_n_4 ,\add_ln700_44_reg_2516_reg[7]_i_1_n_5 ,\add_ln700_44_reg_2516_reg[7]_i_1_n_6 ,\add_ln700_44_reg_2516_reg[7]_i_1_n_7 }),
        .DI({\add_ln700_44_reg_2516[7]_i_2_n_0 ,\add_ln700_44_reg_2516[7]_i_3_n_0 ,\add_ln700_44_reg_2516[7]_i_4_n_0 ,\add_ln700_44_reg_2516[7]_i_5_n_0 ,\add_ln700_44_reg_2516[7]_i_6_n_0 ,\add_ln700_44_reg_2516[7]_i_7_n_0 ,DI,\add_ln700_44_reg_2516_reg[13] [0]}),
        .O(D[7:0]),
        .S({\add_ln700_44_reg_2516[7]_i_9_n_0 ,\add_ln700_44_reg_2516[7]_i_10_n_0 ,\add_ln700_44_reg_2516[7]_i_11_n_0 ,\add_ln700_44_reg_2516[7]_i_12_n_0 ,\add_ln700_44_reg_2516[7]_i_13_n_0 ,\add_ln700_44_reg_2516[7]_i_14_n_0 ,S}));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(ap_clk_0),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(BCOUT),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P[4:2],p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,P[1:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_51
   (BCOUT,
    P,
    S,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln700_44_reg_2516_reg[13] ,
    \add_ln700_44_reg_2516_reg[13]_0 ,
    \add_ln700_44_reg_2516_reg[13]_1 ,
    \add_ln700_44_reg_2516_reg[13]_2 );
  output [17:0]BCOUT;
  output [13:0]P;
  output [0:0]S;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [0:0]\add_ln700_44_reg_2516_reg[13] ;
  input \add_ln700_44_reg_2516_reg[13]_0 ;
  input [1:0]\add_ln700_44_reg_2516_reg[13]_1 ;
  input [1:0]\add_ln700_44_reg_2516_reg[13]_2 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire [0:0]S;
  wire \add_ln700_44_reg_2516[13]_i_18_n_0 ;
  wire [0:0]\add_ln700_44_reg_2516_reg[13] ;
  wire \add_ln700_44_reg_2516_reg[13]_0 ;
  wire [1:0]\add_ln700_44_reg_2516_reg[13]_1 ;
  wire [1:0]\add_ln700_44_reg_2516_reg[13]_2 ;
  wire ap_clk;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_44_reg_2516[13]_i_18 
       (.I0(P[11]),
        .I1(\add_ln700_44_reg_2516_reg[13]_1 [0]),
        .I2(\add_ln700_44_reg_2516_reg[13]_2 [0]),
        .O(\add_ln700_44_reg_2516[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln700_44_reg_2516[13]_i_7 
       (.I0(\add_ln700_44_reg_2516[13]_i_18_n_0 ),
        .I1(\add_ln700_44_reg_2516_reg[13] ),
        .I2(\add_ln700_44_reg_2516_reg[13]_0 ),
        .I3(P[12]),
        .I4(\add_ln700_44_reg_2516_reg[13]_1 [1]),
        .I5(\add_ln700_44_reg_2516_reg[13]_2 [1]),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(BCOUT),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(DSP_ALU_INST_2),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_52
   (BCOUT,
    P,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [17:0]BCOUT;
  output [13:0]P;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(BCOUT),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(DSP_ALU_INST_2),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_53
   (P,
    BCOUT,
    \add_ln700_14_reg_2501[13]_i_76_0 ,
    \add_ln700_14_reg_2501[13]_i_46_0 ,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    Q,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \add_ln700_14_reg_2501_reg[13]_i_15_0 ,
    \add_ln700_14_reg_2501_reg[13]_i_15_1 );
  output [1:0]P;
  output [17:0]BCOUT;
  output [7:0]\add_ln700_14_reg_2501[13]_i_76_0 ;
  output [5:0]\add_ln700_14_reg_2501[13]_i_46_0 ;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]Q;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\add_ln700_14_reg_2501_reg[13]_i_15_0 ;
  input [12:0]\add_ln700_14_reg_2501_reg[13]_i_15_1 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [1:0]P;
  wire [7:0]Q;
  wire RSTA;
  wire [0:0]S;
  wire \add_ln700_14_reg_2501[13]_i_36_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_37_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_38_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_39_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_40_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_42_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_43_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_44_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_45_n_0 ;
  wire [5:0]\add_ln700_14_reg_2501[13]_i_46_0 ;
  wire \add_ln700_14_reg_2501[13]_i_46_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_62_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_63_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_64_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_65_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_66_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_67_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_68_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_69_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_70_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_71_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_72_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_73_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_74_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_75_n_0 ;
  wire [7:0]\add_ln700_14_reg_2501[13]_i_76_0 ;
  wire \add_ln700_14_reg_2501[13]_i_76_n_0 ;
  wire [12:0]\add_ln700_14_reg_2501_reg[13]_i_15_0 ;
  wire [12:0]\add_ln700_14_reg_2501_reg[13]_i_15_1 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_15_n_3 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_15_n_4 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_15_n_5 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_15_n_6 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_15_n_7 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_20_n_0 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_20_n_1 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_20_n_2 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_20_n_3 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_20_n_4 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_20_n_5 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_20_n_6 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_20_n_7 ;
  wire ap_clk;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [7:5]\NLW_add_ln700_14_reg_2501_reg[13]_i_15_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln700_14_reg_2501_reg[13]_i_15_O_UNCONNECTED ;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_36 
       (.I0(p_n_94),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [11]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [11]),
        .O(\add_ln700_14_reg_2501[13]_i_36_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_37 
       (.I0(p_n_95),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [10]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [10]),
        .O(\add_ln700_14_reg_2501[13]_i_37_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_38 
       (.I0(p_n_96),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [9]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [9]),
        .O(\add_ln700_14_reg_2501[13]_i_38_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_39 
       (.I0(p_n_97),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [8]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [8]),
        .O(\add_ln700_14_reg_2501[13]_i_39_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_40 
       (.I0(p_n_98),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [7]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [7]),
        .O(\add_ln700_14_reg_2501[13]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_42 
       (.I0(\add_ln700_14_reg_2501[13]_i_36_n_0 ),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [12]),
        .I2(P[0]),
        .I3(\add_ln700_14_reg_2501_reg[13]_i_15_1 [12]),
        .O(\add_ln700_14_reg_2501[13]_i_42_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_43 
       (.I0(p_n_94),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [11]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [11]),
        .I3(\add_ln700_14_reg_2501[13]_i_37_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_43_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_44 
       (.I0(p_n_95),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [10]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [10]),
        .I3(\add_ln700_14_reg_2501[13]_i_38_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_44_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_45 
       (.I0(p_n_96),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [9]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [9]),
        .I3(\add_ln700_14_reg_2501[13]_i_39_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_45_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_46 
       (.I0(p_n_97),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [8]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [8]),
        .I3(\add_ln700_14_reg_2501[13]_i_40_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_46_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_62 
       (.I0(p_n_99),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [6]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [6]),
        .O(\add_ln700_14_reg_2501[13]_i_62_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_63 
       (.I0(p_n_100),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [5]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [5]),
        .O(\add_ln700_14_reg_2501[13]_i_63_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_64 
       (.I0(p_n_101),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [4]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [4]),
        .O(\add_ln700_14_reg_2501[13]_i_64_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_65 
       (.I0(p_n_102),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [3]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [3]),
        .O(\add_ln700_14_reg_2501[13]_i_65_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_66 
       (.I0(p_n_103),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [2]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [2]),
        .O(\add_ln700_14_reg_2501[13]_i_66_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_67 
       (.I0(p_n_104),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [1]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [1]),
        .O(\add_ln700_14_reg_2501[13]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_68 
       (.I0(p_n_105),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [0]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [0]),
        .O(\add_ln700_14_reg_2501[13]_i_68_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_69 
       (.I0(p_n_98),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [7]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [7]),
        .I3(\add_ln700_14_reg_2501[13]_i_62_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_69_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_70 
       (.I0(p_n_99),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [6]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [6]),
        .I3(\add_ln700_14_reg_2501[13]_i_63_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_70_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_71 
       (.I0(p_n_100),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [5]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [5]),
        .I3(\add_ln700_14_reg_2501[13]_i_64_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_71_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_72 
       (.I0(p_n_101),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [4]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [4]),
        .I3(\add_ln700_14_reg_2501[13]_i_65_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_72_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_73 
       (.I0(p_n_102),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [3]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [3]),
        .I3(\add_ln700_14_reg_2501[13]_i_66_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_73_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_74 
       (.I0(p_n_103),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [2]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [2]),
        .I3(\add_ln700_14_reg_2501[13]_i_67_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_75 
       (.I0(p_n_104),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [1]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [1]),
        .I3(\add_ln700_14_reg_2501[13]_i_68_n_0 ),
        .O(\add_ln700_14_reg_2501[13]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_14_reg_2501[13]_i_76 
       (.I0(p_n_105),
        .I1(\add_ln700_14_reg_2501_reg[13]_i_15_0 [0]),
        .I2(\add_ln700_14_reg_2501_reg[13]_i_15_1 [0]),
        .O(\add_ln700_14_reg_2501[13]_i_76_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_14_reg_2501_reg[13]_i_15 
       (.CI(\add_ln700_14_reg_2501_reg[13]_i_20_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln700_14_reg_2501_reg[13]_i_15_CO_UNCONNECTED [7:5],\add_ln700_14_reg_2501_reg[13]_i_15_n_3 ,\add_ln700_14_reg_2501_reg[13]_i_15_n_4 ,\add_ln700_14_reg_2501_reg[13]_i_15_n_5 ,\add_ln700_14_reg_2501_reg[13]_i_15_n_6 ,\add_ln700_14_reg_2501_reg[13]_i_15_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln700_14_reg_2501[13]_i_36_n_0 ,\add_ln700_14_reg_2501[13]_i_37_n_0 ,\add_ln700_14_reg_2501[13]_i_38_n_0 ,\add_ln700_14_reg_2501[13]_i_39_n_0 ,\add_ln700_14_reg_2501[13]_i_40_n_0 }),
        .O({\NLW_add_ln700_14_reg_2501_reg[13]_i_15_O_UNCONNECTED [7:6],\add_ln700_14_reg_2501[13]_i_46_0 }),
        .S({1'b0,1'b0,S,\add_ln700_14_reg_2501[13]_i_42_n_0 ,\add_ln700_14_reg_2501[13]_i_43_n_0 ,\add_ln700_14_reg_2501[13]_i_44_n_0 ,\add_ln700_14_reg_2501[13]_i_45_n_0 ,\add_ln700_14_reg_2501[13]_i_46_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_14_reg_2501_reg[13]_i_20 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln700_14_reg_2501_reg[13]_i_20_n_0 ,\add_ln700_14_reg_2501_reg[13]_i_20_n_1 ,\add_ln700_14_reg_2501_reg[13]_i_20_n_2 ,\add_ln700_14_reg_2501_reg[13]_i_20_n_3 ,\add_ln700_14_reg_2501_reg[13]_i_20_n_4 ,\add_ln700_14_reg_2501_reg[13]_i_20_n_5 ,\add_ln700_14_reg_2501_reg[13]_i_20_n_6 ,\add_ln700_14_reg_2501_reg[13]_i_20_n_7 }),
        .DI({\add_ln700_14_reg_2501[13]_i_62_n_0 ,\add_ln700_14_reg_2501[13]_i_63_n_0 ,\add_ln700_14_reg_2501[13]_i_64_n_0 ,\add_ln700_14_reg_2501[13]_i_65_n_0 ,\add_ln700_14_reg_2501[13]_i_66_n_0 ,\add_ln700_14_reg_2501[13]_i_67_n_0 ,\add_ln700_14_reg_2501[13]_i_68_n_0 ,1'b0}),
        .O(\add_ln700_14_reg_2501[13]_i_76_0 ),
        .S({\add_ln700_14_reg_2501[13]_i_69_n_0 ,\add_ln700_14_reg_2501[13]_i_70_n_0 ,\add_ln700_14_reg_2501[13]_i_71_n_0 ,\add_ln700_14_reg_2501[13]_i_72_n_0 ,\add_ln700_14_reg_2501[13]_i_73_n_0 ,\add_ln700_14_reg_2501[13]_i_74_n_0 ,\add_ln700_14_reg_2501[13]_i_75_n_0 ,\add_ln700_14_reg_2501[13]_i_76_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(BCOUT),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB2),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB2),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_54
   (BCOUT,
    P,
    ap_clk_0,
    S,
    DI,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln700_37_reg_2511[13]_i_7 ,
    \add_ln700_37_reg_2511[13]_i_7_0 ,
    \add_ln700_37_reg_2511[13]_i_7_1 );
  output [17:0]BCOUT;
  output [11:0]P;
  output ap_clk_0;
  output [1:0]S;
  output [0:0]DI;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [2:0]\add_ln700_37_reg_2511[13]_i_7 ;
  input [2:0]\add_ln700_37_reg_2511[13]_i_7_0 ;
  input [2:0]\add_ln700_37_reg_2511[13]_i_7_1 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DI;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [11:0]P;
  wire RSTA;
  wire [1:0]S;
  wire [2:0]\add_ln700_37_reg_2511[13]_i_7 ;
  wire [2:0]\add_ln700_37_reg_2511[13]_i_7_0 ;
  wire [2:0]\add_ln700_37_reg_2511[13]_i_7_1 ;
  wire ap_clk;
  wire ap_clk_0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_105;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire p_n_92;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_37_reg_2511[13]_i_19 
       (.I0(p_n_92),
        .I1(\add_ln700_37_reg_2511[13]_i_7 [2]),
        .I2(\add_ln700_37_reg_2511[13]_i_7_0 [2]),
        .I3(\add_ln700_37_reg_2511[13]_i_7_1 [2]),
        .O(ap_clk_0));
  LUT4 #(
    .INIT(16'h566A)) 
    \add_ln700_37_reg_2511[7]_i_15 
       (.I0(DI),
        .I1(\add_ln700_37_reg_2511[13]_i_7_0 [0]),
        .I2(p_n_105),
        .I3(\add_ln700_37_reg_2511[13]_i_7 [0]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_37_reg_2511[7]_i_16 
       (.I0(p_n_105),
        .I1(\add_ln700_37_reg_2511[13]_i_7 [0]),
        .I2(\add_ln700_37_reg_2511[13]_i_7_0 [0]),
        .I3(\add_ln700_37_reg_2511[13]_i_7_1 [0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_37_reg_2511[7]_i_8 
       (.I0(P[0]),
        .I1(\add_ln700_37_reg_2511[13]_i_7 [1]),
        .I2(\add_ln700_37_reg_2511[13]_i_7_0 [1]),
        .I3(\add_ln700_37_reg_2511[13]_i_7_1 [1]),
        .O(DI));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(BCOUT),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(DSP_ALU_INST_2),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],p_n_92,P,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_55
   (P,
    ap_clk_0,
    D,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \add_ln700_37_reg_2511_reg[13] ,
    \add_ln700_37_reg_2511[13]_i_8_0 ,
    \add_ln700_37_reg_2511[13]_i_8_1 ,
    DI,
    S,
    \add_ln700_37_reg_2511_reg[13]_0 );
  output [4:0]P;
  output [17:0]ap_clk_0;
  output [13:0]D;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [12:0]\add_ln700_37_reg_2511_reg[13] ;
  input [11:0]\add_ln700_37_reg_2511[13]_i_8_0 ;
  input [11:0]\add_ln700_37_reg_2511[13]_i_8_1 ;
  input [0:0]DI;
  input [1:0]S;
  input [0:0]\add_ln700_37_reg_2511_reg[13]_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [13:0]D;
  wire [0:0]DI;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [4:0]P;
  wire RSTA;
  wire [1:0]S;
  wire \add_ln700_37_reg_2511[13]_i_10_n_0 ;
  wire \add_ln700_37_reg_2511[13]_i_11_n_0 ;
  wire \add_ln700_37_reg_2511[13]_i_12_n_0 ;
  wire \add_ln700_37_reg_2511[13]_i_13_n_0 ;
  wire \add_ln700_37_reg_2511[13]_i_14_n_0 ;
  wire \add_ln700_37_reg_2511[13]_i_15_n_0 ;
  wire \add_ln700_37_reg_2511[13]_i_16_n_0 ;
  wire \add_ln700_37_reg_2511[13]_i_17_n_0 ;
  wire \add_ln700_37_reg_2511[13]_i_20_n_0 ;
  wire \add_ln700_37_reg_2511[13]_i_2_n_0 ;
  wire \add_ln700_37_reg_2511[13]_i_3_n_0 ;
  wire \add_ln700_37_reg_2511[13]_i_4_n_0 ;
  wire \add_ln700_37_reg_2511[13]_i_5_n_0 ;
  wire \add_ln700_37_reg_2511[13]_i_6_n_0 ;
  wire [11:0]\add_ln700_37_reg_2511[13]_i_8_0 ;
  wire [11:0]\add_ln700_37_reg_2511[13]_i_8_1 ;
  wire \add_ln700_37_reg_2511[13]_i_8_n_0 ;
  wire \add_ln700_37_reg_2511[13]_i_9_n_0 ;
  wire \add_ln700_37_reg_2511[7]_i_10_n_0 ;
  wire \add_ln700_37_reg_2511[7]_i_11_n_0 ;
  wire \add_ln700_37_reg_2511[7]_i_12_n_0 ;
  wire \add_ln700_37_reg_2511[7]_i_13_n_0 ;
  wire \add_ln700_37_reg_2511[7]_i_14_n_0 ;
  wire \add_ln700_37_reg_2511[7]_i_17_n_0 ;
  wire \add_ln700_37_reg_2511[7]_i_18_n_0 ;
  wire \add_ln700_37_reg_2511[7]_i_19_n_0 ;
  wire \add_ln700_37_reg_2511[7]_i_20_n_0 ;
  wire \add_ln700_37_reg_2511[7]_i_21_n_0 ;
  wire \add_ln700_37_reg_2511[7]_i_2_n_0 ;
  wire \add_ln700_37_reg_2511[7]_i_3_n_0 ;
  wire \add_ln700_37_reg_2511[7]_i_4_n_0 ;
  wire \add_ln700_37_reg_2511[7]_i_5_n_0 ;
  wire \add_ln700_37_reg_2511[7]_i_6_n_0 ;
  wire \add_ln700_37_reg_2511[7]_i_7_n_0 ;
  wire \add_ln700_37_reg_2511[7]_i_9_n_0 ;
  wire [12:0]\add_ln700_37_reg_2511_reg[13] ;
  wire [0:0]\add_ln700_37_reg_2511_reg[13]_0 ;
  wire \add_ln700_37_reg_2511_reg[13]_i_1_n_3 ;
  wire \add_ln700_37_reg_2511_reg[13]_i_1_n_4 ;
  wire \add_ln700_37_reg_2511_reg[13]_i_1_n_5 ;
  wire \add_ln700_37_reg_2511_reg[13]_i_1_n_6 ;
  wire \add_ln700_37_reg_2511_reg[13]_i_1_n_7 ;
  wire \add_ln700_37_reg_2511_reg[7]_i_1_n_0 ;
  wire \add_ln700_37_reg_2511_reg[7]_i_1_n_1 ;
  wire \add_ln700_37_reg_2511_reg[7]_i_1_n_2 ;
  wire \add_ln700_37_reg_2511_reg[7]_i_1_n_3 ;
  wire \add_ln700_37_reg_2511_reg[7]_i_1_n_4 ;
  wire \add_ln700_37_reg_2511_reg[7]_i_1_n_5 ;
  wire \add_ln700_37_reg_2511_reg[7]_i_1_n_6 ;
  wire \add_ln700_37_reg_2511_reg[7]_i_1_n_7 ;
  wire ap_clk;
  wire [17:0]ap_clk_0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [7:5]\NLW_add_ln700_37_reg_2511_reg[13]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln700_37_reg_2511_reg[13]_i_1_O_UNCONNECTED ;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_37_reg_2511[13]_i_10 
       (.I0(\add_ln700_37_reg_2511[13]_i_4_n_0 ),
        .I1(\add_ln700_37_reg_2511[13]_i_14_n_0 ),
        .I2(\add_ln700_37_reg_2511_reg[13] [10]),
        .I3(\add_ln700_37_reg_2511[13]_i_8_1 [8]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_0 [8]),
        .I5(p_n_96),
        .O(\add_ln700_37_reg_2511[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_37_reg_2511[13]_i_11 
       (.I0(\add_ln700_37_reg_2511[13]_i_5_n_0 ),
        .I1(\add_ln700_37_reg_2511[13]_i_15_n_0 ),
        .I2(\add_ln700_37_reg_2511_reg[13] [9]),
        .I3(\add_ln700_37_reg_2511[13]_i_8_1 [7]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_0 [7]),
        .I5(p_n_97),
        .O(\add_ln700_37_reg_2511[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_37_reg_2511[13]_i_12 
       (.I0(\add_ln700_37_reg_2511[13]_i_6_n_0 ),
        .I1(\add_ln700_37_reg_2511[13]_i_16_n_0 ),
        .I2(\add_ln700_37_reg_2511_reg[13] [8]),
        .I3(\add_ln700_37_reg_2511[13]_i_8_1 [6]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_0 [6]),
        .I5(p_n_98),
        .O(\add_ln700_37_reg_2511[13]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_37_reg_2511[13]_i_13 
       (.I0(P[2]),
        .I1(\add_ln700_37_reg_2511[13]_i_8_1 [10]),
        .I2(\add_ln700_37_reg_2511[13]_i_8_0 [10]),
        .O(\add_ln700_37_reg_2511[13]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_37_reg_2511[13]_i_14 
       (.I0(p_n_95),
        .I1(\add_ln700_37_reg_2511[13]_i_8_1 [9]),
        .I2(\add_ln700_37_reg_2511[13]_i_8_0 [9]),
        .O(\add_ln700_37_reg_2511[13]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_37_reg_2511[13]_i_15 
       (.I0(p_n_96),
        .I1(\add_ln700_37_reg_2511[13]_i_8_1 [8]),
        .I2(\add_ln700_37_reg_2511[13]_i_8_0 [8]),
        .O(\add_ln700_37_reg_2511[13]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_37_reg_2511[13]_i_16 
       (.I0(p_n_97),
        .I1(\add_ln700_37_reg_2511[13]_i_8_1 [7]),
        .I2(\add_ln700_37_reg_2511[13]_i_8_0 [7]),
        .O(\add_ln700_37_reg_2511[13]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_37_reg_2511[13]_i_17 
       (.I0(p_n_98),
        .I1(\add_ln700_37_reg_2511[13]_i_8_1 [6]),
        .I2(\add_ln700_37_reg_2511[13]_i_8_0 [6]),
        .O(\add_ln700_37_reg_2511[13]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_37_reg_2511[13]_i_2 
       (.I0(\add_ln700_37_reg_2511_reg[13] [11]),
        .I1(\add_ln700_37_reg_2511[13]_i_13_n_0 ),
        .I2(p_n_95),
        .I3(\add_ln700_37_reg_2511[13]_i_8_0 [9]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_1 [9]),
        .O(\add_ln700_37_reg_2511[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_37_reg_2511[13]_i_20 
       (.I0(P[3]),
        .I1(\add_ln700_37_reg_2511[13]_i_8_1 [11]),
        .I2(\add_ln700_37_reg_2511[13]_i_8_0 [11]),
        .O(\add_ln700_37_reg_2511[13]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_37_reg_2511[13]_i_3 
       (.I0(\add_ln700_37_reg_2511_reg[13] [10]),
        .I1(\add_ln700_37_reg_2511[13]_i_14_n_0 ),
        .I2(p_n_96),
        .I3(\add_ln700_37_reg_2511[13]_i_8_0 [8]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_1 [8]),
        .O(\add_ln700_37_reg_2511[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_37_reg_2511[13]_i_4 
       (.I0(\add_ln700_37_reg_2511_reg[13] [9]),
        .I1(\add_ln700_37_reg_2511[13]_i_15_n_0 ),
        .I2(p_n_97),
        .I3(\add_ln700_37_reg_2511[13]_i_8_0 [7]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_1 [7]),
        .O(\add_ln700_37_reg_2511[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_37_reg_2511[13]_i_5 
       (.I0(\add_ln700_37_reg_2511_reg[13] [8]),
        .I1(\add_ln700_37_reg_2511[13]_i_16_n_0 ),
        .I2(p_n_98),
        .I3(\add_ln700_37_reg_2511[13]_i_8_0 [6]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_1 [6]),
        .O(\add_ln700_37_reg_2511[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_37_reg_2511[13]_i_6 
       (.I0(\add_ln700_37_reg_2511_reg[13] [7]),
        .I1(\add_ln700_37_reg_2511[13]_i_17_n_0 ),
        .I2(p_n_99),
        .I3(\add_ln700_37_reg_2511[13]_i_8_0 [5]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_1 [5]),
        .O(\add_ln700_37_reg_2511[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_37_reg_2511[13]_i_8 
       (.I0(\add_ln700_37_reg_2511[13]_i_2_n_0 ),
        .I1(\add_ln700_37_reg_2511[13]_i_20_n_0 ),
        .I2(\add_ln700_37_reg_2511_reg[13] [12]),
        .I3(\add_ln700_37_reg_2511[13]_i_8_1 [10]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_0 [10]),
        .I5(P[2]),
        .O(\add_ln700_37_reg_2511[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_37_reg_2511[13]_i_9 
       (.I0(\add_ln700_37_reg_2511[13]_i_3_n_0 ),
        .I1(\add_ln700_37_reg_2511[13]_i_13_n_0 ),
        .I2(\add_ln700_37_reg_2511_reg[13] [11]),
        .I3(\add_ln700_37_reg_2511[13]_i_8_1 [9]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_0 [9]),
        .I5(p_n_95),
        .O(\add_ln700_37_reg_2511[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_37_reg_2511[7]_i_10 
       (.I0(\add_ln700_37_reg_2511[7]_i_3_n_0 ),
        .I1(\add_ln700_37_reg_2511[7]_i_17_n_0 ),
        .I2(\add_ln700_37_reg_2511_reg[13] [6]),
        .I3(\add_ln700_37_reg_2511[13]_i_8_1 [4]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_0 [4]),
        .I5(p_n_100),
        .O(\add_ln700_37_reg_2511[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_37_reg_2511[7]_i_11 
       (.I0(\add_ln700_37_reg_2511[7]_i_4_n_0 ),
        .I1(\add_ln700_37_reg_2511[7]_i_18_n_0 ),
        .I2(\add_ln700_37_reg_2511_reg[13] [5]),
        .I3(\add_ln700_37_reg_2511[13]_i_8_1 [3]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_0 [3]),
        .I5(p_n_101),
        .O(\add_ln700_37_reg_2511[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_37_reg_2511[7]_i_12 
       (.I0(\add_ln700_37_reg_2511[7]_i_5_n_0 ),
        .I1(\add_ln700_37_reg_2511[7]_i_19_n_0 ),
        .I2(\add_ln700_37_reg_2511_reg[13] [4]),
        .I3(\add_ln700_37_reg_2511[13]_i_8_1 [2]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_0 [2]),
        .I5(p_n_102),
        .O(\add_ln700_37_reg_2511[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_37_reg_2511[7]_i_13 
       (.I0(\add_ln700_37_reg_2511[7]_i_6_n_0 ),
        .I1(\add_ln700_37_reg_2511[7]_i_20_n_0 ),
        .I2(\add_ln700_37_reg_2511_reg[13] [3]),
        .I3(\add_ln700_37_reg_2511[13]_i_8_1 [1]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_0 [1]),
        .I5(p_n_103),
        .O(\add_ln700_37_reg_2511[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln700_37_reg_2511[7]_i_14 
       (.I0(\add_ln700_37_reg_2511[7]_i_21_n_0 ),
        .I1(\add_ln700_37_reg_2511_reg[13] [2]),
        .I2(P[1]),
        .I3(\add_ln700_37_reg_2511[13]_i_8_1 [0]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_0 [0]),
        .I5(\add_ln700_37_reg_2511_reg[13] [1]),
        .O(\add_ln700_37_reg_2511[7]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_37_reg_2511[7]_i_17 
       (.I0(p_n_99),
        .I1(\add_ln700_37_reg_2511[13]_i_8_1 [5]),
        .I2(\add_ln700_37_reg_2511[13]_i_8_0 [5]),
        .O(\add_ln700_37_reg_2511[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_37_reg_2511[7]_i_18 
       (.I0(p_n_100),
        .I1(\add_ln700_37_reg_2511[13]_i_8_1 [4]),
        .I2(\add_ln700_37_reg_2511[13]_i_8_0 [4]),
        .O(\add_ln700_37_reg_2511[7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_37_reg_2511[7]_i_19 
       (.I0(p_n_101),
        .I1(\add_ln700_37_reg_2511[13]_i_8_1 [3]),
        .I2(\add_ln700_37_reg_2511[13]_i_8_0 [3]),
        .O(\add_ln700_37_reg_2511[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_37_reg_2511[7]_i_2 
       (.I0(\add_ln700_37_reg_2511_reg[13] [6]),
        .I1(\add_ln700_37_reg_2511[7]_i_17_n_0 ),
        .I2(p_n_100),
        .I3(\add_ln700_37_reg_2511[13]_i_8_0 [4]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_1 [4]),
        .O(\add_ln700_37_reg_2511[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_37_reg_2511[7]_i_20 
       (.I0(p_n_102),
        .I1(\add_ln700_37_reg_2511[13]_i_8_1 [2]),
        .I2(\add_ln700_37_reg_2511[13]_i_8_0 [2]),
        .O(\add_ln700_37_reg_2511[7]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_37_reg_2511[7]_i_21 
       (.I0(p_n_103),
        .I1(\add_ln700_37_reg_2511[13]_i_8_1 [1]),
        .I2(\add_ln700_37_reg_2511[13]_i_8_0 [1]),
        .O(\add_ln700_37_reg_2511[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_37_reg_2511[7]_i_3 
       (.I0(\add_ln700_37_reg_2511_reg[13] [5]),
        .I1(\add_ln700_37_reg_2511[7]_i_18_n_0 ),
        .I2(p_n_101),
        .I3(\add_ln700_37_reg_2511[13]_i_8_0 [3]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_1 [3]),
        .O(\add_ln700_37_reg_2511[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_37_reg_2511[7]_i_4 
       (.I0(\add_ln700_37_reg_2511_reg[13] [4]),
        .I1(\add_ln700_37_reg_2511[7]_i_19_n_0 ),
        .I2(p_n_102),
        .I3(\add_ln700_37_reg_2511[13]_i_8_0 [2]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_1 [2]),
        .O(\add_ln700_37_reg_2511[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_37_reg_2511[7]_i_5 
       (.I0(\add_ln700_37_reg_2511_reg[13] [3]),
        .I1(\add_ln700_37_reg_2511[7]_i_20_n_0 ),
        .I2(p_n_103),
        .I3(\add_ln700_37_reg_2511[13]_i_8_0 [1]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_1 [1]),
        .O(\add_ln700_37_reg_2511[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_37_reg_2511[7]_i_6 
       (.I0(\add_ln700_37_reg_2511_reg[13] [2]),
        .I1(\add_ln700_37_reg_2511[7]_i_21_n_0 ),
        .I2(P[1]),
        .I3(\add_ln700_37_reg_2511[13]_i_8_0 [0]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_1 [0]),
        .O(\add_ln700_37_reg_2511[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln700_37_reg_2511[7]_i_7 
       (.I0(P[1]),
        .I1(\add_ln700_37_reg_2511[13]_i_8_0 [0]),
        .I2(\add_ln700_37_reg_2511[13]_i_8_1 [0]),
        .I3(\add_ln700_37_reg_2511_reg[13] [2]),
        .I4(\add_ln700_37_reg_2511[7]_i_21_n_0 ),
        .O(\add_ln700_37_reg_2511[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_37_reg_2511[7]_i_9 
       (.I0(\add_ln700_37_reg_2511[7]_i_2_n_0 ),
        .I1(\add_ln700_37_reg_2511[13]_i_17_n_0 ),
        .I2(\add_ln700_37_reg_2511_reg[13] [7]),
        .I3(\add_ln700_37_reg_2511[13]_i_8_1 [5]),
        .I4(\add_ln700_37_reg_2511[13]_i_8_0 [5]),
        .I5(p_n_99),
        .O(\add_ln700_37_reg_2511[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_37_reg_2511_reg[13]_i_1 
       (.CI(\add_ln700_37_reg_2511_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln700_37_reg_2511_reg[13]_i_1_CO_UNCONNECTED [7:5],\add_ln700_37_reg_2511_reg[13]_i_1_n_3 ,\add_ln700_37_reg_2511_reg[13]_i_1_n_4 ,\add_ln700_37_reg_2511_reg[13]_i_1_n_5 ,\add_ln700_37_reg_2511_reg[13]_i_1_n_6 ,\add_ln700_37_reg_2511_reg[13]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln700_37_reg_2511[13]_i_2_n_0 ,\add_ln700_37_reg_2511[13]_i_3_n_0 ,\add_ln700_37_reg_2511[13]_i_4_n_0 ,\add_ln700_37_reg_2511[13]_i_5_n_0 ,\add_ln700_37_reg_2511[13]_i_6_n_0 }),
        .O({\NLW_add_ln700_37_reg_2511_reg[13]_i_1_O_UNCONNECTED [7:6],D[13:8]}),
        .S({1'b0,1'b0,\add_ln700_37_reg_2511_reg[13]_0 ,\add_ln700_37_reg_2511[13]_i_8_n_0 ,\add_ln700_37_reg_2511[13]_i_9_n_0 ,\add_ln700_37_reg_2511[13]_i_10_n_0 ,\add_ln700_37_reg_2511[13]_i_11_n_0 ,\add_ln700_37_reg_2511[13]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_37_reg_2511_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln700_37_reg_2511_reg[7]_i_1_n_0 ,\add_ln700_37_reg_2511_reg[7]_i_1_n_1 ,\add_ln700_37_reg_2511_reg[7]_i_1_n_2 ,\add_ln700_37_reg_2511_reg[7]_i_1_n_3 ,\add_ln700_37_reg_2511_reg[7]_i_1_n_4 ,\add_ln700_37_reg_2511_reg[7]_i_1_n_5 ,\add_ln700_37_reg_2511_reg[7]_i_1_n_6 ,\add_ln700_37_reg_2511_reg[7]_i_1_n_7 }),
        .DI({\add_ln700_37_reg_2511[7]_i_2_n_0 ,\add_ln700_37_reg_2511[7]_i_3_n_0 ,\add_ln700_37_reg_2511[7]_i_4_n_0 ,\add_ln700_37_reg_2511[7]_i_5_n_0 ,\add_ln700_37_reg_2511[7]_i_6_n_0 ,\add_ln700_37_reg_2511[7]_i_7_n_0 ,DI,\add_ln700_37_reg_2511_reg[13] [0]}),
        .O(D[7:0]),
        .S({\add_ln700_37_reg_2511[7]_i_9_n_0 ,\add_ln700_37_reg_2511[7]_i_10_n_0 ,\add_ln700_37_reg_2511[7]_i_11_n_0 ,\add_ln700_37_reg_2511[7]_i_12_n_0 ,\add_ln700_37_reg_2511[7]_i_13_n_0 ,\add_ln700_37_reg_2511[7]_i_14_n_0 ,S}));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(ap_clk_0),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(BCOUT),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P[4:2],p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,P[1:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_56
   (BCOUT,
    P,
    S,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln700_37_reg_2511_reg[13] ,
    \add_ln700_37_reg_2511_reg[13]_0 ,
    \add_ln700_37_reg_2511_reg[13]_1 ,
    \add_ln700_37_reg_2511_reg[13]_2 );
  output [17:0]BCOUT;
  output [13:0]P;
  output [0:0]S;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [17:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [0:0]\add_ln700_37_reg_2511_reg[13] ;
  input \add_ln700_37_reg_2511_reg[13]_0 ;
  input [1:0]\add_ln700_37_reg_2511_reg[13]_1 ;
  input [1:0]\add_ln700_37_reg_2511_reg[13]_2 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [17:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire [0:0]S;
  wire \add_ln700_37_reg_2511[13]_i_18_n_0 ;
  wire [0:0]\add_ln700_37_reg_2511_reg[13] ;
  wire \add_ln700_37_reg_2511_reg[13]_0 ;
  wire [1:0]\add_ln700_37_reg_2511_reg[13]_1 ;
  wire [1:0]\add_ln700_37_reg_2511_reg[13]_2 ;
  wire ap_clk;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_37_reg_2511[13]_i_18 
       (.I0(P[11]),
        .I1(\add_ln700_37_reg_2511_reg[13]_1 [0]),
        .I2(\add_ln700_37_reg_2511_reg[13]_2 [0]),
        .O(\add_ln700_37_reg_2511[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln700_37_reg_2511[13]_i_7 
       (.I0(\add_ln700_37_reg_2511[13]_i_18_n_0 ),
        .I1(\add_ln700_37_reg_2511_reg[13] ),
        .I2(\add_ln700_37_reg_2511_reg[13]_0 ),
        .I3(P[12]),
        .I4(\add_ln700_37_reg_2511_reg[13]_1 [1]),
        .I5(\add_ln700_37_reg_2511_reg[13]_2 [1]),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(BCOUT),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(DSP_ALU_INST_2),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_57
   (P,
    ap_clk_0,
    S,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    \add_ln700_29_reg_2506_reg[13]_i_14 ,
    \add_ln700_29_reg_2506_reg[13]_i_14_0 );
  output [12:0]P;
  output [17:0]ap_clk_0;
  output [0:0]S;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [1:0]\add_ln700_29_reg_2506_reg[13]_i_14 ;
  input [1:0]\add_ln700_29_reg_2506_reg[13]_i_14_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [12:0]P;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln700_29_reg_2506_reg[13]_i_14 ;
  wire [1:0]\add_ln700_29_reg_2506_reg[13]_i_14_0 ;
  wire ap_clk;
  wire [17:0]ap_clk_0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire p_n_92;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln700_29_reg_2506[13]_i_30 
       (.I0(P[12]),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14 [0]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_0 [0]),
        .I3(\add_ln700_29_reg_2506_reg[13]_i_14 [1]),
        .I4(\add_ln700_29_reg_2506_reg[13]_i_14_0 [1]),
        .I5(p_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(ap_clk_0),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(BCOUT),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],p_n_92,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_58
   (P,
    BCOUT,
    S,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    \add_ln700_29_reg_2506_reg[13]_i_15 ,
    \add_ln700_29_reg_2506_reg[13]_i_15_0 );
  output [12:0]P;
  output [17:0]BCOUT;
  output [0:0]S;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]DSP_ALU_INST_0;
  input [7:0]DSP_ALU_INST_1;
  input [0:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;
  input [1:0]\add_ln700_29_reg_2506_reg[13]_i_15 ;
  input [1:0]\add_ln700_29_reg_2506_reg[13]_i_15_0 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [17:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [0:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [12:0]P;
  wire RSTA;
  wire [0:0]S;
  wire [1:0]\add_ln700_29_reg_2506_reg[13]_i_15 ;
  wire [1:0]\add_ln700_29_reg_2506_reg[13]_i_15_0 ;
  wire ap_clk;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire p_n_92;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln700_29_reg_2506[13]_i_41 
       (.I0(P[12]),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15 [0]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_0 [0]),
        .I3(\add_ln700_29_reg_2506_reg[13]_i_15 [1]),
        .I4(\add_ln700_29_reg_2506_reg[13]_i_15_0 [1]),
        .I5(p_n_92),
        .O(S));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(BCOUT),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(DSP_ALU_INST_0),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],p_n_92,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_59
   (P,
    ap_clk_0,
    O,
    \add_ln700_29_reg_2506[13]_i_35_0 ,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \add_ln700_29_reg_2506_reg[13]_i_14_0 ,
    \add_ln700_29_reg_2506_reg[13]_i_14_1 );
  output [1:0]P;
  output [17:0]ap_clk_0;
  output [7:0]O;
  output [5:0]\add_ln700_29_reg_2506[13]_i_35_0 ;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\add_ln700_29_reg_2506_reg[13]_i_14_0 ;
  input [12:0]\add_ln700_29_reg_2506_reg[13]_i_14_1 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]O;
  wire [1:0]P;
  wire RSTA;
  wire [0:0]S;
  wire \add_ln700_29_reg_2506[13]_i_25_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_26_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_27_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_28_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_29_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_31_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_32_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_33_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_34_n_0 ;
  wire [5:0]\add_ln700_29_reg_2506[13]_i_35_0 ;
  wire \add_ln700_29_reg_2506[13]_i_35_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_47_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_48_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_49_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_50_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_51_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_52_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_53_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_54_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_55_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_56_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_57_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_58_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_59_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_60_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_61_n_0 ;
  wire [12:0]\add_ln700_29_reg_2506_reg[13]_i_14_0 ;
  wire [12:0]\add_ln700_29_reg_2506_reg[13]_i_14_1 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_14_n_3 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_14_n_4 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_14_n_5 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_14_n_6 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_14_n_7 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_19_n_0 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_19_n_1 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_19_n_2 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_19_n_3 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_19_n_4 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_19_n_5 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_19_n_6 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_19_n_7 ;
  wire ap_clk;
  wire [17:0]ap_clk_0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [7:5]\NLW_add_ln700_29_reg_2506_reg[13]_i_14_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln700_29_reg_2506_reg[13]_i_14_O_UNCONNECTED ;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_25 
       (.I0(p_n_94),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [11]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [11]),
        .O(\add_ln700_29_reg_2506[13]_i_25_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_26 
       (.I0(p_n_95),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [10]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [10]),
        .O(\add_ln700_29_reg_2506[13]_i_26_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_27 
       (.I0(p_n_96),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [9]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [9]),
        .O(\add_ln700_29_reg_2506[13]_i_27_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_28 
       (.I0(p_n_97),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [8]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [8]),
        .O(\add_ln700_29_reg_2506[13]_i_28_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_29 
       (.I0(p_n_98),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [7]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [7]),
        .O(\add_ln700_29_reg_2506[13]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_31 
       (.I0(\add_ln700_29_reg_2506[13]_i_25_n_0 ),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [12]),
        .I2(P[0]),
        .I3(\add_ln700_29_reg_2506_reg[13]_i_14_1 [12]),
        .O(\add_ln700_29_reg_2506[13]_i_31_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_32 
       (.I0(p_n_94),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [11]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [11]),
        .I3(\add_ln700_29_reg_2506[13]_i_26_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_32_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_33 
       (.I0(p_n_95),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [10]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [10]),
        .I3(\add_ln700_29_reg_2506[13]_i_27_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_33_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_34 
       (.I0(p_n_96),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [9]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [9]),
        .I3(\add_ln700_29_reg_2506[13]_i_28_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_34_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_35 
       (.I0(p_n_97),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [8]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [8]),
        .I3(\add_ln700_29_reg_2506[13]_i_29_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_35_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_47 
       (.I0(p_n_99),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [6]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [6]),
        .O(\add_ln700_29_reg_2506[13]_i_47_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_48 
       (.I0(p_n_100),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [5]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [5]),
        .O(\add_ln700_29_reg_2506[13]_i_48_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_49 
       (.I0(p_n_101),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [4]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [4]),
        .O(\add_ln700_29_reg_2506[13]_i_49_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_50 
       (.I0(p_n_102),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [3]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [3]),
        .O(\add_ln700_29_reg_2506[13]_i_50_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_51 
       (.I0(p_n_103),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [2]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [2]),
        .O(\add_ln700_29_reg_2506[13]_i_51_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_52 
       (.I0(p_n_104),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [1]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [1]),
        .O(\add_ln700_29_reg_2506[13]_i_52_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_53 
       (.I0(p_n_105),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [0]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [0]),
        .O(\add_ln700_29_reg_2506[13]_i_53_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_54 
       (.I0(p_n_98),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [7]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [7]),
        .I3(\add_ln700_29_reg_2506[13]_i_47_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_54_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_55 
       (.I0(p_n_99),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [6]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [6]),
        .I3(\add_ln700_29_reg_2506[13]_i_48_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_55_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_56 
       (.I0(p_n_100),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [5]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [5]),
        .I3(\add_ln700_29_reg_2506[13]_i_49_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_56_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_57 
       (.I0(p_n_101),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [4]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [4]),
        .I3(\add_ln700_29_reg_2506[13]_i_50_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_57_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_58 
       (.I0(p_n_102),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [3]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [3]),
        .I3(\add_ln700_29_reg_2506[13]_i_51_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_58_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_59 
       (.I0(p_n_103),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [2]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [2]),
        .I3(\add_ln700_29_reg_2506[13]_i_52_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_59_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_60 
       (.I0(p_n_104),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [1]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [1]),
        .I3(\add_ln700_29_reg_2506[13]_i_53_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_60_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_29_reg_2506[13]_i_61 
       (.I0(p_n_105),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_14_0 [0]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_14_1 [0]),
        .O(\add_ln700_29_reg_2506[13]_i_61_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_29_reg_2506_reg[13]_i_14 
       (.CI(\add_ln700_29_reg_2506_reg[13]_i_19_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln700_29_reg_2506_reg[13]_i_14_CO_UNCONNECTED [7:5],\add_ln700_29_reg_2506_reg[13]_i_14_n_3 ,\add_ln700_29_reg_2506_reg[13]_i_14_n_4 ,\add_ln700_29_reg_2506_reg[13]_i_14_n_5 ,\add_ln700_29_reg_2506_reg[13]_i_14_n_6 ,\add_ln700_29_reg_2506_reg[13]_i_14_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln700_29_reg_2506[13]_i_25_n_0 ,\add_ln700_29_reg_2506[13]_i_26_n_0 ,\add_ln700_29_reg_2506[13]_i_27_n_0 ,\add_ln700_29_reg_2506[13]_i_28_n_0 ,\add_ln700_29_reg_2506[13]_i_29_n_0 }),
        .O({\NLW_add_ln700_29_reg_2506_reg[13]_i_14_O_UNCONNECTED [7:6],\add_ln700_29_reg_2506[13]_i_35_0 }),
        .S({1'b0,1'b0,S,\add_ln700_29_reg_2506[13]_i_31_n_0 ,\add_ln700_29_reg_2506[13]_i_32_n_0 ,\add_ln700_29_reg_2506[13]_i_33_n_0 ,\add_ln700_29_reg_2506[13]_i_34_n_0 ,\add_ln700_29_reg_2506[13]_i_35_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_29_reg_2506_reg[13]_i_19 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln700_29_reg_2506_reg[13]_i_19_n_0 ,\add_ln700_29_reg_2506_reg[13]_i_19_n_1 ,\add_ln700_29_reg_2506_reg[13]_i_19_n_2 ,\add_ln700_29_reg_2506_reg[13]_i_19_n_3 ,\add_ln700_29_reg_2506_reg[13]_i_19_n_4 ,\add_ln700_29_reg_2506_reg[13]_i_19_n_5 ,\add_ln700_29_reg_2506_reg[13]_i_19_n_6 ,\add_ln700_29_reg_2506_reg[13]_i_19_n_7 }),
        .DI({\add_ln700_29_reg_2506[13]_i_47_n_0 ,\add_ln700_29_reg_2506[13]_i_48_n_0 ,\add_ln700_29_reg_2506[13]_i_49_n_0 ,\add_ln700_29_reg_2506[13]_i_50_n_0 ,\add_ln700_29_reg_2506[13]_i_51_n_0 ,\add_ln700_29_reg_2506[13]_i_52_n_0 ,\add_ln700_29_reg_2506[13]_i_53_n_0 ,1'b0}),
        .O(O),
        .S({\add_ln700_29_reg_2506[13]_i_54_n_0 ,\add_ln700_29_reg_2506[13]_i_55_n_0 ,\add_ln700_29_reg_2506[13]_i_56_n_0 ,\add_ln700_29_reg_2506[13]_i_57_n_0 ,\add_ln700_29_reg_2506[13]_i_58_n_0 ,\add_ln700_29_reg_2506[13]_i_59_n_0 ,\add_ln700_29_reg_2506[13]_i_60_n_0 ,\add_ln700_29_reg_2506[13]_i_61_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(ap_clk_0),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(BCOUT),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_60
   (P,
    BCOUT,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  output [17:0]BCOUT;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]DSP_ALU_INST_0;
  input [7:0]DSP_ALU_INST_1;
  input [0:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [17:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [0:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(BCOUT),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(DSP_ALU_INST_0),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_61
   (P,
    ap_clk_0,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2);
  output [13:0]P;
  output [17:0]ap_clk_0;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;
  wire [17:0]ap_clk_0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(ap_clk_0),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(BCOUT),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_62
   (P,
    BCOUT,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3);
  output [13:0]P;
  output [17:0]BCOUT;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]DSP_ALU_INST_0;
  input [7:0]DSP_ALU_INST_1;
  input [0:0]DSP_ALU_INST_2;
  input [7:0]DSP_ALU_INST_3;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [17:0]DSP_ALU_INST_0;
  wire [7:0]DSP_ALU_INST_1;
  wire [0:0]DSP_ALU_INST_2;
  wire [7:0]DSP_ALU_INST_3;
  wire [13:0]P;
  wire RSTA;
  wire ap_clk;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3[7],DSP_ALU_INST_3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(BCOUT),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1[7],DSP_ALU_INST_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(DSP_ALU_INST_0),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_63
   (P,
    ap_clk_0,
    O,
    \add_ln700_29_reg_2506[13]_i_46_0 ,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    BCOUT,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    S,
    \add_ln700_29_reg_2506_reg[13]_i_15_0 ,
    \add_ln700_29_reg_2506_reg[13]_i_15_1 );
  output [1:0]P;
  output [17:0]ap_clk_0;
  output [7:0]O;
  output [5:0]\add_ln700_29_reg_2506[13]_i_46_0 ;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [17:0]BCOUT;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]DSP_ALU_INST_2;
  input [0:0]S;
  input [12:0]\add_ln700_29_reg_2506_reg[13]_i_15_0 ;
  input [12:0]\add_ln700_29_reg_2506_reg[13]_i_15_1 ;

  wire [17:0]BCOUT;
  wire CEB2;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [7:0]DSP_ALU_INST_2;
  wire [7:0]O;
  wire [1:0]P;
  wire RSTA;
  wire [0:0]S;
  wire \add_ln700_29_reg_2506[13]_i_36_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_37_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_38_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_39_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_40_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_42_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_43_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_44_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_45_n_0 ;
  wire [5:0]\add_ln700_29_reg_2506[13]_i_46_0 ;
  wire \add_ln700_29_reg_2506[13]_i_46_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_62_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_63_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_64_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_65_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_66_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_67_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_68_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_69_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_70_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_71_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_72_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_73_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_74_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_75_n_0 ;
  wire \add_ln700_29_reg_2506[13]_i_76_n_0 ;
  wire [12:0]\add_ln700_29_reg_2506_reg[13]_i_15_0 ;
  wire [12:0]\add_ln700_29_reg_2506_reg[13]_i_15_1 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_15_n_3 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_15_n_4 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_15_n_5 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_15_n_6 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_15_n_7 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_20_n_0 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_20_n_1 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_20_n_2 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_20_n_3 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_20_n_4 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_20_n_5 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_20_n_6 ;
  wire \add_ln700_29_reg_2506_reg[13]_i_20_n_7 ;
  wire ap_clk;
  wire [17:0]ap_clk_0;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire p_n_10;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_11;
  wire p_n_12;
  wire p_n_13;
  wire p_n_14;
  wire p_n_15;
  wire p_n_16;
  wire p_n_17;
  wire p_n_18;
  wire p_n_19;
  wire p_n_20;
  wire p_n_21;
  wire p_n_22;
  wire p_n_23;
  wire p_n_6;
  wire p_n_7;
  wire p_n_8;
  wire p_n_9;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire [7:5]\NLW_add_ln700_29_reg_2506_reg[13]_i_15_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln700_29_reg_2506_reg[13]_i_15_O_UNCONNECTED ;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_36 
       (.I0(p_n_94),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [11]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [11]),
        .O(\add_ln700_29_reg_2506[13]_i_36_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_37 
       (.I0(p_n_95),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [10]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [10]),
        .O(\add_ln700_29_reg_2506[13]_i_37_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_38 
       (.I0(p_n_96),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [9]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [9]),
        .O(\add_ln700_29_reg_2506[13]_i_38_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_39 
       (.I0(p_n_97),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [8]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [8]),
        .O(\add_ln700_29_reg_2506[13]_i_39_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_40 
       (.I0(p_n_98),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [7]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [7]),
        .O(\add_ln700_29_reg_2506[13]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_42 
       (.I0(\add_ln700_29_reg_2506[13]_i_36_n_0 ),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [12]),
        .I2(P[0]),
        .I3(\add_ln700_29_reg_2506_reg[13]_i_15_1 [12]),
        .O(\add_ln700_29_reg_2506[13]_i_42_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_43 
       (.I0(p_n_94),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [11]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [11]),
        .I3(\add_ln700_29_reg_2506[13]_i_37_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_43_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_44 
       (.I0(p_n_95),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [10]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [10]),
        .I3(\add_ln700_29_reg_2506[13]_i_38_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_44_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_45 
       (.I0(p_n_96),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [9]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [9]),
        .I3(\add_ln700_29_reg_2506[13]_i_39_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_45_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_46 
       (.I0(p_n_97),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [8]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [8]),
        .I3(\add_ln700_29_reg_2506[13]_i_40_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_46_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_62 
       (.I0(p_n_99),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [6]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [6]),
        .O(\add_ln700_29_reg_2506[13]_i_62_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_63 
       (.I0(p_n_100),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [5]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [5]),
        .O(\add_ln700_29_reg_2506[13]_i_63_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_64 
       (.I0(p_n_101),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [4]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [4]),
        .O(\add_ln700_29_reg_2506[13]_i_64_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_65 
       (.I0(p_n_102),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [3]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [3]),
        .O(\add_ln700_29_reg_2506[13]_i_65_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_66 
       (.I0(p_n_103),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [2]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [2]),
        .O(\add_ln700_29_reg_2506[13]_i_66_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_67 
       (.I0(p_n_104),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [1]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [1]),
        .O(\add_ln700_29_reg_2506[13]_i_67_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_29_reg_2506[13]_i_68 
       (.I0(p_n_105),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [0]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [0]),
        .O(\add_ln700_29_reg_2506[13]_i_68_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_69 
       (.I0(p_n_98),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [7]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [7]),
        .I3(\add_ln700_29_reg_2506[13]_i_62_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_69_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_70 
       (.I0(p_n_99),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [6]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [6]),
        .I3(\add_ln700_29_reg_2506[13]_i_63_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_70_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_71 
       (.I0(p_n_100),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [5]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [5]),
        .I3(\add_ln700_29_reg_2506[13]_i_64_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_71_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_72 
       (.I0(p_n_101),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [4]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [4]),
        .I3(\add_ln700_29_reg_2506[13]_i_65_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_72_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_73 
       (.I0(p_n_102),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [3]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [3]),
        .I3(\add_ln700_29_reg_2506[13]_i_66_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_73_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_74 
       (.I0(p_n_103),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [2]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [2]),
        .I3(\add_ln700_29_reg_2506[13]_i_67_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_29_reg_2506[13]_i_75 
       (.I0(p_n_104),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [1]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [1]),
        .I3(\add_ln700_29_reg_2506[13]_i_68_n_0 ),
        .O(\add_ln700_29_reg_2506[13]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_29_reg_2506[13]_i_76 
       (.I0(p_n_105),
        .I1(\add_ln700_29_reg_2506_reg[13]_i_15_0 [0]),
        .I2(\add_ln700_29_reg_2506_reg[13]_i_15_1 [0]),
        .O(\add_ln700_29_reg_2506[13]_i_76_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_29_reg_2506_reg[13]_i_15 
       (.CI(\add_ln700_29_reg_2506_reg[13]_i_20_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln700_29_reg_2506_reg[13]_i_15_CO_UNCONNECTED [7:5],\add_ln700_29_reg_2506_reg[13]_i_15_n_3 ,\add_ln700_29_reg_2506_reg[13]_i_15_n_4 ,\add_ln700_29_reg_2506_reg[13]_i_15_n_5 ,\add_ln700_29_reg_2506_reg[13]_i_15_n_6 ,\add_ln700_29_reg_2506_reg[13]_i_15_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln700_29_reg_2506[13]_i_36_n_0 ,\add_ln700_29_reg_2506[13]_i_37_n_0 ,\add_ln700_29_reg_2506[13]_i_38_n_0 ,\add_ln700_29_reg_2506[13]_i_39_n_0 ,\add_ln700_29_reg_2506[13]_i_40_n_0 }),
        .O({\NLW_add_ln700_29_reg_2506_reg[13]_i_15_O_UNCONNECTED [7:6],\add_ln700_29_reg_2506[13]_i_46_0 }),
        .S({1'b0,1'b0,S,\add_ln700_29_reg_2506[13]_i_42_n_0 ,\add_ln700_29_reg_2506[13]_i_43_n_0 ,\add_ln700_29_reg_2506[13]_i_44_n_0 ,\add_ln700_29_reg_2506[13]_i_45_n_0 ,\add_ln700_29_reg_2506[13]_i_46_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_29_reg_2506_reg[13]_i_20 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln700_29_reg_2506_reg[13]_i_20_n_0 ,\add_ln700_29_reg_2506_reg[13]_i_20_n_1 ,\add_ln700_29_reg_2506_reg[13]_i_20_n_2 ,\add_ln700_29_reg_2506_reg[13]_i_20_n_3 ,\add_ln700_29_reg_2506_reg[13]_i_20_n_4 ,\add_ln700_29_reg_2506_reg[13]_i_20_n_5 ,\add_ln700_29_reg_2506_reg[13]_i_20_n_6 ,\add_ln700_29_reg_2506_reg[13]_i_20_n_7 }),
        .DI({\add_ln700_29_reg_2506[13]_i_62_n_0 ,\add_ln700_29_reg_2506[13]_i_63_n_0 ,\add_ln700_29_reg_2506[13]_i_64_n_0 ,\add_ln700_29_reg_2506[13]_i_65_n_0 ,\add_ln700_29_reg_2506[13]_i_66_n_0 ,\add_ln700_29_reg_2506[13]_i_67_n_0 ,\add_ln700_29_reg_2506[13]_i_68_n_0 ,1'b0}),
        .O(O),
        .S({\add_ln700_29_reg_2506[13]_i_69_n_0 ,\add_ln700_29_reg_2506[13]_i_70_n_0 ,\add_ln700_29_reg_2506[13]_i_71_n_0 ,\add_ln700_29_reg_2506[13]_i_72_n_0 ,\add_ln700_29_reg_2506[13]_i_73_n_0 ,\add_ln700_29_reg_2506[13]_i_74_n_0 ,\add_ln700_29_reg_2506[13]_i_75_n_0 ,\add_ln700_29_reg_2506[13]_i_76_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2[7],DSP_ALU_INST_2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .BCOUT(ap_clk_0),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(BCOUT),
        .BCOUT({p_n_6,p_n_7,p_n_8,p_n_9,p_n_10,p_n_11,p_n_12,p_n_13,p_n_14,p_n_15,p_n_16,p_n_17,p_n_18,p_n_19,p_n_20,p_n_21,p_n_22,p_n_23}),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],P,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "fir_stream_mac_mubkb_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir_stream_mac_mubkb_DSP48_0_64
   (D,
    DSP_ALU_INST,
    CEB2,
    ap_clk,
    RSTA,
    Q,
    DSP_ALU_INST_0,
    E,
    DSP_ALU_INST_1,
    B,
    A,
    P,
    O,
    \add_ln700_14_reg_2501_reg[13] ,
    \add_ln700_14_reg_2501[13]_i_7_0 ,
    \add_ln700_14_reg_2501[13]_i_7_1 );
  output [13:0]D;
  input [0:0]DSP_ALU_INST;
  input CEB2;
  input ap_clk;
  input RSTA;
  input [7:0]Q;
  input [7:0]DSP_ALU_INST_0;
  input [0:0]E;
  input [0:0]DSP_ALU_INST_1;
  input [7:0]B;
  input [7:0]A;
  input [13:0]P;
  input [7:0]O;
  input [7:0]\add_ln700_14_reg_2501_reg[13] ;
  input [5:0]\add_ln700_14_reg_2501[13]_i_7_0 ;
  input [5:0]\add_ln700_14_reg_2501[13]_i_7_1 ;

  wire [7:0]A;
  wire [7:0]B;
  wire CEB2;
  wire [13:0]D;
  wire [0:0]DSP_ALU_INST;
  wire [7:0]DSP_ALU_INST_0;
  wire [0:0]DSP_ALU_INST_1;
  wire [0:0]E;
  wire [7:0]O;
  wire [13:0]P;
  wire [7:0]Q;
  wire RSTA;
  wire \add_ln700_14_reg_2501[13]_i_10_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_11_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_12_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_13_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_16_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_17_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_18_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_21_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_22_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_23_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_24_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_2_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_3_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_4_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_5_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_6_n_0 ;
  wire [5:0]\add_ln700_14_reg_2501[13]_i_7_0 ;
  wire [5:0]\add_ln700_14_reg_2501[13]_i_7_1 ;
  wire \add_ln700_14_reg_2501[13]_i_7_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_8_n_0 ;
  wire \add_ln700_14_reg_2501[13]_i_9_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_10_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_11_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_12_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_13_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_14_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_15_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_16_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_17_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_18_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_19_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_20_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_21_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_2_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_3_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_4_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_5_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_6_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_7_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_8_n_0 ;
  wire \add_ln700_14_reg_2501[7]_i_9_n_0 ;
  wire [7:0]\add_ln700_14_reg_2501_reg[13] ;
  wire \add_ln700_14_reg_2501_reg[13]_i_1_n_3 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_1_n_4 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_1_n_5 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_1_n_6 ;
  wire \add_ln700_14_reg_2501_reg[13]_i_1_n_7 ;
  wire \add_ln700_14_reg_2501_reg[7]_i_1_n_0 ;
  wire \add_ln700_14_reg_2501_reg[7]_i_1_n_1 ;
  wire \add_ln700_14_reg_2501_reg[7]_i_1_n_2 ;
  wire \add_ln700_14_reg_2501_reg[7]_i_1_n_3 ;
  wire \add_ln700_14_reg_2501_reg[7]_i_1_n_4 ;
  wire \add_ln700_14_reg_2501_reg[7]_i_1_n_5 ;
  wire \add_ln700_14_reg_2501_reg[7]_i_1_n_6 ;
  wire \add_ln700_14_reg_2501_reg[7]_i_1_n_7 ;
  wire ap_clk;
  wire m_n_100;
  wire m_n_101;
  wire m_n_102;
  wire m_n_103;
  wire m_n_104;
  wire m_n_105;
  wire m_n_90;
  wire m_n_91;
  wire m_n_92;
  wire m_n_93;
  wire m_n_94;
  wire m_n_95;
  wire m_n_96;
  wire m_n_97;
  wire m_n_98;
  wire m_n_99;
  wire [13:0]p__0;
  wire [7:5]\NLW_add_ln700_14_reg_2501_reg[13]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln700_14_reg_2501_reg[13]_i_1_O_UNCONNECTED ;
  wire NLW_m_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_OVERFLOW_UNCONNECTED;
  wire NLW_m_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_m_P_UNCONNECTED;
  wire [47:0]NLW_m_PCOUT_UNCONNECTED;
  wire [7:0]NLW_m_XOROUT_UNCONNECTED;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_14_reg_2501[13]_i_10 
       (.I0(\add_ln700_14_reg_2501[13]_i_4_n_0 ),
        .I1(\add_ln700_14_reg_2501[13]_i_16_n_0 ),
        .I2(P[10]),
        .I3(\add_ln700_14_reg_2501[13]_i_7_0 [1]),
        .I4(\add_ln700_14_reg_2501[13]_i_7_1 [1]),
        .I5(p__0[9]),
        .O(\add_ln700_14_reg_2501[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_14_reg_2501[13]_i_11 
       (.I0(\add_ln700_14_reg_2501[13]_i_5_n_0 ),
        .I1(\add_ln700_14_reg_2501[13]_i_17_n_0 ),
        .I2(P[9]),
        .I3(\add_ln700_14_reg_2501[13]_i_7_0 [0]),
        .I4(\add_ln700_14_reg_2501[13]_i_7_1 [0]),
        .I5(p__0[8]),
        .O(\add_ln700_14_reg_2501[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_14_reg_2501[13]_i_12 
       (.I0(\add_ln700_14_reg_2501[13]_i_6_n_0 ),
        .I1(\add_ln700_14_reg_2501[13]_i_18_n_0 ),
        .I2(P[8]),
        .I3(\add_ln700_14_reg_2501_reg[13] [7]),
        .I4(O[7]),
        .I5(p__0[7]),
        .O(\add_ln700_14_reg_2501[13]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_14_reg_2501[13]_i_13 
       (.I0(p__0[11]),
        .I1(\add_ln700_14_reg_2501[13]_i_7_0 [3]),
        .I2(\add_ln700_14_reg_2501[13]_i_7_1 [3]),
        .O(\add_ln700_14_reg_2501[13]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_14_reg_2501[13]_i_16 
       (.I0(p__0[10]),
        .I1(\add_ln700_14_reg_2501[13]_i_7_0 [2]),
        .I2(\add_ln700_14_reg_2501[13]_i_7_1 [2]),
        .O(\add_ln700_14_reg_2501[13]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_14_reg_2501[13]_i_17 
       (.I0(p__0[9]),
        .I1(\add_ln700_14_reg_2501[13]_i_7_0 [1]),
        .I2(\add_ln700_14_reg_2501[13]_i_7_1 [1]),
        .O(\add_ln700_14_reg_2501[13]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_14_reg_2501[13]_i_18 
       (.I0(p__0[8]),
        .I1(\add_ln700_14_reg_2501[13]_i_7_0 [0]),
        .I2(\add_ln700_14_reg_2501[13]_i_7_1 [0]),
        .O(\add_ln700_14_reg_2501[13]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_14_reg_2501[13]_i_2 
       (.I0(P[11]),
        .I1(\add_ln700_14_reg_2501[13]_i_13_n_0 ),
        .I2(p__0[10]),
        .I3(\add_ln700_14_reg_2501[13]_i_7_1 [2]),
        .I4(\add_ln700_14_reg_2501[13]_i_7_0 [2]),
        .O(\add_ln700_14_reg_2501[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_14_reg_2501[13]_i_21 
       (.I0(p__0[7]),
        .I1(\add_ln700_14_reg_2501_reg[13] [7]),
        .I2(O[7]),
        .O(\add_ln700_14_reg_2501[13]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln700_14_reg_2501[13]_i_22 
       (.I0(\add_ln700_14_reg_2501[13]_i_7_0 [3]),
        .I1(\add_ln700_14_reg_2501[13]_i_7_1 [3]),
        .I2(p__0[11]),
        .O(\add_ln700_14_reg_2501[13]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[13]_i_23 
       (.I0(\add_ln700_14_reg_2501[13]_i_7_1 [5]),
        .I1(\add_ln700_14_reg_2501[13]_i_7_0 [5]),
        .I2(p__0[13]),
        .I3(P[13]),
        .O(\add_ln700_14_reg_2501[13]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_14_reg_2501[13]_i_24 
       (.I0(p__0[12]),
        .I1(\add_ln700_14_reg_2501[13]_i_7_0 [4]),
        .I2(\add_ln700_14_reg_2501[13]_i_7_1 [4]),
        .O(\add_ln700_14_reg_2501[13]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_14_reg_2501[13]_i_3 
       (.I0(P[10]),
        .I1(\add_ln700_14_reg_2501[13]_i_16_n_0 ),
        .I2(p__0[9]),
        .I3(\add_ln700_14_reg_2501[13]_i_7_1 [1]),
        .I4(\add_ln700_14_reg_2501[13]_i_7_0 [1]),
        .O(\add_ln700_14_reg_2501[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_14_reg_2501[13]_i_4 
       (.I0(P[9]),
        .I1(\add_ln700_14_reg_2501[13]_i_17_n_0 ),
        .I2(p__0[8]),
        .I3(\add_ln700_14_reg_2501[13]_i_7_1 [0]),
        .I4(\add_ln700_14_reg_2501[13]_i_7_0 [0]),
        .O(\add_ln700_14_reg_2501[13]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_14_reg_2501[13]_i_5 
       (.I0(P[8]),
        .I1(\add_ln700_14_reg_2501[13]_i_18_n_0 ),
        .I2(p__0[7]),
        .I3(O[7]),
        .I4(\add_ln700_14_reg_2501_reg[13] [7]),
        .O(\add_ln700_14_reg_2501[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_14_reg_2501[13]_i_6 
       (.I0(P[7]),
        .I1(\add_ln700_14_reg_2501[13]_i_21_n_0 ),
        .I2(p__0[6]),
        .I3(O[6]),
        .I4(\add_ln700_14_reg_2501_reg[13] [6]),
        .O(\add_ln700_14_reg_2501[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln700_14_reg_2501[13]_i_7 
       (.I0(\add_ln700_14_reg_2501[13]_i_22_n_0 ),
        .I1(P[12]),
        .I2(\add_ln700_14_reg_2501[13]_i_23_n_0 ),
        .I3(\add_ln700_14_reg_2501[13]_i_7_0 [4]),
        .I4(\add_ln700_14_reg_2501[13]_i_7_1 [4]),
        .I5(p__0[12]),
        .O(\add_ln700_14_reg_2501[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_14_reg_2501[13]_i_8 
       (.I0(\add_ln700_14_reg_2501[13]_i_2_n_0 ),
        .I1(\add_ln700_14_reg_2501[13]_i_24_n_0 ),
        .I2(P[12]),
        .I3(\add_ln700_14_reg_2501[13]_i_7_0 [3]),
        .I4(\add_ln700_14_reg_2501[13]_i_7_1 [3]),
        .I5(p__0[11]),
        .O(\add_ln700_14_reg_2501[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_14_reg_2501[13]_i_9 
       (.I0(\add_ln700_14_reg_2501[13]_i_3_n_0 ),
        .I1(\add_ln700_14_reg_2501[13]_i_13_n_0 ),
        .I2(P[11]),
        .I3(\add_ln700_14_reg_2501[13]_i_7_0 [2]),
        .I4(\add_ln700_14_reg_2501[13]_i_7_1 [2]),
        .I5(p__0[10]),
        .O(\add_ln700_14_reg_2501[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_14_reg_2501[7]_i_10 
       (.I0(\add_ln700_14_reg_2501[7]_i_3_n_0 ),
        .I1(\add_ln700_14_reg_2501[7]_i_17_n_0 ),
        .I2(P[6]),
        .I3(\add_ln700_14_reg_2501_reg[13] [5]),
        .I4(O[5]),
        .I5(p__0[5]),
        .O(\add_ln700_14_reg_2501[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_14_reg_2501[7]_i_11 
       (.I0(\add_ln700_14_reg_2501[7]_i_4_n_0 ),
        .I1(\add_ln700_14_reg_2501[7]_i_18_n_0 ),
        .I2(P[5]),
        .I3(\add_ln700_14_reg_2501_reg[13] [4]),
        .I4(O[4]),
        .I5(p__0[4]),
        .O(\add_ln700_14_reg_2501[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_14_reg_2501[7]_i_12 
       (.I0(\add_ln700_14_reg_2501[7]_i_5_n_0 ),
        .I1(\add_ln700_14_reg_2501[7]_i_19_n_0 ),
        .I2(P[4]),
        .I3(\add_ln700_14_reg_2501_reg[13] [3]),
        .I4(O[3]),
        .I5(p__0[3]),
        .O(\add_ln700_14_reg_2501[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_14_reg_2501[7]_i_13 
       (.I0(\add_ln700_14_reg_2501[7]_i_6_n_0 ),
        .I1(\add_ln700_14_reg_2501[7]_i_20_n_0 ),
        .I2(P[3]),
        .I3(\add_ln700_14_reg_2501_reg[13] [2]),
        .I4(O[2]),
        .I5(p__0[2]),
        .O(\add_ln700_14_reg_2501[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln700_14_reg_2501[7]_i_14 
       (.I0(\add_ln700_14_reg_2501[7]_i_21_n_0 ),
        .I1(P[2]),
        .I2(p__0[1]),
        .I3(\add_ln700_14_reg_2501_reg[13] [1]),
        .I4(O[1]),
        .I5(P[1]),
        .O(\add_ln700_14_reg_2501[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \add_ln700_14_reg_2501[7]_i_15 
       (.I0(\add_ln700_14_reg_2501[7]_i_8_n_0 ),
        .I1(p__0[0]),
        .I2(O[0]),
        .I3(\add_ln700_14_reg_2501_reg[13] [0]),
        .O(\add_ln700_14_reg_2501[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[7]_i_16 
       (.I0(O[0]),
        .I1(\add_ln700_14_reg_2501_reg[13] [0]),
        .I2(p__0[0]),
        .I3(P[0]),
        .O(\add_ln700_14_reg_2501[7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_14_reg_2501[7]_i_17 
       (.I0(p__0[6]),
        .I1(\add_ln700_14_reg_2501_reg[13] [6]),
        .I2(O[6]),
        .O(\add_ln700_14_reg_2501[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_14_reg_2501[7]_i_18 
       (.I0(p__0[5]),
        .I1(\add_ln700_14_reg_2501_reg[13] [5]),
        .I2(O[5]),
        .O(\add_ln700_14_reg_2501[7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_14_reg_2501[7]_i_19 
       (.I0(p__0[4]),
        .I1(\add_ln700_14_reg_2501_reg[13] [4]),
        .I2(O[4]),
        .O(\add_ln700_14_reg_2501[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_14_reg_2501[7]_i_2 
       (.I0(P[6]),
        .I1(\add_ln700_14_reg_2501[7]_i_17_n_0 ),
        .I2(p__0[5]),
        .I3(O[5]),
        .I4(\add_ln700_14_reg_2501_reg[13] [5]),
        .O(\add_ln700_14_reg_2501[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_14_reg_2501[7]_i_20 
       (.I0(p__0[3]),
        .I1(\add_ln700_14_reg_2501_reg[13] [3]),
        .I2(O[3]),
        .O(\add_ln700_14_reg_2501[7]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln700_14_reg_2501[7]_i_21 
       (.I0(p__0[2]),
        .I1(\add_ln700_14_reg_2501_reg[13] [2]),
        .I2(O[2]),
        .O(\add_ln700_14_reg_2501[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_14_reg_2501[7]_i_3 
       (.I0(P[5]),
        .I1(\add_ln700_14_reg_2501[7]_i_18_n_0 ),
        .I2(p__0[4]),
        .I3(O[4]),
        .I4(\add_ln700_14_reg_2501_reg[13] [4]),
        .O(\add_ln700_14_reg_2501[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_14_reg_2501[7]_i_4 
       (.I0(P[4]),
        .I1(\add_ln700_14_reg_2501[7]_i_19_n_0 ),
        .I2(p__0[3]),
        .I3(O[3]),
        .I4(\add_ln700_14_reg_2501_reg[13] [3]),
        .O(\add_ln700_14_reg_2501[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_14_reg_2501[7]_i_5 
       (.I0(P[3]),
        .I1(\add_ln700_14_reg_2501[7]_i_20_n_0 ),
        .I2(p__0[2]),
        .I3(O[2]),
        .I4(\add_ln700_14_reg_2501_reg[13] [2]),
        .O(\add_ln700_14_reg_2501[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln700_14_reg_2501[7]_i_6 
       (.I0(P[2]),
        .I1(\add_ln700_14_reg_2501[7]_i_21_n_0 ),
        .I2(p__0[1]),
        .I3(O[1]),
        .I4(\add_ln700_14_reg_2501_reg[13] [1]),
        .O(\add_ln700_14_reg_2501[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln700_14_reg_2501[7]_i_7 
       (.I0(p__0[1]),
        .I1(O[1]),
        .I2(\add_ln700_14_reg_2501_reg[13] [1]),
        .I3(P[2]),
        .I4(\add_ln700_14_reg_2501[7]_i_21_n_0 ),
        .O(\add_ln700_14_reg_2501[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln700_14_reg_2501[7]_i_8 
       (.I0(O[1]),
        .I1(\add_ln700_14_reg_2501_reg[13] [1]),
        .I2(p__0[1]),
        .I3(P[1]),
        .O(\add_ln700_14_reg_2501[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln700_14_reg_2501[7]_i_9 
       (.I0(\add_ln700_14_reg_2501[7]_i_2_n_0 ),
        .I1(\add_ln700_14_reg_2501[13]_i_21_n_0 ),
        .I2(P[7]),
        .I3(\add_ln700_14_reg_2501_reg[13] [6]),
        .I4(O[6]),
        .I5(p__0[6]),
        .O(\add_ln700_14_reg_2501[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_14_reg_2501_reg[13]_i_1 
       (.CI(\add_ln700_14_reg_2501_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln700_14_reg_2501_reg[13]_i_1_CO_UNCONNECTED [7:5],\add_ln700_14_reg_2501_reg[13]_i_1_n_3 ,\add_ln700_14_reg_2501_reg[13]_i_1_n_4 ,\add_ln700_14_reg_2501_reg[13]_i_1_n_5 ,\add_ln700_14_reg_2501_reg[13]_i_1_n_6 ,\add_ln700_14_reg_2501_reg[13]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,\add_ln700_14_reg_2501[13]_i_2_n_0 ,\add_ln700_14_reg_2501[13]_i_3_n_0 ,\add_ln700_14_reg_2501[13]_i_4_n_0 ,\add_ln700_14_reg_2501[13]_i_5_n_0 ,\add_ln700_14_reg_2501[13]_i_6_n_0 }),
        .O({\NLW_add_ln700_14_reg_2501_reg[13]_i_1_O_UNCONNECTED [7:6],D[13:8]}),
        .S({1'b0,1'b0,\add_ln700_14_reg_2501[13]_i_7_n_0 ,\add_ln700_14_reg_2501[13]_i_8_n_0 ,\add_ln700_14_reg_2501[13]_i_9_n_0 ,\add_ln700_14_reg_2501[13]_i_10_n_0 ,\add_ln700_14_reg_2501[13]_i_11_n_0 ,\add_ln700_14_reg_2501[13]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln700_14_reg_2501_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln700_14_reg_2501_reg[7]_i_1_n_0 ,\add_ln700_14_reg_2501_reg[7]_i_1_n_1 ,\add_ln700_14_reg_2501_reg[7]_i_1_n_2 ,\add_ln700_14_reg_2501_reg[7]_i_1_n_3 ,\add_ln700_14_reg_2501_reg[7]_i_1_n_4 ,\add_ln700_14_reg_2501_reg[7]_i_1_n_5 ,\add_ln700_14_reg_2501_reg[7]_i_1_n_6 ,\add_ln700_14_reg_2501_reg[7]_i_1_n_7 }),
        .DI({\add_ln700_14_reg_2501[7]_i_2_n_0 ,\add_ln700_14_reg_2501[7]_i_3_n_0 ,\add_ln700_14_reg_2501[7]_i_4_n_0 ,\add_ln700_14_reg_2501[7]_i_5_n_0 ,\add_ln700_14_reg_2501[7]_i_6_n_0 ,\add_ln700_14_reg_2501[7]_i_7_n_0 ,\add_ln700_14_reg_2501[7]_i_8_n_0 ,P[0]}),
        .O(D[7:0]),
        .S({\add_ln700_14_reg_2501[7]_i_9_n_0 ,\add_ln700_14_reg_2501[7]_i_10_n_0 ,\add_ln700_14_reg_2501[7]_i_11_n_0 ,\add_ln700_14_reg_2501[7]_i_12_n_0 ,\add_ln700_14_reg_2501[7]_i_13_n_0 ,\add_ln700_14_reg_2501[7]_i_14_n_0 ,\add_ln700_14_reg_2501[7]_i_15_n_0 ,\add_ln700_14_reg_2501[7]_i_16_n_0 }));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m
       (.A({DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0[7],DSP_ALU_INST_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q[7],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(DSP_ALU_INST),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEB2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_OVERFLOW_UNCONNECTED),
        .P({NLW_m_P_UNCONNECTED[47:16],m_n_90,m_n_91,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .PATTERNBDETECT(NLW_m_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_m_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p
       (.A({A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_92,m_n_93,m_n_94,m_n_95,m_n_96,m_n_97,m_n_98,m_n_99,m_n_100,m_n_101,m_n_102,m_n_103,m_n_104,m_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(DSP_ALU_INST_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:14],p__0}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(RSTA),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(RSTA),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf
   (D,
    Q,
    input_r_TREADY,
    \ireg_reg[8]_0 ,
    ap_rst_n,
    SR,
    E,
    ap_clk);
  output [8:0]D;
  output [0:0]Q;
  output input_r_TREADY;
  input [8:0]\ireg_reg[8]_0 ;
  input ap_rst_n;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [8:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire input_r_TREADY;
  wire [8:0]\ireg_reg[8]_0 ;
  wire \ireg_reg_n_0_[0] ;
  wire \ireg_reg_n_0_[1] ;
  wire \ireg_reg_n_0_[2] ;
  wire \ireg_reg_n_0_[3] ;
  wire \ireg_reg_n_0_[4] ;
  wire \ireg_reg_n_0_[5] ;
  wire \ireg_reg_n_0_[6] ;
  wire \ireg_reg_n_0_[7] ;

  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h08)) 
    input_r_TREADY_INST_0
       (.I0(\ireg_reg[8]_0 [8]),
        .I1(ap_rst_n),
        .I2(Q),
        .O(input_r_TREADY));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[8]_0 [0]),
        .Q(\ireg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[8]_0 [1]),
        .Q(\ireg_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[8]_0 [2]),
        .Q(\ireg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[8]_0 [3]),
        .Q(\ireg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[8]_0 [4]),
        .Q(\ireg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[8]_0 [5]),
        .Q(\ireg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[8]_0 [6]),
        .Q(\ireg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[8]_0 [7]),
        .Q(\ireg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[8]_0 [8]),
        .Q(Q),
        .R(SR));
  LUT4 #(
    .INIT(16'hACAA)) 
    \odata[0]_i_1 
       (.I0(\ireg_reg_n_0_[0] ),
        .I1(\ireg_reg[8]_0 [0]),
        .I2(Q),
        .I3(ap_rst_n),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hACAA)) 
    \odata[1]_i_1 
       (.I0(\ireg_reg_n_0_[1] ),
        .I1(\ireg_reg[8]_0 [1]),
        .I2(Q),
        .I3(ap_rst_n),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hACAA)) 
    \odata[2]_i_1 
       (.I0(\ireg_reg_n_0_[2] ),
        .I1(\ireg_reg[8]_0 [2]),
        .I2(Q),
        .I3(ap_rst_n),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hACAA)) 
    \odata[3]_i_1 
       (.I0(\ireg_reg_n_0_[3] ),
        .I1(\ireg_reg[8]_0 [3]),
        .I2(Q),
        .I3(ap_rst_n),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hACAA)) 
    \odata[4]_i_1 
       (.I0(\ireg_reg_n_0_[4] ),
        .I1(\ireg_reg[8]_0 [4]),
        .I2(Q),
        .I3(ap_rst_n),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hACAA)) 
    \odata[5]_i_1 
       (.I0(\ireg_reg_n_0_[5] ),
        .I1(\ireg_reg[8]_0 [5]),
        .I2(Q),
        .I3(ap_rst_n),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hACAA)) 
    \odata[6]_i_1 
       (.I0(\ireg_reg_n_0_[6] ),
        .I1(\ireg_reg[8]_0 [6]),
        .I2(Q),
        .I3(ap_rst_n),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hACAA)) 
    \odata[7]_i_1 
       (.I0(\ireg_reg_n_0_[7] ),
        .I1(\ireg_reg[8]_0 [7]),
        .I2(Q),
        .I3(ap_rst_n),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \odata[8]_i_2 
       (.I0(\ireg_reg[8]_0 [8]),
        .I1(Q),
        .O(D[8]));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized0
   (D,
    Q,
    \odata_reg[1] ,
    \odata_reg[1]_0 ,
    \ireg_reg[1]_0 ,
    SR,
    E,
    ap_clk);
  output [1:0]D;
  output [0:0]Q;
  input [0:0]\odata_reg[1] ;
  input [0:0]\odata_reg[1]_0 ;
  input [1:0]\ireg_reg[1]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [1:0]\ireg_reg[1]_0 ;
  wire \ireg_reg_n_0_[0] ;
  wire [0:0]\odata_reg[1] ;
  wire [0:0]\odata_reg[1]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[1]_0 [0]),
        .Q(\ireg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[1]_0 [1]),
        .Q(Q),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[0]_i_2 
       (.I0(\ireg_reg_n_0_[0] ),
        .I1(Q),
        .I2(\ireg_reg[1]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \odata[1]_i_1__1 
       (.I0(Q),
        .I1(\odata_reg[1] ),
        .I2(\odata_reg[1]_0 ),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized0_32
   (D,
    Q,
    \ireg_reg[1]_0 ,
    SR,
    E,
    ap_clk);
  output [1:0]D;
  output [0:0]Q;
  input [1:0]\ireg_reg[1]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire [1:0]\ireg_reg[1]_0 ;
  wire \ireg_reg_n_0_[0] ;

  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[1]_0 [0]),
        .Q(\ireg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\ireg_reg[1]_0 [1]),
        .Q(Q),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \odata[0]_i_1__0 
       (.I0(\ireg_reg_n_0_[0] ),
        .I1(Q),
        .I2(\ireg_reg[1]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \odata[1]_i_2 
       (.I0(Q),
        .I1(\ireg_reg[1]_0 [1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "ibuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized1
   (ap_done,
    \ireg_reg[16]_0 ,
    ap_rst_n_0,
    D,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    output_r_TREADY_0,
    Q,
    output_r_TREADY,
    ap_done_0,
    ap_done_1,
    ap_rst_n,
    \ireg_reg[13]_0 ,
    \ireg_reg[13]_1 ,
    O,
    \ireg_reg[7]_0 ,
    SR,
    E,
    ap_clk);
  output ap_done;
  output [0:0]\ireg_reg[16]_0 ;
  output ap_rst_n_0;
  output [14:0]D;
  output [0:0]\ap_CS_fsm_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output output_r_TREADY_0;
  input [2:0]Q;
  input output_r_TREADY;
  input ap_done_0;
  input ap_done_1;
  input ap_rst_n;
  input [13:0]\ireg_reg[13]_0 ;
  input [13:0]\ireg_reg[13]_1 ;
  input [5:0]O;
  input [7:0]\ireg_reg[7]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [14:0]D;
  wire [0:0]E;
  wire [5:0]O;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done;
  wire ap_done_0;
  wire ap_done_1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \ireg[13]_i_10_n_0 ;
  wire \ireg[13]_i_11_n_0 ;
  wire \ireg[13]_i_12_n_0 ;
  wire \ireg[13]_i_2_n_0 ;
  wire \ireg[13]_i_3_n_0 ;
  wire \ireg[13]_i_4_n_0 ;
  wire \ireg[13]_i_5_n_0 ;
  wire \ireg[13]_i_6_n_0 ;
  wire \ireg[13]_i_7_n_0 ;
  wire \ireg[13]_i_8_n_0 ;
  wire \ireg[13]_i_9_n_0 ;
  wire \ireg[7]_i_10_n_0 ;
  wire \ireg[7]_i_11_n_0 ;
  wire \ireg[7]_i_12_n_0 ;
  wire \ireg[7]_i_13_n_0 ;
  wire \ireg[7]_i_14_n_0 ;
  wire \ireg[7]_i_15_n_0 ;
  wire \ireg[7]_i_16_n_0 ;
  wire \ireg[7]_i_2_n_0 ;
  wire \ireg[7]_i_3_n_0 ;
  wire \ireg[7]_i_4_n_0 ;
  wire \ireg[7]_i_5_n_0 ;
  wire \ireg[7]_i_6_n_0 ;
  wire \ireg[7]_i_7_n_0 ;
  wire \ireg[7]_i_8_n_0 ;
  wire \ireg[7]_i_9_n_0 ;
  wire [13:0]\ireg_reg[13]_0 ;
  wire [13:0]\ireg_reg[13]_1 ;
  wire \ireg_reg[13]_i_1_n_3 ;
  wire \ireg_reg[13]_i_1_n_4 ;
  wire \ireg_reg[13]_i_1_n_5 ;
  wire \ireg_reg[13]_i_1_n_6 ;
  wire \ireg_reg[13]_i_1_n_7 ;
  wire [0:0]\ireg_reg[16]_0 ;
  wire [7:0]\ireg_reg[7]_0 ;
  wire \ireg_reg[7]_i_1_n_0 ;
  wire \ireg_reg[7]_i_1_n_1 ;
  wire \ireg_reg[7]_i_1_n_2 ;
  wire \ireg_reg[7]_i_1_n_3 ;
  wire \ireg_reg[7]_i_1_n_4 ;
  wire \ireg_reg[7]_i_1_n_5 ;
  wire \ireg_reg[7]_i_1_n_6 ;
  wire \ireg_reg[7]_i_1_n_7 ;
  wire \ireg_reg_n_0_[0] ;
  wire \ireg_reg_n_0_[10] ;
  wire \ireg_reg_n_0_[11] ;
  wire \ireg_reg_n_0_[12] ;
  wire \ireg_reg_n_0_[13] ;
  wire \ireg_reg_n_0_[1] ;
  wire \ireg_reg_n_0_[2] ;
  wire \ireg_reg_n_0_[3] ;
  wire \ireg_reg_n_0_[4] ;
  wire \ireg_reg_n_0_[5] ;
  wire \ireg_reg_n_0_[6] ;
  wire \ireg_reg_n_0_[7] ;
  wire \ireg_reg_n_0_[8] ;
  wire \ireg_reg_n_0_[9] ;
  wire [13:0]output_r_TDATA_int;
  wire output_r_TREADY;
  wire output_r_TREADY_0;
  wire [7:5]\NLW_ireg_reg[13]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_ireg_reg[13]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h0145)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_done),
        .I3(\ireg_reg[16]_0 ),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h000080AA00000000)) 
    ap_ready_INST_0
       (.I0(Q[2]),
        .I1(output_r_TREADY),
        .I2(ap_done_0),
        .I3(ap_done_1),
        .I4(\ireg_reg[16]_0 ),
        .I5(ap_rst_n),
        .O(ap_done));
  LUT6 #(
    .INIT(64'h0888A8A808880888)) 
    \count[0]_i_1 
       (.I0(ap_rst_n),
        .I1(ap_done_1),
        .I2(ap_done_0),
        .I3(output_r_TREADY),
        .I4(\ireg_reg[16]_0 ),
        .I5(Q[1]),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'hFBBBFBFB)) 
    \count[1]_i_1 
       (.I0(output_r_TREADY),
        .I1(ap_done_1),
        .I2(ap_done_0),
        .I3(\ireg_reg[16]_0 ),
        .I4(Q[1]),
        .O(output_r_TREADY_0));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[13]_i_10 
       (.I0(O[2]),
        .I1(\ireg_reg[13]_1 [10]),
        .I2(\ireg_reg[13]_0 [10]),
        .I3(\ireg[13]_i_4_n_0 ),
        .O(\ireg[13]_i_10_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[13]_i_11 
       (.I0(O[1]),
        .I1(\ireg_reg[13]_1 [9]),
        .I2(\ireg_reg[13]_0 [9]),
        .I3(\ireg[13]_i_5_n_0 ),
        .O(\ireg[13]_i_11_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[13]_i_12 
       (.I0(O[0]),
        .I1(\ireg_reg[13]_1 [8]),
        .I2(\ireg_reg[13]_0 [8]),
        .I3(\ireg[13]_i_6_n_0 ),
        .O(\ireg[13]_i_12_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[13]_i_2 
       (.I0(O[3]),
        .I1(\ireg_reg[13]_1 [11]),
        .I2(\ireg_reg[13]_0 [11]),
        .O(\ireg[13]_i_2_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[13]_i_3 
       (.I0(O[2]),
        .I1(\ireg_reg[13]_1 [10]),
        .I2(\ireg_reg[13]_0 [10]),
        .O(\ireg[13]_i_3_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[13]_i_4 
       (.I0(O[1]),
        .I1(\ireg_reg[13]_1 [9]),
        .I2(\ireg_reg[13]_0 [9]),
        .O(\ireg[13]_i_4_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[13]_i_5 
       (.I0(O[0]),
        .I1(\ireg_reg[13]_1 [8]),
        .I2(\ireg_reg[13]_0 [8]),
        .O(\ireg[13]_i_5_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[13]_i_6 
       (.I0(\ireg_reg[7]_0 [7]),
        .I1(\ireg_reg[13]_1 [7]),
        .I2(\ireg_reg[13]_0 [7]),
        .O(\ireg[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \ireg[13]_i_7 
       (.I0(\ireg_reg[13]_0 [12]),
        .I1(\ireg_reg[13]_1 [12]),
        .I2(O[4]),
        .I3(\ireg_reg[13]_1 [13]),
        .I4(O[5]),
        .I5(\ireg_reg[13]_0 [13]),
        .O(\ireg[13]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[13]_i_8 
       (.I0(\ireg[13]_i_2_n_0 ),
        .I1(\ireg_reg[13]_1 [12]),
        .I2(O[4]),
        .I3(\ireg_reg[13]_0 [12]),
        .O(\ireg[13]_i_8_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[13]_i_9 
       (.I0(O[3]),
        .I1(\ireg_reg[13]_1 [11]),
        .I2(\ireg_reg[13]_0 [11]),
        .I3(\ireg[13]_i_3_n_0 ),
        .O(\ireg[13]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ireg[16]_i_3 
       (.I0(Q[1]),
        .I1(ap_rst_n),
        .I2(\ireg_reg[16]_0 ),
        .O(\ap_CS_fsm_reg[1] ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[7]_i_10 
       (.I0(\ireg_reg[7]_0 [6]),
        .I1(\ireg_reg[13]_1 [6]),
        .I2(\ireg_reg[13]_0 [6]),
        .I3(\ireg[7]_i_3_n_0 ),
        .O(\ireg[7]_i_10_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[7]_i_11 
       (.I0(\ireg_reg[7]_0 [5]),
        .I1(\ireg_reg[13]_1 [5]),
        .I2(\ireg_reg[13]_0 [5]),
        .I3(\ireg[7]_i_4_n_0 ),
        .O(\ireg[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[7]_i_12 
       (.I0(\ireg_reg[7]_0 [4]),
        .I1(\ireg_reg[13]_1 [4]),
        .I2(\ireg_reg[13]_0 [4]),
        .I3(\ireg[7]_i_5_n_0 ),
        .O(\ireg[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[7]_i_13 
       (.I0(\ireg_reg[7]_0 [3]),
        .I1(\ireg_reg[13]_1 [3]),
        .I2(\ireg_reg[13]_0 [3]),
        .I3(\ireg[7]_i_6_n_0 ),
        .O(\ireg[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[7]_i_14 
       (.I0(\ireg_reg[7]_0 [2]),
        .I1(\ireg_reg[13]_1 [2]),
        .I2(\ireg_reg[13]_0 [2]),
        .I3(\ireg[7]_i_7_n_0 ),
        .O(\ireg[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[7]_i_15 
       (.I0(\ireg_reg[7]_0 [1]),
        .I1(\ireg_reg[13]_1 [1]),
        .I2(\ireg_reg[13]_0 [1]),
        .I3(\ireg[7]_i_8_n_0 ),
        .O(\ireg[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \ireg[7]_i_16 
       (.I0(\ireg_reg[7]_0 [0]),
        .I1(\ireg_reg[13]_1 [0]),
        .I2(\ireg_reg[13]_0 [0]),
        .O(\ireg[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[7]_i_2 
       (.I0(\ireg_reg[7]_0 [6]),
        .I1(\ireg_reg[13]_1 [6]),
        .I2(\ireg_reg[13]_0 [6]),
        .O(\ireg[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[7]_i_3 
       (.I0(\ireg_reg[7]_0 [5]),
        .I1(\ireg_reg[13]_1 [5]),
        .I2(\ireg_reg[13]_0 [5]),
        .O(\ireg[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[7]_i_4 
       (.I0(\ireg_reg[7]_0 [4]),
        .I1(\ireg_reg[13]_1 [4]),
        .I2(\ireg_reg[13]_0 [4]),
        .O(\ireg[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[7]_i_5 
       (.I0(\ireg_reg[7]_0 [3]),
        .I1(\ireg_reg[13]_1 [3]),
        .I2(\ireg_reg[13]_0 [3]),
        .O(\ireg[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[7]_i_6 
       (.I0(\ireg_reg[7]_0 [2]),
        .I1(\ireg_reg[13]_1 [2]),
        .I2(\ireg_reg[13]_0 [2]),
        .O(\ireg[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[7]_i_7 
       (.I0(\ireg_reg[7]_0 [1]),
        .I1(\ireg_reg[13]_1 [1]),
        .I2(\ireg_reg[13]_0 [1]),
        .O(\ireg[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \ireg[7]_i_8 
       (.I0(\ireg_reg[7]_0 [0]),
        .I1(\ireg_reg[13]_1 [0]),
        .I2(\ireg_reg[13]_0 [0]),
        .O(\ireg[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \ireg[7]_i_9 
       (.I0(\ireg_reg[7]_0 [7]),
        .I1(\ireg_reg[13]_1 [7]),
        .I2(\ireg_reg[13]_0 [7]),
        .I3(\ireg[7]_i_2_n_0 ),
        .O(\ireg[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(output_r_TDATA_int[0]),
        .Q(\ireg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(output_r_TDATA_int[10]),
        .Q(\ireg_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(output_r_TDATA_int[11]),
        .Q(\ireg_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(output_r_TDATA_int[12]),
        .Q(\ireg_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(output_r_TDATA_int[13]),
        .Q(\ireg_reg_n_0_[13] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \ireg_reg[13]_i_1 
       (.CI(\ireg_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ireg_reg[13]_i_1_CO_UNCONNECTED [7:5],\ireg_reg[13]_i_1_n_3 ,\ireg_reg[13]_i_1_n_4 ,\ireg_reg[13]_i_1_n_5 ,\ireg_reg[13]_i_1_n_6 ,\ireg_reg[13]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,\ireg[13]_i_2_n_0 ,\ireg[13]_i_3_n_0 ,\ireg[13]_i_4_n_0 ,\ireg[13]_i_5_n_0 ,\ireg[13]_i_6_n_0 }),
        .O({\NLW_ireg_reg[13]_i_1_O_UNCONNECTED [7:6],output_r_TDATA_int[13:8]}),
        .S({1'b0,1'b0,\ireg[13]_i_7_n_0 ,\ireg[13]_i_8_n_0 ,\ireg[13]_i_9_n_0 ,\ireg[13]_i_10_n_0 ,\ireg[13]_i_11_n_0 ,\ireg[13]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\ap_CS_fsm_reg[1] ),
        .Q(\ireg_reg[16]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(output_r_TDATA_int[1]),
        .Q(\ireg_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(output_r_TDATA_int[2]),
        .Q(\ireg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(output_r_TDATA_int[3]),
        .Q(\ireg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(output_r_TDATA_int[4]),
        .Q(\ireg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(output_r_TDATA_int[5]),
        .Q(\ireg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(output_r_TDATA_int[6]),
        .Q(\ireg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(output_r_TDATA_int[7]),
        .Q(\ireg_reg_n_0_[7] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \ireg_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ireg_reg[7]_i_1_n_0 ,\ireg_reg[7]_i_1_n_1 ,\ireg_reg[7]_i_1_n_2 ,\ireg_reg[7]_i_1_n_3 ,\ireg_reg[7]_i_1_n_4 ,\ireg_reg[7]_i_1_n_5 ,\ireg_reg[7]_i_1_n_6 ,\ireg_reg[7]_i_1_n_7 }),
        .DI({\ireg[7]_i_2_n_0 ,\ireg[7]_i_3_n_0 ,\ireg[7]_i_4_n_0 ,\ireg[7]_i_5_n_0 ,\ireg[7]_i_6_n_0 ,\ireg[7]_i_7_n_0 ,\ireg[7]_i_8_n_0 ,1'b0}),
        .O(output_r_TDATA_int[7:0]),
        .S({\ireg[7]_i_9_n_0 ,\ireg[7]_i_10_n_0 ,\ireg[7]_i_11_n_0 ,\ireg[7]_i_12_n_0 ,\ireg[7]_i_13_n_0 ,\ireg[7]_i_14_n_0 ,\ireg[7]_i_15_n_0 ,\ireg[7]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(output_r_TDATA_int[8]),
        .Q(\ireg_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ireg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(output_r_TDATA_int[9]),
        .Q(\ireg_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[0]_i_1__1 
       (.I0(\ireg_reg_n_0_[0] ),
        .I1(output_r_TDATA_int[0]),
        .I2(\ireg_reg[16]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[10]_i_1 
       (.I0(\ireg_reg_n_0_[10] ),
        .I1(output_r_TDATA_int[10]),
        .I2(\ireg_reg[16]_0 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[11]_i_1 
       (.I0(\ireg_reg_n_0_[11] ),
        .I1(output_r_TDATA_int[11]),
        .I2(\ireg_reg[16]_0 ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[12]_i_1 
       (.I0(\ireg_reg_n_0_[12] ),
        .I1(output_r_TDATA_int[12]),
        .I2(\ireg_reg[16]_0 ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[13]_i_3 
       (.I0(\ireg_reg_n_0_[13] ),
        .I1(output_r_TDATA_int[13]),
        .I2(\ireg_reg[16]_0 ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \odata[16]_i_1 
       (.I0(Q[1]),
        .I1(\ireg_reg[16]_0 ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[1]_i_1__0 
       (.I0(\ireg_reg_n_0_[1] ),
        .I1(output_r_TDATA_int[1]),
        .I2(\ireg_reg[16]_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[2]_i_1__0 
       (.I0(\ireg_reg_n_0_[2] ),
        .I1(output_r_TDATA_int[2]),
        .I2(\ireg_reg[16]_0 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[3]_i_1__0 
       (.I0(\ireg_reg_n_0_[3] ),
        .I1(output_r_TDATA_int[3]),
        .I2(\ireg_reg[16]_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[4]_i_1__0 
       (.I0(\ireg_reg_n_0_[4] ),
        .I1(output_r_TDATA_int[4]),
        .I2(\ireg_reg[16]_0 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[5]_i_1__0 
       (.I0(\ireg_reg_n_0_[5] ),
        .I1(output_r_TDATA_int[5]),
        .I2(\ireg_reg[16]_0 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[6]_i_1__0 
       (.I0(\ireg_reg_n_0_[6] ),
        .I1(output_r_TDATA_int[6]),
        .I2(\ireg_reg[16]_0 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[7]_i_1__0 
       (.I0(\ireg_reg_n_0_[7] ),
        .I1(output_r_TDATA_int[7]),
        .I2(\ireg_reg[16]_0 ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[8]_i_1 
       (.I0(\ireg_reg_n_0_[8] ),
        .I1(output_r_TDATA_int[8]),
        .I2(\ireg_reg[16]_0 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \odata[9]_i_1 
       (.I0(\ireg_reg_n_0_[9] ),
        .I1(output_r_TDATA_int[9]),
        .I2(\ireg_reg[16]_0 ),
        .O(D[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf
   (CEB2,
    \odata_reg[8]_0 ,
    \ap_CS_fsm_reg[0] ,
    E,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    SR,
    Q,
    ap_start,
    \ap_CS_fsm_reg[1] ,
    \ireg_reg[8] ,
    \odata_reg[0]_0 ,
    ap_done,
    ap_rst_n,
    RSTA,
    D,
    ap_clk);
  output CEB2;
  output [8:0]\odata_reg[8]_0 ;
  output [1:0]\ap_CS_fsm_reg[0] ;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[0]_1 ;
  output [0:0]SR;
  input [1:0]Q;
  input ap_start;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ireg_reg[8] ;
  input [0:0]\odata_reg[0]_0 ;
  input ap_done;
  input ap_rst_n;
  input RSTA;
  input [8:0]D;
  input ap_clk;

  wire CEB2;
  wire [8:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire RSTA;
  wire [0:0]SR;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_start;
  wire [0:0]\ireg_reg[8] ;
  wire [0:0]\odata_reg[0]_0 ;
  wire [8:0]\odata_reg[8]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h007F002A)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(\odata_reg[8]_0 [8]),
        .I3(Q[1]),
        .I4(ap_done),
        .O(\ap_CS_fsm_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFFAA8080)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(\odata_reg[8]_0 [8]),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h8F00FFFF)) 
    \ireg[8]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(\odata_reg[8]_0 [8]),
        .I3(\ireg_reg[8] ),
        .I4(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \ireg[8]_i_2 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(\odata_reg[8]_0 [8]),
        .I3(\ireg_reg[8] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h80)) 
    m_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(\odata_reg[8]_0 [8]),
        .O(CEB2));
  LUT4 #(
    .INIT(16'h80FF)) 
    \odata[1]_i_1__2 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(\odata_reg[8]_0 [8]),
        .I3(\odata_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h8F00)) 
    \odata[8]_i_1__0 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(\odata_reg[8]_0 [8]),
        .I3(ap_rst_n),
        .O(\ap_CS_fsm_reg[0]_1 ));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(D[0]),
        .Q(\odata_reg[8]_0 [0]),
        .R(RSTA));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(D[1]),
        .Q(\odata_reg[8]_0 [1]),
        .R(RSTA));
  FDRE \odata_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(D[2]),
        .Q(\odata_reg[8]_0 [2]),
        .R(RSTA));
  FDRE \odata_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(D[3]),
        .Q(\odata_reg[8]_0 [3]),
        .R(RSTA));
  FDRE \odata_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(D[4]),
        .Q(\odata_reg[8]_0 [4]),
        .R(RSTA));
  FDRE \odata_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(D[5]),
        .Q(\odata_reg[8]_0 [5]),
        .R(RSTA));
  FDRE \odata_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(D[6]),
        .Q(\odata_reg[8]_0 [6]),
        .R(RSTA));
  FDRE \odata_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(D[7]),
        .Q(\odata_reg[8]_0 [7]),
        .R(RSTA));
  FDRE \odata_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_1 ),
        .D(D[8]),
        .Q(\odata_reg[8]_0 [8]),
        .R(RSTA));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized0
   (E,
    SR,
    output_r_TLAST,
    output_r_TREADY,
    Q,
    ap_rst_n,
    RSTA,
    D,
    ap_clk);
  output [0:0]E;
  output [0:0]SR;
  output [0:0]output_r_TLAST;
  input output_r_TREADY;
  input [0:0]Q;
  input ap_rst_n;
  input RSTA;
  input [1:0]D;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \odata_reg_n_0_[1] ;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire p_0_in__0;

  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hB0FF)) 
    \ireg[1]_i_1 
       (.I0(output_r_TREADY),
        .I1(\odata_reg_n_0_[1] ),
        .I2(Q),
        .I3(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ireg[1]_i_2 
       (.I0(\odata_reg_n_0_[1] ),
        .I1(output_r_TREADY),
        .I2(Q),
        .O(E));
  LUT2 #(
    .INIT(4'hD)) 
    \odata[0]_i_1__2 
       (.I0(\odata_reg_n_0_[1] ),
        .I1(output_r_TREADY),
        .O(p_0_in__0));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(D[0]),
        .Q(output_r_TLAST),
        .R(RSTA));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(D[1]),
        .Q(\odata_reg_n_0_[1] ),
        .R(RSTA));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized0_33
   (E,
    \odata_reg[1]_0 ,
    SR,
    Q,
    ap_start,
    \ireg_reg[0] ,
    \ireg_reg[1] ,
    ap_rst_n,
    RSTA,
    \odata_reg[0]_0 ,
    D,
    ap_clk);
  output [0:0]E;
  output [1:0]\odata_reg[1]_0 ;
  output [0:0]SR;
  input [0:0]Q;
  input ap_start;
  input [0:0]\ireg_reg[0] ;
  input [0:0]\ireg_reg[1] ;
  input ap_rst_n;
  input RSTA;
  input [0:0]\odata_reg[0]_0 ;
  input [1:0]D;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire RSTA;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire [0:0]\ireg_reg[0] ;
  wire [0:0]\ireg_reg[1] ;
  wire [0:0]\odata_reg[0]_0 ;
  wire [1:0]\odata_reg[1]_0 ;

  LUT6 #(
    .INIT(64'h80FF0000FFFFFFFF)) 
    \ireg[1]_i_1__0 
       (.I0(Q),
        .I1(ap_start),
        .I2(\ireg_reg[0] ),
        .I3(\odata_reg[1]_0 [1]),
        .I4(\ireg_reg[1] ),
        .I5(ap_rst_n),
        .O(SR));
  LUT5 #(
    .INIT(32'h00007F00)) 
    \ireg[1]_i_2__0 
       (.I0(Q),
        .I1(ap_start),
        .I2(\ireg_reg[0] ),
        .I3(\odata_reg[1]_0 [1]),
        .I4(\ireg_reg[1] ),
        .O(E));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[0]),
        .Q(\odata_reg[1]_0 [0]),
        .R(RSTA));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(\odata_reg[0]_0 ),
        .D(D[1]),
        .Q(\odata_reg[1]_0 [1]),
        .R(RSTA));
endmodule

(* ORIG_REF_NAME = "obuf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized1
   (Q,
    E,
    SR,
    output_r_TREADY,
    \ireg_reg[16] ,
    ap_rst_n,
    RSTA,
    D,
    ap_clk);
  output [14:0]Q;
  output [0:0]E;
  output [0:0]SR;
  input output_r_TREADY;
  input [0:0]\ireg_reg[16] ;
  input ap_rst_n;
  input RSTA;
  input [14:0]D;
  input ap_clk;

  wire [14:0]D;
  wire [0:0]E;
  wire [14:0]Q;
  wire RSTA;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]\ireg_reg[16] ;
  wire output_r_TREADY;
  wire p_0_in__0;

  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'hB0FF)) 
    \ireg[16]_i_1 
       (.I0(output_r_TREADY),
        .I1(Q[14]),
        .I2(\ireg_reg[16] ),
        .I3(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ireg[16]_i_2 
       (.I0(Q[14]),
        .I1(output_r_TREADY),
        .I2(\ireg_reg[16] ),
        .O(E));
  LUT2 #(
    .INIT(4'hD)) 
    \odata[13]_i_2 
       (.I0(Q[14]),
        .I1(output_r_TREADY),
        .O(p_0_in__0));
  FDRE \odata_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(D[0]),
        .Q(Q[0]),
        .R(RSTA));
  FDRE \odata_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(D[10]),
        .Q(Q[10]),
        .R(RSTA));
  FDRE \odata_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(D[11]),
        .Q(Q[11]),
        .R(RSTA));
  FDRE \odata_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(D[12]),
        .Q(Q[12]),
        .R(RSTA));
  FDRE \odata_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(D[13]),
        .Q(Q[13]),
        .R(RSTA));
  FDRE \odata_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(D[14]),
        .Q(Q[14]),
        .R(RSTA));
  FDRE \odata_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(D[1]),
        .Q(Q[1]),
        .R(RSTA));
  FDRE \odata_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(D[2]),
        .Q(Q[2]),
        .R(RSTA));
  FDRE \odata_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(D[3]),
        .Q(Q[3]),
        .R(RSTA));
  FDRE \odata_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(D[4]),
        .Q(Q[4]),
        .R(RSTA));
  FDRE \odata_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(D[5]),
        .Q(Q[5]),
        .R(RSTA));
  FDRE \odata_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(D[6]),
        .Q(Q[6]),
        .R(RSTA));
  FDRE \odata_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(D[7]),
        .Q(Q[7]),
        .R(RSTA));
  FDRE \odata_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(D[8]),
        .Q(Q[8]),
        .R(RSTA));
  FDRE \odata_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in__0),
        .D(D[9]),
        .Q(Q[9]),
        .R(RSTA));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both
   (D,
    CEB2,
    \odata_reg[8] ,
    input_r_TREADY,
    \ap_CS_fsm_reg[0] ,
    E,
    \ap_CS_fsm_reg[0]_0 ,
    \ireg_reg[8] ,
    ap_rst_n,
    Q,
    ap_start,
    \ap_CS_fsm_reg[1] ,
    \odata_reg[0] ,
    ap_done,
    ap_clk,
    RSTA);
  output [7:0]D;
  output CEB2;
  output [8:0]\odata_reg[8] ;
  output input_r_TREADY;
  output [1:0]\ap_CS_fsm_reg[0] ;
  output [0:0]E;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  input [8:0]\ireg_reg[8] ;
  input ap_rst_n;
  input [1:0]Q;
  input ap_start;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\odata_reg[0] ;
  input ap_done;
  input ap_clk;
  input RSTA;

  wire CEB2;
  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire RSTA;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_start;
  wire [8:8]cdata;
  wire input_r_TREADY;
  wire ireg01_out;
  wire [8:0]\ireg_reg[8] ;
  wire obuf_inst_n_15;
  wire [0:0]\odata_reg[0] ;
  wire [8:0]\odata_reg[8] ;
  wire p_0_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf ibuf_inst
       (.D({cdata,D}),
        .E(ireg01_out),
        .Q(p_0_in),
        .SR(obuf_inst_n_15),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input_r_TREADY(input_r_TREADY),
        .\ireg_reg[8]_0 (\ireg_reg[8] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf obuf_inst
       (.CEB2(CEB2),
        .D({cdata,D}),
        .E(ireg01_out),
        .Q(Q),
        .RSTA(RSTA),
        .SR(obuf_inst_n_15),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[0]_0 (E),
        .\ap_CS_fsm_reg[0]_1 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\ireg_reg[8] (p_0_in),
        .\odata_reg[0]_0 (\odata_reg[0] ),
        .\odata_reg[8]_0 (\odata_reg[8] ));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized0
   (\odata_reg[1] ,
    D,
    Q,
    ap_start,
    \ireg_reg[0] ,
    ap_rst_n,
    ap_clk,
    RSTA,
    E);
  output [1:0]\odata_reg[1] ;
  input [1:0]D;
  input [0:0]Q;
  input ap_start;
  input [0:0]\ireg_reg[0] ;
  input ap_rst_n;
  input ap_clk;
  input RSTA;
  input [0:0]E;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire [1:0]cdata;
  wire ireg01_out;
  wire [0:0]\ireg_reg[0] ;
  wire obuf_inst_n_3;
  wire [1:0]\odata_reg[1] ;
  wire p_0_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized0_32 ibuf_inst
       (.D(cdata),
        .E(ireg01_out),
        .Q(p_0_in),
        .SR(obuf_inst_n_3),
        .ap_clk(ap_clk),
        .\ireg_reg[1]_0 (D));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized0_33 obuf_inst
       (.D(cdata),
        .E(ireg01_out),
        .Q(Q),
        .RSTA(RSTA),
        .SR(obuf_inst_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\ireg_reg[0] (\ireg_reg[0] ),
        .\ireg_reg[1] (p_0_in),
        .\odata_reg[0]_0 (E),
        .\odata_reg[1]_0 (\odata_reg[1] ));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized0_31
   (output_r_TLAST,
    Q,
    \odata_reg[1] ,
    D,
    output_r_TREADY,
    ap_rst_n,
    ap_clk,
    RSTA);
  output [0:0]output_r_TLAST;
  input [0:0]Q;
  input [0:0]\odata_reg[1] ;
  input [1:0]D;
  input output_r_TREADY;
  input ap_rst_n;
  input ap_clk;
  input RSTA;

  wire [1:0]D;
  wire [0:0]Q;
  wire RSTA;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:0]cdata;
  wire ireg01_out;
  wire obuf_inst_n_1;
  wire [0:0]\odata_reg[1] ;
  wire [0:0]output_r_TLAST;
  wire output_r_TREADY;
  wire p_0_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized0 ibuf_inst
       (.D(cdata),
        .E(ireg01_out),
        .Q(p_0_in),
        .SR(obuf_inst_n_1),
        .ap_clk(ap_clk),
        .\ireg_reg[1]_0 (D),
        .\odata_reg[1] (Q),
        .\odata_reg[1]_0 (\odata_reg[1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized0 obuf_inst
       (.D(cdata),
        .E(ireg01_out),
        .Q(p_0_in),
        .RSTA(RSTA),
        .SR(obuf_inst_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .output_r_TLAST(output_r_TLAST),
        .output_r_TREADY(output_r_TREADY));
endmodule

(* ORIG_REF_NAME = "regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_regslice_both__parameterized1
   (ap_done,
    \ireg_reg[16] ,
    \odata_reg[16] ,
    D,
    \ap_CS_fsm_reg[1] ,
    RSTA,
    ap_clk,
    Q,
    output_r_TREADY,
    ap_rst_n,
    \ireg_reg[13] ,
    \ireg_reg[13]_0 ,
    O,
    \ireg_reg[7] );
  output ap_done;
  output [0:0]\ireg_reg[16] ;
  output [14:0]\odata_reg[16] ;
  output [0:0]D;
  output [0:0]\ap_CS_fsm_reg[1] ;
  input RSTA;
  input ap_clk;
  input [2:0]Q;
  input output_r_TREADY;
  input ap_rst_n;
  input [13:0]\ireg_reg[13] ;
  input [13:0]\ireg_reg[13]_0 ;
  input [5:0]O;
  input [7:0]\ireg_reg[7] ;

  wire [0:0]D;
  wire [5:0]O;
  wire [2:0]Q;
  wire RSTA;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire [16:0]cdata;
  wire \count_reg_n_0_[0] ;
  wire \count_reg_n_0_[1] ;
  wire ibuf_inst_n_2;
  wire ibuf_inst_n_20;
  wire ireg01_out;
  wire [13:0]\ireg_reg[13] ;
  wire [13:0]\ireg_reg[13]_0 ;
  wire [0:0]\ireg_reg[16] ;
  wire [7:0]\ireg_reg[7] ;
  wire obuf_inst_n_16;
  wire [14:0]\odata_reg[16] ;
  wire output_r_TREADY;

  FDRE \count_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ibuf_inst_n_2),
        .Q(\count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \count_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ibuf_inst_n_20),
        .Q(\count_reg_n_0_[1] ),
        .R(RSTA));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ibuf__parameterized1 ibuf_inst
       (.D({cdata[16],cdata[13:0]}),
        .E(ireg01_out),
        .O(O),
        .Q(Q),
        .SR(obuf_inst_n_16),
        .\ap_CS_fsm_reg[0] (D),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_done_0(\count_reg_n_0_[1] ),
        .ap_done_1(\count_reg_n_0_[0] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ibuf_inst_n_2),
        .\ireg_reg[13]_0 (\ireg_reg[13] ),
        .\ireg_reg[13]_1 (\ireg_reg[13]_0 ),
        .\ireg_reg[16]_0 (\ireg_reg[16] ),
        .\ireg_reg[7]_0 (\ireg_reg[7] ),
        .output_r_TREADY(output_r_TREADY),
        .output_r_TREADY_0(ibuf_inst_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_obuf__parameterized1 obuf_inst
       (.D({cdata[16],cdata[13:0]}),
        .E(ireg01_out),
        .Q(\odata_reg[16] ),
        .RSTA(RSTA),
        .SR(obuf_inst_n_16),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\ireg_reg[16] (\ireg_reg[16] ),
        .output_r_TREADY(output_r_TREADY));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
