# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 01:10:19  November 20, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		FinalProjectCPU_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY CPU
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "01:10:19  NOVEMBER 20, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_location_assignment PIN_AB12 -to opcodeLow[0]
set_location_assignment PIN_AC12 -to opcodeLow[1]
set_location_assignment PIN_AF9 -to opcodeLow[2]
set_location_assignment PIN_AF10 -to opcodeLow[3]
set_location_assignment PIN_AE12 -to clock
set_location_assignment PIN_AE11 -to rdataA
set_location_assignment PIN_AD12 -to rdataB
set_location_assignment PIN_V16 -to result[0]
set_location_assignment PIN_W16 -to result[1]
set_location_assignment PIN_W19 -to psr[0]
set_location_assignment PIN_Y19 -to psr[1]
set_location_assignment PIN_W20 -to psr[2]
set_location_assignment PIN_W21 -to psr[3]
set_location_assignment PIN_Y21 -to psr[4]
set_location_assignment PIN_AA14 -to reset
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to result[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to result[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to clock
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to opcodeLow[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to opcodeLow[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to opcodeLow[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to opcodeLow[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to opcodeLow
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to psr[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to psr[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to psr[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to psr[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to psr[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to psr
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to rdataA
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to rdataB
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to reset
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to result[8]
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VERILOG_FILE IO/wire_mem.v
set_global_assignment -name VERILOG_FILE IO/timer.v
set_global_assignment -name VERILOG_FILE IO/sec_to_sevseg.v
set_global_assignment -name VERILOG_FILE IO/rgb_led.v
set_global_assignment -name VERILOG_FILE IO/oleds.v
set_global_assignment -name VERILOG_FILE IO/mux5.v
set_global_assignment -name VERILOG_FILE IO/morse_mem.v
set_global_assignment -name VERILOG_FILE IO/ktane_mem.v
set_global_assignment -name VERILOG_FILE IO/keypad_mem.v
set_global_assignment -name VERILOG_FILE IO/I2C.v
set_global_assignment -name VERILOG_FILE IO/extras_mem.v
set_global_assignment -name VERILOG_FILE IO/dual_port_ram.v
set_global_assignment -name VERILOG_FILE IO/divider.v
set_global_assignment -name VERILOG_FILE IO/button_mem.v
set_global_assignment -name VERILOG_FILE IO/BlockRam.v
set_global_assignment -name VERILOG_FILE IO/bcd_to_sevseg.v
set_global_assignment -name VERILOG_FILE IO/adc.v
set_global_assignment -name VERILOG_FILE ALU.v
set_global_assignment -name VERILOG_FILE ALUTestOnBoard.v
set_global_assignment -name VERILOG_FILE ALUController.v
set_global_assignment -name VERILOG_FILE ProgramCounter.v
set_global_assignment -name VERILOG_FILE InstructionRegister.v
set_global_assignment -name VERILOG_FILE InstructionMem.v
set_global_assignment -name VERILOG_FILE StorageRam.v
set_global_assignment -name VERILOG_FILE FSM.v
set_global_assignment -name VERILOG_FILE CPU.v
set_global_assignment -name VERILOG_FILE Decoder.v
set_global_assignment -name VERILOG_FILE RegisterFile.v
set_global_assignment -name VERILOG_FILE mux2to1.v
set_global_assignment -name VERILOG_FILE mux4to1.v
set_global_assignment -name VERILOG_FILE SignExtender.v
set_global_assignment -name VERILOG_FILE ZeroExtender.v
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top