Simulator report for 2FSK
Wed Nov 20 17:12:43 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |2FSK|Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ALTSYNCRAM
  6. |2FSK|Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 5.0 ms       ;
; Simulation Netlist Size     ; 79 nodes     ;
; Simulation Coverage         ;      98.23 % ;
; Total Number of Transitions ; 3823337      ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
; Device                      ; EP2S15F484C3 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-------------------------------------------------------------------------------------------------------------+
; |2FSK|Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+-------------------------------------------------------------------------------------------------------------+
; |2FSK|Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      98.23 % ;
; Total nodes checked                                 ; 79           ;
; Total output ports checked                          ; 113          ;
; Total output ports with complete 1/0-value coverage ; 111          ;
; Total output ports with no 1/0-value coverage       ; 2            ;
; Total output ports with no 1-value coverage         ; 2            ;
; Total output ports with no 0-value coverage         ; 2            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                           ; Output Port Name                                                                                                       ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; |2FSK|Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0       ; |2FSK|Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]                ; portadataout0    ;
; |2FSK|Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0       ; |2FSK|Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1]                ; portadataout1    ;
; |2FSK|Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0       ; |2FSK|Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[2]                ; portadataout2    ;
; |2FSK|Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0       ; |2FSK|Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[3]                ; portadataout3    ;
; |2FSK|Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0       ; |2FSK|Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[4]                ; portadataout4    ;
; |2FSK|Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0       ; |2FSK|Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[5]                ; portadataout5    ;
; |2FSK|Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0       ; |2FSK|Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[6]                ; portadataout6    ;
; |2FSK|Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0       ; |2FSK|Sin:inst4|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7]                ; portadataout7    ;
; |2FSK|Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0       ; |2FSK|Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[0]                ; portadataout0    ;
; |2FSK|Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0       ; |2FSK|Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[1]                ; portadataout1    ;
; |2FSK|Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0       ; |2FSK|Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[2]                ; portadataout2    ;
; |2FSK|Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0       ; |2FSK|Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[3]                ; portadataout3    ;
; |2FSK|Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0       ; |2FSK|Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[4]                ; portadataout4    ;
; |2FSK|Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0       ; |2FSK|Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[5]                ; portadataout5    ;
; |2FSK|Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0       ; |2FSK|Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[6]                ; portadataout6    ;
; |2FSK|Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|ram_block1a0       ; |2FSK|Sin:inst7|lpm_rom_sin:inst1|altsyncram:altsyncram_component|altsyncram_7o71:auto_generated|q_a[7]                ; portadataout7    ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_reg_bit1a[8]           ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[8]                         ; regout           ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_reg_bit1a[7]           ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[7]                         ; regout           ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_reg_bit1a[6]           ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[6]                         ; regout           ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_reg_bit1a[5]           ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[5]                         ; regout           ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_reg_bit1a[4]           ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[4]                         ; regout           ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_reg_bit1a[3]           ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[3]                         ; regout           ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_reg_bit1a[2]           ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[2]                         ; regout           ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_reg_bit1a[1]           ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[1]                         ; regout           ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_reg_bit1a[0]           ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|safe_q[0]                         ; regout           ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita0             ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita0                ; sumout           ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita0             ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita0~COUT           ; cout             ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita1             ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita1                ; sumout           ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita1             ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita1~COUT           ; cout             ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita2             ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita2                ; sumout           ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita2             ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita2~COUT           ; cout             ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita3             ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita3                ; sumout           ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita3             ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita3~COUT           ; cout             ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita4             ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita4                ; sumout           ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita4             ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita4~COUT           ; cout             ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita5             ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita5                ; sumout           ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita5             ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita5~COUT           ; cout             ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita6             ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita6                ; sumout           ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita6             ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita6~COUT           ; cout             ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita7             ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita7                ; sumout           ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita7             ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita7~COUT           ; cout             ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita8             ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita8                ; sumout           ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita8             ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita8~COUT           ; cout             ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita8~1           ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita8~1              ; sumout           ;
; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit1a[3]           ; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[3]                         ; regout           ;
; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit1a[2]           ; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[2]                         ; regout           ;
; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit1a[1]           ; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[1]                         ; regout           ;
; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_reg_bit1a[0]           ; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|safe_q[0]                         ; regout           ;
; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita0             ; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita0                ; sumout           ;
; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita0             ; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita0~COUT           ; cout             ;
; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita1             ; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita1                ; sumout           ;
; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita1             ; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita1~COUT           ; cout             ;
; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita2             ; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita2                ; sumout           ;
; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita2             ; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita2~COUT           ; cout             ;
; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3             ; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3                ; sumout           ;
; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3             ; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~COUT           ; cout             ;
; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1           ; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1              ; sumout           ;
; |2FSK|Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[0] ; |2FSK|Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]               ; regout           ;
; |2FSK|Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[1] ; |2FSK|Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]               ; regout           ;
; |2FSK|Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[2] ; |2FSK|Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]               ; regout           ;
; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_reg_bit1a[2]            ; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[2]                          ; regout           ;
; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_reg_bit1a[1]            ; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[1]                          ; regout           ;
; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_reg_bit1a[0]            ; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|safe_q[0]                          ; regout           ;
; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita0              ; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita0                 ; sumout           ;
; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita0              ; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita1              ; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita1                 ; sumout           ;
; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita1              ; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita1~COUT            ; cout             ;
; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita2              ; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita2                 ; sumout           ;
; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita2              ; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita2~COUT            ; cout             ;
; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita2~1            ; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita2~1               ; sumout           ;
; |2FSK|Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[0] ; |2FSK|Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0]               ; regout           ;
; |2FSK|Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[1] ; |2FSK|Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]               ; regout           ;
; |2FSK|Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_reg_bit1a[2] ; |2FSK|Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2]               ; regout           ;
; |2FSK|Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0   ; |2FSK|Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0      ; sumout           ;
; |2FSK|Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0   ; |2FSK|Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |2FSK|Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1   ; |2FSK|Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1      ; sumout           ;
; |2FSK|Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1   ; |2FSK|Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |2FSK|Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2   ; |2FSK|Sin:inst4|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2      ; sumout           ;
; |2FSK|Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0   ; |2FSK|Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0      ; sumout           ;
; |2FSK|Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0   ; |2FSK|Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |2FSK|Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1   ; |2FSK|Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1      ; sumout           ;
; |2FSK|Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1   ; |2FSK|Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |2FSK|Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2   ; |2FSK|Sin:inst7|lpm_counter_sin:inst|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2      ; sumout           ;
; |2FSK|mSeq:inst1|inst5                                                                                              ; |2FSK|mSeq:inst1|inst5                                                                                                 ; regout           ;
; |2FSK|busmux:inst6|lpm_mux:$00000|mux_unc:auto_generated|l1_w7_n0_mux_dataout~2                                     ; |2FSK|busmux:inst6|lpm_mux:$00000|mux_unc:auto_generated|l1_w7_n0_mux_dataout~2                                        ; combout          ;
; |2FSK|busmux:inst6|lpm_mux:$00000|mux_unc:auto_generated|l1_w6_n0_mux_dataout~2                                     ; |2FSK|busmux:inst6|lpm_mux:$00000|mux_unc:auto_generated|l1_w6_n0_mux_dataout~2                                        ; combout          ;
; |2FSK|busmux:inst6|lpm_mux:$00000|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2                                     ; |2FSK|busmux:inst6|lpm_mux:$00000|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2                                        ; combout          ;
; |2FSK|busmux:inst6|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2                                     ; |2FSK|busmux:inst6|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2                                        ; combout          ;
; |2FSK|busmux:inst6|lpm_mux:$00000|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2                                     ; |2FSK|busmux:inst6|lpm_mux:$00000|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2                                        ; combout          ;
; |2FSK|busmux:inst6|lpm_mux:$00000|mux_unc:auto_generated|l1_w2_n0_mux_dataout~2                                     ; |2FSK|busmux:inst6|lpm_mux:$00000|mux_unc:auto_generated|l1_w2_n0_mux_dataout~2                                        ; combout          ;
; |2FSK|busmux:inst6|lpm_mux:$00000|mux_unc:auto_generated|l1_w1_n0_mux_dataout~2                                     ; |2FSK|busmux:inst6|lpm_mux:$00000|mux_unc:auto_generated|l1_w1_n0_mux_dataout~2                                        ; combout          ;
; |2FSK|busmux:inst6|lpm_mux:$00000|mux_unc:auto_generated|l1_w0_n0_mux_dataout~2                                     ; |2FSK|busmux:inst6|lpm_mux:$00000|mux_unc:auto_generated|l1_w0_n0_mux_dataout~2                                        ; combout          ;
; |2FSK|mSeq:inst1|74175:inst|13                                                                                      ; |2FSK|mSeq:inst1|74175:inst|13                                                                                         ; regout           ;
; |2FSK|mSeq:inst1|74175:inst|14                                                                                      ; |2FSK|mSeq:inst1|74175:inst|14                                                                                         ; regout           ;
; |2FSK|mSeq:inst1|74175:inst|15                                                                                      ; |2FSK|mSeq:inst1|74175:inst|15                                                                                         ; regout           ;
; |2FSK|lpm_and0:inst2|lpm_and:lpm_and_component|and_node[0][1]                                                       ; |2FSK|lpm_and0:inst2|lpm_and:lpm_and_component|and_node[0][1]                                                          ; combout          ;
; |2FSK|mSeq:inst1|74175:inst|16                                                                                      ; |2FSK|mSeq:inst1|74175:inst|16                                                                                         ; regout           ;
; |2FSK|mSeq:inst1|inst1                                                                                              ; |2FSK|mSeq:inst1|inst1                                                                                                 ; combout          ;
; |2FSK|m_out                                                                                                         ; |2FSK|m_out                                                                                                            ; padio            ;
; |2FSK|FSK_out[7]                                                                                                    ; |2FSK|FSK_out[7]                                                                                                       ; padio            ;
; |2FSK|FSK_out[6]                                                                                                    ; |2FSK|FSK_out[6]                                                                                                       ; padio            ;
; |2FSK|FSK_out[5]                                                                                                    ; |2FSK|FSK_out[5]                                                                                                       ; padio            ;
; |2FSK|FSK_out[4]                                                                                                    ; |2FSK|FSK_out[4]                                                                                                       ; padio            ;
; |2FSK|FSK_out[3]                                                                                                    ; |2FSK|FSK_out[3]                                                                                                       ; padio            ;
; |2FSK|FSK_out[2]                                                                                                    ; |2FSK|FSK_out[2]                                                                                                       ; padio            ;
; |2FSK|FSK_out[1]                                                                                                    ; |2FSK|FSK_out[1]                                                                                                       ; padio            ;
; |2FSK|FSK_out[0]                                                                                                    ; |2FSK|FSK_out[0]                                                                                                       ; padio            ;
; |2FSK|clk_in                                                                                                        ; |2FSK|clk_in~corein                                                                                                    ; combout          ;
; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1clkctrl    ; |2FSK|lpm_counter_16:inst3|lpm_counter:lpm_counter_component|cntr_ppj:auto_generated|counter_comb_bita3~1clkctrl       ; outclk           ;
; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita2~1clkctrl     ; |2FSK|lpm_counter_8:inst5|lpm_counter:lpm_counter_component|cntr_opj:auto_generated|counter_comb_bita2~1clkctrl        ; outclk           ;
; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita8~1clkctrl    ; |2FSK|lpm_counter_512:inst|lpm_counter:lpm_counter_component|cntr_upj:auto_generated|counter_comb_bita8~1clkctrl       ; outclk           ;
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------+
; Missing 1-Value Coverage                            ;
+-------------+--------------------+------------------+
; Node Name   ; Output Port Name   ; Output Port Type ;
+-------------+--------------------+------------------+
; |2FSK|~GND  ; |2FSK|~GND         ; combout          ;
; |2FSK|start ; |2FSK|start~corein ; combout          ;
+-------------+--------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------+
; Missing 0-Value Coverage                            ;
+-------------+--------------------+------------------+
; Node Name   ; Output Port Name   ; Output Port Type ;
+-------------+--------------------+------------------+
; |2FSK|~GND  ; |2FSK|~GND         ; combout          ;
; |2FSK|start ; |2FSK|start~corein ; combout          ;
+-------------+--------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Nov 20 17:12:08 2013
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off 2FSK -c 2FSK
Info: Using vector source file "E:/随机报告/Quartus随机实验/2FSK_8point/2FSK.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      98.23 %
Info: Number of transitions in simulation is 3823337
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Wed Nov 20 17:12:43 2013
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:34


