// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_patch_embed_output (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        patches31_address0,
        patches31_ce0,
        patches31_q0,
        m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY,
        m_axi_inout2_AWADDR,
        m_axi_inout2_AWID,
        m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID,
        m_axi_inout2_WREADY,
        m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST,
        m_axi_inout2_WID,
        m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY,
        m_axi_inout2_ARADDR,
        m_axi_inout2_ARID,
        m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID,
        m_axi_inout2_RREADY,
        m_axi_inout2_RDATA,
        m_axi_inout2_RLAST,
        m_axi_inout2_RID,
        m_axi_inout2_RFIFONUM,
        m_axi_inout2_RUSER,
        m_axi_inout2_RRESP,
        m_axi_inout2_BVALID,
        m_axi_inout2_BREADY,
        m_axi_inout2_BRESP,
        m_axi_inout2_BID,
        m_axi_inout2_BUSER,
        out_r,
        m_axi_weights_AWVALID,
        m_axi_weights_AWREADY,
        m_axi_weights_AWADDR,
        m_axi_weights_AWID,
        m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT,
        m_axi_weights_AWQOS,
        m_axi_weights_AWREGION,
        m_axi_weights_AWUSER,
        m_axi_weights_WVALID,
        m_axi_weights_WREADY,
        m_axi_weights_WDATA,
        m_axi_weights_WSTRB,
        m_axi_weights_WLAST,
        m_axi_weights_WID,
        m_axi_weights_WUSER,
        m_axi_weights_ARVALID,
        m_axi_weights_ARREADY,
        m_axi_weights_ARADDR,
        m_axi_weights_ARID,
        m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT,
        m_axi_weights_ARQOS,
        m_axi_weights_ARREGION,
        m_axi_weights_ARUSER,
        m_axi_weights_RVALID,
        m_axi_weights_RREADY,
        m_axi_weights_RDATA,
        m_axi_weights_RLAST,
        m_axi_weights_RID,
        m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER,
        m_axi_weights_RRESP,
        m_axi_weights_BVALID,
        m_axi_weights_BREADY,
        m_axi_weights_BRESP,
        m_axi_weights_BID,
        m_axi_weights_BUSER,
        pos_embed,
        y_block
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [7:0] patches31_address0;
output   patches31_ce0;
input  [511:0] patches31_q0;
output   m_axi_inout2_AWVALID;
input   m_axi_inout2_AWREADY;
output  [63:0] m_axi_inout2_AWADDR;
output  [0:0] m_axi_inout2_AWID;
output  [31:0] m_axi_inout2_AWLEN;
output  [2:0] m_axi_inout2_AWSIZE;
output  [1:0] m_axi_inout2_AWBURST;
output  [1:0] m_axi_inout2_AWLOCK;
output  [3:0] m_axi_inout2_AWCACHE;
output  [2:0] m_axi_inout2_AWPROT;
output  [3:0] m_axi_inout2_AWQOS;
output  [3:0] m_axi_inout2_AWREGION;
output  [0:0] m_axi_inout2_AWUSER;
output   m_axi_inout2_WVALID;
input   m_axi_inout2_WREADY;
output  [255:0] m_axi_inout2_WDATA;
output  [31:0] m_axi_inout2_WSTRB;
output   m_axi_inout2_WLAST;
output  [0:0] m_axi_inout2_WID;
output  [0:0] m_axi_inout2_WUSER;
output   m_axi_inout2_ARVALID;
input   m_axi_inout2_ARREADY;
output  [63:0] m_axi_inout2_ARADDR;
output  [0:0] m_axi_inout2_ARID;
output  [31:0] m_axi_inout2_ARLEN;
output  [2:0] m_axi_inout2_ARSIZE;
output  [1:0] m_axi_inout2_ARBURST;
output  [1:0] m_axi_inout2_ARLOCK;
output  [3:0] m_axi_inout2_ARCACHE;
output  [2:0] m_axi_inout2_ARPROT;
output  [3:0] m_axi_inout2_ARQOS;
output  [3:0] m_axi_inout2_ARREGION;
output  [0:0] m_axi_inout2_ARUSER;
input   m_axi_inout2_RVALID;
output   m_axi_inout2_RREADY;
input  [255:0] m_axi_inout2_RDATA;
input   m_axi_inout2_RLAST;
input  [0:0] m_axi_inout2_RID;
input  [8:0] m_axi_inout2_RFIFONUM;
input  [0:0] m_axi_inout2_RUSER;
input  [1:0] m_axi_inout2_RRESP;
input   m_axi_inout2_BVALID;
output   m_axi_inout2_BREADY;
input  [1:0] m_axi_inout2_BRESP;
input  [0:0] m_axi_inout2_BID;
input  [0:0] m_axi_inout2_BUSER;
input  [63:0] out_r;
output   m_axi_weights_AWVALID;
input   m_axi_weights_AWREADY;
output  [63:0] m_axi_weights_AWADDR;
output  [0:0] m_axi_weights_AWID;
output  [31:0] m_axi_weights_AWLEN;
output  [2:0] m_axi_weights_AWSIZE;
output  [1:0] m_axi_weights_AWBURST;
output  [1:0] m_axi_weights_AWLOCK;
output  [3:0] m_axi_weights_AWCACHE;
output  [2:0] m_axi_weights_AWPROT;
output  [3:0] m_axi_weights_AWQOS;
output  [3:0] m_axi_weights_AWREGION;
output  [0:0] m_axi_weights_AWUSER;
output   m_axi_weights_WVALID;
input   m_axi_weights_WREADY;
output  [255:0] m_axi_weights_WDATA;
output  [31:0] m_axi_weights_WSTRB;
output   m_axi_weights_WLAST;
output  [0:0] m_axi_weights_WID;
output  [0:0] m_axi_weights_WUSER;
output   m_axi_weights_ARVALID;
input   m_axi_weights_ARREADY;
output  [63:0] m_axi_weights_ARADDR;
output  [0:0] m_axi_weights_ARID;
output  [31:0] m_axi_weights_ARLEN;
output  [2:0] m_axi_weights_ARSIZE;
output  [1:0] m_axi_weights_ARBURST;
output  [1:0] m_axi_weights_ARLOCK;
output  [3:0] m_axi_weights_ARCACHE;
output  [2:0] m_axi_weights_ARPROT;
output  [3:0] m_axi_weights_ARQOS;
output  [3:0] m_axi_weights_ARREGION;
output  [0:0] m_axi_weights_ARUSER;
input   m_axi_weights_RVALID;
output   m_axi_weights_RREADY;
input  [255:0] m_axi_weights_RDATA;
input   m_axi_weights_RLAST;
input  [0:0] m_axi_weights_RID;
input  [8:0] m_axi_weights_RFIFONUM;
input  [0:0] m_axi_weights_RUSER;
input  [1:0] m_axi_weights_RRESP;
input   m_axi_weights_BVALID;
output   m_axi_weights_BREADY;
input  [1:0] m_axi_weights_BRESP;
input  [0:0] m_axi_weights_BID;
input  [0:0] m_axi_weights_BUSER;
input  [63:0] pos_embed;
input  [2:0] y_block;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_inout2_AWVALID;
reg[63:0] m_axi_inout2_AWADDR;
reg[0:0] m_axi_inout2_AWID;
reg[31:0] m_axi_inout2_AWLEN;
reg[2:0] m_axi_inout2_AWSIZE;
reg[1:0] m_axi_inout2_AWBURST;
reg[1:0] m_axi_inout2_AWLOCK;
reg[3:0] m_axi_inout2_AWCACHE;
reg[2:0] m_axi_inout2_AWPROT;
reg[3:0] m_axi_inout2_AWQOS;
reg[3:0] m_axi_inout2_AWREGION;
reg[0:0] m_axi_inout2_AWUSER;
reg m_axi_inout2_WVALID;
reg m_axi_inout2_BREADY;
reg m_axi_weights_ARVALID;
reg m_axi_weights_RREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    inout2_blk_n_AW;
wire    ap_CS_fsm_state2;
reg    inout2_blk_n_B;
wire    ap_CS_fsm_state9;
wire   [6:0] patch_base_fu_125_p2;
reg   [6:0] patch_base_reg_220;
reg   [58:0] trunc_ln_i_reg_225;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln813_fu_195_p2;
reg   [0:0] icmp_ln813_reg_241;
wire   [1:0] select_ln813_fu_202_p3;
reg   [1:0] select_ln813_reg_246;
wire   [7:0] shl_ln4_i_fu_211_p3;
reg   [7:0] shl_ln4_i_reg_251;
wire    grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_ap_start;
wire    grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_ap_done;
wire    grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_ap_idle;
wire    grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_ap_ready;
wire    grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWVALID;
wire   [63:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWADDR;
wire   [0:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWID;
wire   [31:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWLEN;
wire   [2:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWSIZE;
wire   [1:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWBURST;
wire   [1:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWLOCK;
wire   [3:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWCACHE;
wire   [2:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWPROT;
wire   [3:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWQOS;
wire   [3:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWREGION;
wire   [0:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWUSER;
wire    grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_WVALID;
wire   [255:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_WDATA;
wire   [31:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_WSTRB;
wire    grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_WLAST;
wire   [0:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_WID;
wire   [0:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_WUSER;
wire    grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARVALID;
wire   [63:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARADDR;
wire   [0:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARID;
wire   [31:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARLEN;
wire   [2:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARSIZE;
wire   [1:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARBURST;
wire   [1:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARLOCK;
wire   [3:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARCACHE;
wire   [2:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARPROT;
wire   [3:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARQOS;
wire   [3:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARREGION;
wire   [0:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARUSER;
wire    grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_RREADY;
wire    grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_BREADY;
wire    grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWVALID;
wire   [63:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWADDR;
wire   [0:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWID;
wire   [31:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWLEN;
wire   [2:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWSIZE;
wire   [1:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWBURST;
wire   [1:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWLOCK;
wire   [3:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWCACHE;
wire   [2:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWPROT;
wire   [3:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWQOS;
wire   [3:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWREGION;
wire   [0:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWUSER;
wire    grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_WVALID;
wire   [255:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_WDATA;
wire   [31:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_WSTRB;
wire    grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_WLAST;
wire   [0:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_WID;
wire   [0:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_WUSER;
wire    grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARVALID;
wire   [63:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARADDR;
wire   [0:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARID;
wire   [31:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARLEN;
wire   [2:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARSIZE;
wire   [1:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARBURST;
wire   [1:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARLOCK;
wire   [3:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARCACHE;
wire   [2:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARPROT;
wire   [3:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARQOS;
wire   [3:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARREGION;
wire   [0:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARUSER;
wire    grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_RREADY;
wire    grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_BREADY;
wire   [7:0] grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_patches31_address0;
wire    grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_patches31_ce0;
reg    grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_ap_start_reg;
wire    ap_CS_fsm_state4;
wire  signed [63:0] sext_ln147_1_fu_181_p1;
reg    ap_block_state1;
wire   [6:0] shl_ln_i_fu_117_p3;
wire   [16:0] shl_ln3_i_fu_131_p3;
wire   [14:0] shl_ln147_1_i_fu_143_p3;
wire   [17:0] zext_ln147_fu_139_p1;
wire   [17:0] zext_ln147_1_fu_151_p1;
wire   [17:0] sub_ln147_fu_155_p2;
wire  signed [63:0] sext_ln147_fu_161_p1;
wire   [63:0] add_ln147_fu_165_p2;
wire   [4:0] empty_191_fu_191_p1;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_ap_start_reg = 1'b0;
end

ViT_act_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_ap_start),
    .ap_done(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_ap_done),
    .ap_idle(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_ap_idle),
    .ap_ready(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_ap_ready),
    .m_axi_weights_AWVALID(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWVALID),
    .m_axi_weights_AWREADY(1'b0),
    .m_axi_weights_AWADDR(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWADDR),
    .m_axi_weights_AWID(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWID),
    .m_axi_weights_AWLEN(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWLEN),
    .m_axi_weights_AWSIZE(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWSIZE),
    .m_axi_weights_AWBURST(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWBURST),
    .m_axi_weights_AWLOCK(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWLOCK),
    .m_axi_weights_AWCACHE(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWCACHE),
    .m_axi_weights_AWPROT(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWPROT),
    .m_axi_weights_AWQOS(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWQOS),
    .m_axi_weights_AWREGION(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWREGION),
    .m_axi_weights_AWUSER(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_AWUSER),
    .m_axi_weights_WVALID(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_WVALID),
    .m_axi_weights_WREADY(1'b0),
    .m_axi_weights_WDATA(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_WDATA),
    .m_axi_weights_WSTRB(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_WSTRB),
    .m_axi_weights_WLAST(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_WLAST),
    .m_axi_weights_WID(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_WID),
    .m_axi_weights_WUSER(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_WUSER),
    .m_axi_weights_ARVALID(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARVALID),
    .m_axi_weights_ARREADY(m_axi_weights_ARREADY),
    .m_axi_weights_ARADDR(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARADDR),
    .m_axi_weights_ARID(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARID),
    .m_axi_weights_ARLEN(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARLEN),
    .m_axi_weights_ARSIZE(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARSIZE),
    .m_axi_weights_ARBURST(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARBURST),
    .m_axi_weights_ARLOCK(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARLOCK),
    .m_axi_weights_ARCACHE(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARCACHE),
    .m_axi_weights_ARPROT(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARPROT),
    .m_axi_weights_ARQOS(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARQOS),
    .m_axi_weights_ARREGION(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARREGION),
    .m_axi_weights_ARUSER(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARUSER),
    .m_axi_weights_RVALID(m_axi_weights_RVALID),
    .m_axi_weights_RREADY(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_RREADY),
    .m_axi_weights_RDATA(m_axi_weights_RDATA),
    .m_axi_weights_RLAST(m_axi_weights_RLAST),
    .m_axi_weights_RID(m_axi_weights_RID),
    .m_axi_weights_RFIFONUM(m_axi_weights_RFIFONUM),
    .m_axi_weights_RUSER(m_axi_weights_RUSER),
    .m_axi_weights_RRESP(m_axi_weights_RRESP),
    .m_axi_weights_BVALID(1'b0),
    .m_axi_weights_BREADY(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_BREADY),
    .m_axi_weights_BRESP(2'd0),
    .m_axi_weights_BID(1'd0),
    .m_axi_weights_BUSER(1'd0),
    .m_axi_inout2_AWVALID(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWVALID),
    .m_axi_inout2_AWREADY(m_axi_inout2_AWREADY),
    .m_axi_inout2_AWADDR(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWADDR),
    .m_axi_inout2_AWID(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWID),
    .m_axi_inout2_AWLEN(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWLEN),
    .m_axi_inout2_AWSIZE(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWSIZE),
    .m_axi_inout2_AWBURST(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWBURST),
    .m_axi_inout2_AWLOCK(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWLOCK),
    .m_axi_inout2_AWCACHE(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWCACHE),
    .m_axi_inout2_AWPROT(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWPROT),
    .m_axi_inout2_AWQOS(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWQOS),
    .m_axi_inout2_AWREGION(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWREGION),
    .m_axi_inout2_AWUSER(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWUSER),
    .m_axi_inout2_WVALID(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_WVALID),
    .m_axi_inout2_WREADY(m_axi_inout2_WREADY),
    .m_axi_inout2_WDATA(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_WDATA),
    .m_axi_inout2_WSTRB(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_WSTRB),
    .m_axi_inout2_WLAST(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_WLAST),
    .m_axi_inout2_WID(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_WID),
    .m_axi_inout2_WUSER(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_WUSER),
    .m_axi_inout2_ARVALID(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARVALID),
    .m_axi_inout2_ARREADY(1'b0),
    .m_axi_inout2_ARADDR(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARADDR),
    .m_axi_inout2_ARID(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARID),
    .m_axi_inout2_ARLEN(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARLEN),
    .m_axi_inout2_ARSIZE(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARSIZE),
    .m_axi_inout2_ARBURST(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARBURST),
    .m_axi_inout2_ARLOCK(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARLOCK),
    .m_axi_inout2_ARCACHE(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARCACHE),
    .m_axi_inout2_ARPROT(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARPROT),
    .m_axi_inout2_ARQOS(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARQOS),
    .m_axi_inout2_ARREGION(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARREGION),
    .m_axi_inout2_ARUSER(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_ARUSER),
    .m_axi_inout2_RVALID(1'b0),
    .m_axi_inout2_RREADY(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_RREADY),
    .m_axi_inout2_RDATA(256'd0),
    .m_axi_inout2_RLAST(1'b0),
    .m_axi_inout2_RID(1'd0),
    .m_axi_inout2_RFIFONUM(9'd0),
    .m_axi_inout2_RUSER(1'd0),
    .m_axi_inout2_RRESP(2'd0),
    .m_axi_inout2_BVALID(m_axi_inout2_BVALID),
    .m_axi_inout2_BREADY(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_BREADY),
    .m_axi_inout2_BRESP(m_axi_inout2_BRESP),
    .m_axi_inout2_BID(m_axi_inout2_BID),
    .m_axi_inout2_BUSER(m_axi_inout2_BUSER),
    .sext_ln147_i(trunc_ln_i_reg_225),
    .zext_ln144_i(patch_base_reg_220),
    .zext_ln147_2_i(shl_ln4_i_reg_251),
    .patches31_address0(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_patches31_address0),
    .patches31_ce0(grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_patches31_ce0),
    .patches31_q0(patches31_q0),
    .pos_embed(pos_embed),
    .select_ln813_i(select_ln813_reg_246),
    .icmp_ln813_i(icmp_ln813_reg_241)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((m_axi_inout2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_ap_start_reg <= 1'b1;
        end else if ((grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_ap_ready == 1'b1)) begin
            grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        icmp_ln813_reg_241 <= icmp_ln813_fu_195_p2;
        select_ln813_reg_246 <= select_ln813_fu_202_p3;
        shl_ln4_i_reg_251[7 : 3] <= shl_ln4_i_fu_211_p3[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        patch_base_reg_220[6 : 4] <= patch_base_fu_125_p2[6 : 4];
        trunc_ln_i_reg_225 <= {{add_ln147_fu_165_p2[63:5]}};
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_inout2_AWREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((m_axi_inout2_BVALID == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        inout2_blk_n_AW = m_axi_inout2_AWREADY;
    end else begin
        inout2_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        inout2_blk_n_B = m_axi_inout2_BVALID;
    end else begin
        inout2_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((m_axi_inout2_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_inout2_AWADDR = sext_ln147_1_fu_181_p1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWADDR = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWADDR;
    end else begin
        m_axi_inout2_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWBURST = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWBURST;
    end else begin
        m_axi_inout2_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWCACHE = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWCACHE;
    end else begin
        m_axi_inout2_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWID = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWID;
    end else begin
        m_axi_inout2_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_inout2_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_inout2_AWLEN = 32'd384;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWLEN = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWLEN;
    end else begin
        m_axi_inout2_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWLOCK = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWLOCK;
    end else begin
        m_axi_inout2_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWPROT = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWPROT;
    end else begin
        m_axi_inout2_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWQOS = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWQOS;
    end else begin
        m_axi_inout2_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWREGION = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWREGION;
    end else begin
        m_axi_inout2_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWSIZE = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWSIZE;
    end else begin
        m_axi_inout2_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWUSER = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWUSER;
    end else begin
        m_axi_inout2_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((m_axi_inout2_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_inout2_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_AWVALID = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_AWVALID;
    end else begin
        m_axi_inout2_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_inout2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        m_axi_inout2_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_BREADY = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_BREADY;
    end else begin
        m_axi_inout2_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_inout2_WVALID = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_WVALID;
    end else begin
        m_axi_inout2_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_weights_ARVALID = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARVALID;
    end else begin
        m_axi_weights_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_weights_RREADY = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_RREADY;
    end else begin
        m_axi_weights_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((m_axi_inout2_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((m_axi_inout2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln147_fu_165_p2 = ($signed(sext_ln147_fu_161_p1) + $signed(out_r));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign empty_191_fu_191_p1 = pos_embed[4:0];

assign grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_ap_start = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_ap_start_reg;

assign icmp_ln813_fu_195_p2 = ((empty_191_fu_191_p1 != 5'd0) ? 1'b1 : 1'b0);

assign m_axi_inout2_ARADDR = 64'd0;

assign m_axi_inout2_ARBURST = 2'd0;

assign m_axi_inout2_ARCACHE = 4'd0;

assign m_axi_inout2_ARID = 1'd0;

assign m_axi_inout2_ARLEN = 32'd0;

assign m_axi_inout2_ARLOCK = 2'd0;

assign m_axi_inout2_ARPROT = 3'd0;

assign m_axi_inout2_ARQOS = 4'd0;

assign m_axi_inout2_ARREGION = 4'd0;

assign m_axi_inout2_ARSIZE = 3'd0;

assign m_axi_inout2_ARUSER = 1'd0;

assign m_axi_inout2_ARVALID = 1'b0;

assign m_axi_inout2_RREADY = 1'b0;

assign m_axi_inout2_WDATA = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_WDATA;

assign m_axi_inout2_WID = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_WID;

assign m_axi_inout2_WLAST = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_WLAST;

assign m_axi_inout2_WSTRB = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_WSTRB;

assign m_axi_inout2_WUSER = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_inout2_WUSER;

assign m_axi_weights_ARADDR = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARADDR;

assign m_axi_weights_ARBURST = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARBURST;

assign m_axi_weights_ARCACHE = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARCACHE;

assign m_axi_weights_ARID = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARID;

assign m_axi_weights_ARLEN = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARLEN;

assign m_axi_weights_ARLOCK = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARLOCK;

assign m_axi_weights_ARPROT = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARPROT;

assign m_axi_weights_ARQOS = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARQOS;

assign m_axi_weights_ARREGION = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARREGION;

assign m_axi_weights_ARSIZE = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARSIZE;

assign m_axi_weights_ARUSER = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_m_axi_weights_ARUSER;

assign m_axi_weights_AWADDR = 64'd0;

assign m_axi_weights_AWBURST = 2'd0;

assign m_axi_weights_AWCACHE = 4'd0;

assign m_axi_weights_AWID = 1'd0;

assign m_axi_weights_AWLEN = 32'd0;

assign m_axi_weights_AWLOCK = 2'd0;

assign m_axi_weights_AWPROT = 3'd0;

assign m_axi_weights_AWQOS = 4'd0;

assign m_axi_weights_AWREGION = 4'd0;

assign m_axi_weights_AWSIZE = 3'd0;

assign m_axi_weights_AWUSER = 1'd0;

assign m_axi_weights_AWVALID = 1'b0;

assign m_axi_weights_BREADY = 1'b0;

assign m_axi_weights_WDATA = 256'd0;

assign m_axi_weights_WID = 1'd0;

assign m_axi_weights_WLAST = 1'b0;

assign m_axi_weights_WSTRB = 32'd0;

assign m_axi_weights_WUSER = 1'd0;

assign m_axi_weights_WVALID = 1'b0;

assign patch_base_fu_125_p2 = (shl_ln_i_fu_117_p3 | 7'd1);

assign patches31_address0 = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_patches31_address0;

assign patches31_ce0 = grp_patch_embed_output_Pipeline_ln147_for_each_patch_x_ln149_for_block_dim_fu_100_patches31_ce0;

assign select_ln813_fu_202_p3 = ((icmp_ln813_fu_195_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign sext_ln147_1_fu_181_p1 = $signed(trunc_ln_i_reg_225);

assign sext_ln147_fu_161_p1 = $signed(sub_ln147_fu_155_p2);

assign shl_ln147_1_i_fu_143_p3 = {{patch_base_fu_125_p2}, {8'd0}};

assign shl_ln3_i_fu_131_p3 = {{patch_base_fu_125_p2}, {10'd0}};

assign shl_ln4_i_fu_211_p3 = {{empty_191_fu_191_p1}, {3'd0}};

assign shl_ln_i_fu_117_p3 = {{y_block}, {4'd0}};

assign sub_ln147_fu_155_p2 = (zext_ln147_fu_139_p1 - zext_ln147_1_fu_151_p1);

assign zext_ln147_1_fu_151_p1 = shl_ln147_1_i_fu_143_p3;

assign zext_ln147_fu_139_p1 = shl_ln3_i_fu_131_p3;

always @ (posedge ap_clk) begin
    patch_base_reg_220[3:0] <= 4'b0001;
    shl_ln4_i_reg_251[2:0] <= 3'b000;
end

endmodule //ViT_act_patch_embed_output
