// Seed: 1087822529
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2
);
  assign id_4[1] = 1'd0 < id_1;
  assign module_1.type_13 = 0;
  wire id_5;
  wire id_6;
  wire id_7;
  reg  id_8;
  initial id_8 = #1 1;
  assign id_5 = id_7;
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    output tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    output wor id_7,
    input tri0 id_8
);
  wire id_10;
  tri0 id_11 = id_6;
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_8
  );
endmodule
