Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 28 17:41:43 2022
| Host         : DESKTOP-S79IPIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (156)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (156)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: PWM/f_disp_o_reg[10]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: PWM/f_disp_o_reg[11]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: PWM/f_disp_o_reg[12]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: PWM/f_disp_o_reg[13]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: PWM/f_disp_o_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: PWM/f_disp_o_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: PWM/f_disp_o_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: PWM/f_disp_o_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: PWM/f_disp_o_reg[6]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: PWM/f_disp_o_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: PWM/f_disp_o_reg[8]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: PWM/f_disp_o_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.144        0.000                      0                  334        0.223        0.000                      0                  334        4.500        0.000                       0                   174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.144        0.000                      0                  334        0.223        0.000                      0                  334        4.500        0.000                       0                   174  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 PWM/clk_loop_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/cnt_local_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 1.831ns (34.632%)  route 3.456ns (65.368%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.639     5.191    PWM/CLK
    SLICE_X2Y42          FDRE                                         r  PWM/clk_loop_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  PWM/clk_loop_reg[3]/Q
                         net (fo=1, routed)           1.230     6.939    PWM/clk_loop_reg_n_0_[3]
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  PWM/cnt_local0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.063    PWM/cnt_local0_carry_i_3_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.596 r  PWM/cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.596    PWM/cnt_local0_carry_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  PWM/cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.713    PWM/cnt_local0_carry__0_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.942 f  PWM/cnt_local0_carry__1/CO[2]
                         net (fo=66, routed)          0.997     8.939    PWM/cnt_local0_carry__1_n_1
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.310     9.249 r  PWM/cnt_local[30]_i_1/O
                         net (fo=31, routed)          1.229    10.478    PWM/cnt_local[30]_i_1_n_0
    SLICE_X11Y48         FDRE                                         r  PWM/cnt_local_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.455    14.827    PWM/CLK
    SLICE_X11Y48         FDRE                                         r  PWM/cnt_local_reg[22]/C
                         clock pessimism              0.259    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X11Y48         FDRE (Setup_fdre_C_R)       -0.429    14.621    PWM/cnt_local_reg[22]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 PWM/clk_loop_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/cnt_local_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 1.831ns (34.632%)  route 3.456ns (65.368%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.639     5.191    PWM/CLK
    SLICE_X2Y42          FDRE                                         r  PWM/clk_loop_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  PWM/clk_loop_reg[3]/Q
                         net (fo=1, routed)           1.230     6.939    PWM/clk_loop_reg_n_0_[3]
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  PWM/cnt_local0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.063    PWM/cnt_local0_carry_i_3_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.596 r  PWM/cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.596    PWM/cnt_local0_carry_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  PWM/cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.713    PWM/cnt_local0_carry__0_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.942 f  PWM/cnt_local0_carry__1/CO[2]
                         net (fo=66, routed)          0.997     8.939    PWM/cnt_local0_carry__1_n_1
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.310     9.249 r  PWM/cnt_local[30]_i_1/O
                         net (fo=31, routed)          1.229    10.478    PWM/cnt_local[30]_i_1_n_0
    SLICE_X11Y48         FDRE                                         r  PWM/cnt_local_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.455    14.827    PWM/CLK
    SLICE_X11Y48         FDRE                                         r  PWM/cnt_local_reg[24]/C
                         clock pessimism              0.259    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X11Y48         FDRE (Setup_fdre_C_R)       -0.429    14.621    PWM/cnt_local_reg[24]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 PWM/clk_loop_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/cnt_local_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 1.831ns (34.632%)  route 3.456ns (65.368%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.639     5.191    PWM/CLK
    SLICE_X2Y42          FDRE                                         r  PWM/clk_loop_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  PWM/clk_loop_reg[3]/Q
                         net (fo=1, routed)           1.230     6.939    PWM/clk_loop_reg_n_0_[3]
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  PWM/cnt_local0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.063    PWM/cnt_local0_carry_i_3_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.596 r  PWM/cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.596    PWM/cnt_local0_carry_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  PWM/cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.713    PWM/cnt_local0_carry__0_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.942 f  PWM/cnt_local0_carry__1/CO[2]
                         net (fo=66, routed)          0.997     8.939    PWM/cnt_local0_carry__1_n_1
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.310     9.249 r  PWM/cnt_local[30]_i_1/O
                         net (fo=31, routed)          1.229    10.478    PWM/cnt_local[30]_i_1_n_0
    SLICE_X11Y48         FDRE                                         r  PWM/cnt_local_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.455    14.827    PWM/CLK
    SLICE_X11Y48         FDRE                                         r  PWM/cnt_local_reg[30]/C
                         clock pessimism              0.259    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X11Y48         FDRE (Setup_fdre_C_R)       -0.429    14.621    PWM/cnt_local_reg[30]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 PWM/clk_loop_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/cnt_local_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.831ns (35.626%)  route 3.309ns (64.374%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.639     5.191    PWM/CLK
    SLICE_X2Y42          FDRE                                         r  PWM/clk_loop_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  PWM/clk_loop_reg[3]/Q
                         net (fo=1, routed)           1.230     6.939    PWM/clk_loop_reg_n_0_[3]
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  PWM/cnt_local0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.063    PWM/cnt_local0_carry_i_3_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.596 r  PWM/cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.596    PWM/cnt_local0_carry_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  PWM/cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.713    PWM/cnt_local0_carry__0_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.942 f  PWM/cnt_local0_carry__1/CO[2]
                         net (fo=66, routed)          0.997     8.939    PWM/cnt_local0_carry__1_n_1
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.310     9.249 r  PWM/cnt_local[30]_i_1/O
                         net (fo=31, routed)          1.081    10.330    PWM/cnt_local[30]_i_1_n_0
    SLICE_X11Y49         FDRE                                         r  PWM/cnt_local_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.455    14.827    PWM/CLK
    SLICE_X11Y49         FDRE                                         r  PWM/cnt_local_reg[26]/C
                         clock pessimism              0.259    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X11Y49         FDRE (Setup_fdre_C_R)       -0.429    14.621    PWM/cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 PWM/clk_loop_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/cnt_local_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.831ns (35.626%)  route 3.309ns (64.374%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.639     5.191    PWM/CLK
    SLICE_X2Y42          FDRE                                         r  PWM/clk_loop_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  PWM/clk_loop_reg[3]/Q
                         net (fo=1, routed)           1.230     6.939    PWM/clk_loop_reg_n_0_[3]
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  PWM/cnt_local0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.063    PWM/cnt_local0_carry_i_3_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.596 r  PWM/cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.596    PWM/cnt_local0_carry_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  PWM/cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.713    PWM/cnt_local0_carry__0_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.942 f  PWM/cnt_local0_carry__1/CO[2]
                         net (fo=66, routed)          0.997     8.939    PWM/cnt_local0_carry__1_n_1
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.310     9.249 r  PWM/cnt_local[30]_i_1/O
                         net (fo=31, routed)          1.081    10.330    PWM/cnt_local[30]_i_1_n_0
    SLICE_X11Y49         FDRE                                         r  PWM/cnt_local_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.455    14.827    PWM/CLK
    SLICE_X11Y49         FDRE                                         r  PWM/cnt_local_reg[27]/C
                         clock pessimism              0.259    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X11Y49         FDRE (Setup_fdre_C_R)       -0.429    14.621    PWM/cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 PWM/clk_loop_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/cnt_local_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.831ns (35.626%)  route 3.309ns (64.374%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.639     5.191    PWM/CLK
    SLICE_X2Y42          FDRE                                         r  PWM/clk_loop_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  PWM/clk_loop_reg[3]/Q
                         net (fo=1, routed)           1.230     6.939    PWM/clk_loop_reg_n_0_[3]
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  PWM/cnt_local0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.063    PWM/cnt_local0_carry_i_3_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.596 r  PWM/cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.596    PWM/cnt_local0_carry_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  PWM/cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.713    PWM/cnt_local0_carry__0_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.942 f  PWM/cnt_local0_carry__1/CO[2]
                         net (fo=66, routed)          0.997     8.939    PWM/cnt_local0_carry__1_n_1
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.310     9.249 r  PWM/cnt_local[30]_i_1/O
                         net (fo=31, routed)          1.081    10.330    PWM/cnt_local[30]_i_1_n_0
    SLICE_X11Y49         FDRE                                         r  PWM/cnt_local_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.455    14.827    PWM/CLK
    SLICE_X11Y49         FDRE                                         r  PWM/cnt_local_reg[28]/C
                         clock pessimism              0.259    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X11Y49         FDRE (Setup_fdre_C_R)       -0.429    14.621    PWM/cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 PWM/clk_loop_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/cnt_local_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.831ns (35.626%)  route 3.309ns (64.374%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.639     5.191    PWM/CLK
    SLICE_X2Y42          FDRE                                         r  PWM/clk_loop_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  PWM/clk_loop_reg[3]/Q
                         net (fo=1, routed)           1.230     6.939    PWM/clk_loop_reg_n_0_[3]
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  PWM/cnt_local0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.063    PWM/cnt_local0_carry_i_3_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.596 r  PWM/cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.596    PWM/cnt_local0_carry_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  PWM/cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.713    PWM/cnt_local0_carry__0_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.942 f  PWM/cnt_local0_carry__1/CO[2]
                         net (fo=66, routed)          0.997     8.939    PWM/cnt_local0_carry__1_n_1
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.310     9.249 r  PWM/cnt_local[30]_i_1/O
                         net (fo=31, routed)          1.081    10.330    PWM/cnt_local[30]_i_1_n_0
    SLICE_X11Y49         FDRE                                         r  PWM/cnt_local_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.455    14.827    PWM/CLK
    SLICE_X11Y49         FDRE                                         r  PWM/cnt_local_reg[29]/C
                         clock pessimism              0.259    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X11Y49         FDRE (Setup_fdre_C_R)       -0.429    14.621    PWM/cnt_local_reg[29]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 PWM/clk_loop_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.831ns (35.735%)  route 3.293ns (64.265%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.639     5.191    PWM/CLK
    SLICE_X2Y42          FDRE                                         r  PWM/clk_loop_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  PWM/clk_loop_reg[3]/Q
                         net (fo=1, routed)           1.230     6.939    PWM/clk_loop_reg_n_0_[3]
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  PWM/cnt_local0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.063    PWM/cnt_local0_carry_i_3_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.596 r  PWM/cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.596    PWM/cnt_local0_carry_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  PWM/cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.713    PWM/cnt_local0_carry__0_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.942 f  PWM/cnt_local0_carry__1/CO[2]
                         net (fo=66, routed)          0.997     8.939    PWM/cnt_local0_carry__1_n_1
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.310     9.249 r  PWM/cnt_local[30]_i_1/O
                         net (fo=31, routed)          1.066    10.315    PWM/cnt_local[30]_i_1_n_0
    SLICE_X11Y43         FDRE                                         r  PWM/cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.454    14.826    PWM/CLK
    SLICE_X11Y43         FDRE                                         r  PWM/cnt_local_reg[0]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X11Y43         FDRE (Setup_fdre_C_R)       -0.429    14.620    PWM/cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 PWM/clk_loop_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.831ns (35.735%)  route 3.293ns (64.265%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.639     5.191    PWM/CLK
    SLICE_X2Y42          FDRE                                         r  PWM/clk_loop_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  PWM/clk_loop_reg[3]/Q
                         net (fo=1, routed)           1.230     6.939    PWM/clk_loop_reg_n_0_[3]
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  PWM/cnt_local0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.063    PWM/cnt_local0_carry_i_3_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.596 r  PWM/cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.596    PWM/cnt_local0_carry_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  PWM/cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.713    PWM/cnt_local0_carry__0_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.942 f  PWM/cnt_local0_carry__1/CO[2]
                         net (fo=66, routed)          0.997     8.939    PWM/cnt_local0_carry__1_n_1
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.310     9.249 r  PWM/cnt_local[30]_i_1/O
                         net (fo=31, routed)          1.066    10.315    PWM/cnt_local[30]_i_1_n_0
    SLICE_X11Y43         FDRE                                         r  PWM/cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.454    14.826    PWM/CLK
    SLICE_X11Y43         FDRE                                         r  PWM/cnt_local_reg[1]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X11Y43         FDRE (Setup_fdre_C_R)       -0.429    14.620    PWM/cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 PWM/clk_loop_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.831ns (35.735%)  route 3.293ns (64.265%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.639     5.191    PWM/CLK
    SLICE_X2Y42          FDRE                                         r  PWM/clk_loop_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  PWM/clk_loop_reg[3]/Q
                         net (fo=1, routed)           1.230     6.939    PWM/clk_loop_reg_n_0_[3]
    SLICE_X2Y44          LUT6 (Prop_lut6_I1_O)        0.124     7.063 r  PWM/cnt_local0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.063    PWM/cnt_local0_carry_i_3_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.596 r  PWM/cnt_local0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.596    PWM/cnt_local0_carry_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  PWM/cnt_local0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.713    PWM/cnt_local0_carry__0_n_0
    SLICE_X2Y46          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.942 f  PWM/cnt_local0_carry__1/CO[2]
                         net (fo=66, routed)          0.997     8.939    PWM/cnt_local0_carry__1_n_1
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.310     9.249 r  PWM/cnt_local[30]_i_1/O
                         net (fo=31, routed)          1.066    10.315    PWM/cnt_local[30]_i_1_n_0
    SLICE_X11Y43         FDRE                                         r  PWM/cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         1.454    14.826    PWM/CLK
    SLICE_X11Y43         FDRE                                         r  PWM/cnt_local_reg[3]/C
                         clock pessimism              0.259    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X11Y43         FDRE (Setup_fdre_C_R)       -0.429    14.620    PWM/cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  4.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 bin_cnt0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/f_disp_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.030%)  route 0.154ns (44.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.595     1.508    bin_cnt0/CLK
    SLICE_X5Y43          FDRE                                         r  bin_cnt0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bin_cnt0/s_cnt_local_reg[0]/Q
                         net (fo=29, routed)          0.154     1.804    bin_cnt0/s_cnt[0]
    SLICE_X4Y43          LUT4 (Prop_lut4_I2_O)        0.048     1.852 r  bin_cnt0/f_disp_o[9]_i_1/O
                         net (fo=1, routed)           0.000     1.852    PWM/f_disp_o_reg[13]_1[7]
    SLICE_X4Y43          FDRE                                         r  PWM/f_disp_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.866     2.024    PWM/CLK
    SLICE_X4Y43          FDRE                                         r  PWM/f_disp_o_reg[9]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.107     1.628    PWM/f_disp_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 bin_cnt0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/f_disp_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.190ns (55.001%)  route 0.155ns (44.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.595     1.508    bin_cnt0/CLK
    SLICE_X5Y43          FDRE                                         r  bin_cnt0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bin_cnt0/s_cnt_local_reg[0]/Q
                         net (fo=29, routed)          0.155     1.805    bin_cnt0/s_cnt[0]
    SLICE_X4Y43          LUT4 (Prop_lut4_I1_O)        0.049     1.854 r  bin_cnt0/f_disp_o[4]_i_1/O
                         net (fo=1, routed)           0.000     1.854    PWM/f_disp_o_reg[13]_1[2]
    SLICE_X4Y43          FDRE                                         r  PWM/f_disp_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.866     2.024    PWM/CLK
    SLICE_X4Y43          FDRE                                         r  PWM/f_disp_o_reg[4]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.107     1.628    PWM/f_disp_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 bin_cnt0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/clk_loop_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.595     1.508    bin_cnt0/CLK
    SLICE_X5Y43          FDRE                                         r  bin_cnt0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  bin_cnt0/s_cnt_local_reg[0]/Q
                         net (fo=29, routed)          0.154     1.804    bin_cnt0/s_cnt[0]
    SLICE_X4Y43          LUT4 (Prop_lut4_I0_O)        0.045     1.849 r  bin_cnt0/clk_loop[6]_i_1/O
                         net (fo=1, routed)           0.000     1.849    PWM/D[6]
    SLICE_X4Y43          FDRE                                         r  PWM/clk_loop_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.866     2.024    PWM/CLK
    SLICE_X4Y43          FDRE                                         r  PWM/clk_loop_reg[6]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.091     1.612    PWM/clk_loop_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 bin_cnt0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/clk_loop_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.595     1.508    bin_cnt0/CLK
    SLICE_X5Y43          FDRE                                         r  bin_cnt0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.649 f  bin_cnt0/s_cnt_local_reg[0]/Q
                         net (fo=29, routed)          0.155     1.805    bin_cnt0/s_cnt[0]
    SLICE_X4Y43          LUT4 (Prop_lut4_I3_O)        0.045     1.850 r  bin_cnt0/clk_loop[7]_i_1/O
                         net (fo=1, routed)           0.000     1.850    PWM/D[7]
    SLICE_X4Y43          FDRE                                         r  PWM/clk_loop_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.866     2.024    PWM/CLK
    SLICE_X4Y43          FDRE                                         r  PWM/clk_loop_reg[7]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.092     1.613    PWM/clk_loop_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 driver_seg_4/bin_cnt2/s_cnt_local2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/dig_o_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.190ns (50.655%)  route 0.185ns (49.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.596     1.509    driver_seg_4/bin_cnt2/CLK
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/bin_cnt2/s_cnt_local2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  driver_seg_4/bin_cnt2/s_cnt_local2_reg[0]/Q
                         net (fo=16, routed)          0.185     1.835    driver_seg_4/bin_cnt2/s_cnt_local2_reg_n_0_[0]
    SLICE_X1Y38          LUT3 (Prop_lut3_I1_O)        0.049     1.884 r  driver_seg_4/bin_cnt2/dig_o[7]_i_1/O
                         net (fo=1, routed)           0.000     1.884    driver_seg_4/bin_cnt2_n_0
    SLICE_X1Y38          FDSE                                         r  driver_seg_4/dig_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.866     2.024    driver_seg_4/CLK
    SLICE_X1Y38          FDSE                                         r  driver_seg_4/dig_o_reg[7]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X1Y38          FDSE (Hold_fdse_C_D)         0.107     1.631    driver_seg_4/dig_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 bin_cnt0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/clk_loop_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.189ns (44.527%)  route 0.235ns (55.473%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.595     1.508    bin_cnt0/CLK
    SLICE_X5Y43          FDRE                                         r  bin_cnt0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bin_cnt0/s_cnt_local_reg[2]/Q
                         net (fo=28, routed)          0.235     1.885    bin_cnt0/s_cnt[2]
    SLICE_X2Y43          LUT4 (Prop_lut4_I2_O)        0.048     1.933 r  bin_cnt0/clk_loop[4]_i_1/O
                         net (fo=1, routed)           0.000     1.933    PWM/D[4]
    SLICE_X2Y43          FDRE                                         r  PWM/clk_loop_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.868     2.026    PWM/CLK
    SLICE_X2Y43          FDRE                                         r  PWM/clk_loop_reg[4]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.131     1.678    PWM/clk_loop_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 driver_seg_4/bin_cnt2/s_cnt_local2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/bin_cnt2/s_cnt_local2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.596     1.509    driver_seg_4/bin_cnt2/CLK
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/bin_cnt2/s_cnt_local2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_4/bin_cnt2/s_cnt_local2_reg[0]/Q
                         net (fo=16, routed)          0.180     1.831    driver_seg_4/bin_cnt2/s_cnt_local2_reg_n_0_[0]
    SLICE_X1Y40          LUT4 (Prop_lut4_I2_O)        0.042     1.873 r  driver_seg_4/bin_cnt2/s_cnt_local2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.873    driver_seg_4/bin_cnt2/s_cnt_local2[1]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/bin_cnt2/s_cnt_local2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.867     2.025    driver_seg_4/bin_cnt2/CLK
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/bin_cnt2/s_cnt_local2_reg[1]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.107     1.616    driver_seg_4/bin_cnt2/s_cnt_local2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 driver_seg_4/bin_cnt2/s_cnt_local2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/dig_o_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.222%)  route 0.173ns (42.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.596     1.509    driver_seg_4/bin_cnt2/CLK
    SLICE_X1Y40          FDRE                                         r  driver_seg_4/bin_cnt2/s_cnt_local2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.128     1.637 f  driver_seg_4/bin_cnt2/s_cnt_local2_reg[1]/Q
                         net (fo=15, routed)          0.173     1.810    driver_seg_4/bin_cnt2/s_cnt_local2_reg_n_0_[1]
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.103     1.913 r  driver_seg_4/bin_cnt2/dig_o[3]_i_1/O
                         net (fo=1, routed)           0.000     1.913    driver_seg_4/p_0_in[3]
    SLICE_X2Y40          FDSE                                         r  driver_seg_4/dig_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.867     2.025    driver_seg_4/CLK
    SLICE_X2Y40          FDSE                                         r  driver_seg_4/dig_o_reg[3]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X2Y40          FDSE (Hold_fdse_C_D)         0.131     1.656    driver_seg_4/dig_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.595     1.508    clk_en0/CLK
    SLICE_X7Y45          FDRE                                         r  clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.117     1.767    clk_en0/s_cnt_local_reg[19]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  clk_en0/s_cnt_local_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    clk_en0/s_cnt_local_reg[16]_i_1_n_4
    SLICE_X7Y45          FDRE                                         r  clk_en0/s_cnt_local_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.866     2.024    clk_en0/CLK
    SLICE_X7Y45          FDRE                                         r  clk_en0/s_cnt_local_reg[19]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X7Y45          FDRE (Hold_fdre_C_D)         0.105     1.613    clk_en0/s_cnt_local_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_en0/s_cnt_local_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.596     1.509    clk_en0/CLK
    SLICE_X7Y47          FDRE                                         r  clk_en0/s_cnt_local_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  clk_en0/s_cnt_local_reg[27]/Q
                         net (fo=2, routed)           0.117     1.768    clk_en0/s_cnt_local_reg[27]
    SLICE_X7Y47          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  clk_en0/s_cnt_local_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    clk_en0/s_cnt_local_reg[24]_i_1_n_4
    SLICE_X7Y47          FDRE                                         r  clk_en0/s_cnt_local_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=173, routed)         0.867     2.025    clk_en0/CLK
    SLICE_X7Y47          FDRE                                         r  clk_en0/s_cnt_local_reg[27]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.105     1.614    clk_en0/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y45    PWM/PWM_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y43    PWM/cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y45    PWM/cnt_local_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y46    PWM/cnt_local_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y45    PWM/cnt_local_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y46     PWM/cnt_local_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y46     PWM/cnt_local_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y46     PWM/cnt_local_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y46    PWM/cnt_local_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44     PWM/ctn_pwm_loc_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44     PWM/ctn_pwm_loc_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y45     PWM/ctn_pwm_loc_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46     PWM/ctn_pwm_loc_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46     PWM/ctn_pwm_loc_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46     PWM/ctn_pwm_loc_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y47     PWM/ctn_pwm_loc_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y47     PWM/ctn_pwm_loc_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y47     PWM/ctn_pwm_loc_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y47     PWM/ctn_pwm_loc_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42     PWM/ctn_pwm_loc_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44     PWM/ctn_pwm_loc_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44     PWM/ctn_pwm_loc_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y45     PWM/ctn_pwm_loc_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46     PWM/ctn_pwm_loc_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46     PWM/ctn_pwm_loc_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y46     PWM/ctn_pwm_loc_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42     PWM/ctn_pwm_loc_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42     PWM/ctn_pwm_loc_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43     PWM/ctn_pwm_loc_reg[4]/C



