// Seed: 2634014035
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    output wor id_2,
    output supply0 id_3,
    output wor id_4,
    input uwire id_5,
    input wor id_6,
    input uwire id_7,
    input tri1 id_8,
    input supply0 id_9,
    input tri1 id_10,
    output tri1 id_11,
    input wor id_12
);
  supply1 id_14;
  wire id_15, id_16;
  wire id_17;
  module_0(
      id_17,
      id_17,
      id_15,
      id_17,
      id_16,
      id_15,
      id_16,
      id_15,
      id_17,
      id_16,
      id_17,
      id_15,
      id_16,
      id_16,
      id_15,
      id_17,
      id_16,
      id_16
  );
  wor id_18 = id_12;
  assign id_14 = id_6;
endmodule
