{
	"route__net": 239,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 61,
	"route__wirelength__iter:1": 3334,
	"route__drc_errors__iter:2": 6,
	"route__wirelength__iter:2": 3306,
	"route__drc_errors__iter:3": 24,
	"route__wirelength__iter:3": 3317,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 3312,
	"route__drc_errors": 0,
	"route__wirelength": 3312,
	"route__vias": 1355,
	"route__vias__singlecut": 1355,
	"route__vias__multicut": 0,
	"design__io": 54,
	"design__die__area": 6488.6,
	"design__core__area": 4000.09,
	"design__instance__count": 255,
	"design__instance__area": 1825.5,
	"design__instance__count__stdcell": 255,
	"design__instance__area__stdcell": 1825.5,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.456365,
	"design__instance__utilization__stdcell": 0.456365,
	"design__instance__count__class:fill_cell": 46,
	"design__instance__count__class:tap_cell": 50,
	"design__instance__count__class:clock_buffer": 3,
	"design__instance__count__class:timing_repair_buffer": 51,
	"design__instance__count__class:inverter": 3,
	"design__instance__count__class:clock_inverter": 1,
	"design__instance__count__class:sequential_cell": 17,
	"design__instance__count__class:multi_input_combinational_cell": 130,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}