

================================================================
== Vivado HLS Report for 'minver_hwa'
================================================================
* Date:           Thu May  4 21:34:25 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_minver_float
* Solution:       minver_1b_3x3
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     14.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+-----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration |  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency  |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+-----------+-----------+-----------+-------+----------+
        |- Loop 1     |    3|    3|          1|          1|          1|      3|    yes   |
        |- Loop 2     |  139|  474| 139 ~ 156 |          -|          -| 1 ~ 3 |    no    |
        | + Loop 2.1  |    4|    6|          5|          1|          1| 1 ~ 3 |    yes   |
        | + Loop 2.2  |   12|   12|          4|          4|          1|      3|    yes   |
        | + Loop 2.3  |   21|   21|         18|          2|          1|      3|    yes   |
        | + Loop 2.4  |   87|   87|         34|         27|          1|      3|    yes   |
        |- Loop 3     |    ?|    ?|          ?|          -|          -|      3|    no    |
        | + Loop 3.1  |    ?|    ?|         11|         10|          1|      ?|    yes   |
        +-------------+-----+-----+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    494|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|    1472|   1481|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    699|
|Register         |        -|      -|     734|     38|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|    2206|   2712|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |minver_hwa_dcmp_6g8j_U7  |minver_hwa_dcmp_6g8j  |        0|      0|  130|  133|
    |minver_hwa_fcmp_3fYi_U5  |minver_hwa_fcmp_3fYi  |        0|      0|   66|   70|
    |minver_hwa_fcmp_3fYi_U6  |minver_hwa_fcmp_3fYi  |        0|      0|   66|   70|
    |minver_hwa_fdiv_3dEe_U3  |minver_hwa_fdiv_3dEe  |        0|      0|  762|  809|
    |minver_hwa_fmul_3cud_U2  |minver_hwa_fmul_3cud  |        0|      3|  143|  140|
    |minver_hwa_fpext_eOg_U4  |minver_hwa_fpext_eOg  |        0|      0|  100|   54|
    |minver_hwa_fsub_3bkb_U1  |minver_hwa_fsub_3bkb  |        0|      2|  205|  205|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5| 1472| 1481|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------+-----------------+---------+---+----+------+-----+------+-------------+
    | Memory |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------+---------+---+----+------+-----+------+-------------+
    |work_U  |minver_hwa_work  |        1|  0|   0|   500|    2|     1|         1000|
    +--------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total   |                 |        1|  0|   0|   500|    2|     1|         1000|
    +--------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_442_p2          |     +    |      0|  0|   2|           2|           1|
    |i_6_fu_570_p2          |     +    |      0|  0|  32|           1|          32|
    |i_7_fu_1091_p2         |     +    |      0|  0|   2|           2|           1|
    |i_8_fu_920_p2          |     +    |      0|  0|   2|           2|           1|
    |i_9_fu_964_p2          |     +    |      0|  0|   2|           2|           1|
    |j_1_fu_884_p2          |     +    |      0|  0|   2|           2|           1|
    |k_fu_464_p2            |     +    |      0|  0|   2|           2|           1|
    |tmp_12_fu_510_p2       |     +    |      0|  0|   5|           5|           2|
    |tmp_16_fu_521_p2       |     +    |      0|  0|   5|           5|           1|
    |tmp_42_fu_759_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp_58_fu_560_p2       |     +    |      0|  0|   2|           5|           5|
    |tmp_65_fu_1139_p2      |     +    |      0|  0|   2|           5|           5|
    |tmp_66_fu_894_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp_67_fu_904_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp_68_fu_930_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp_71_fu_998_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp_72_fu_1065_p2      |     +    |      0|  0|   5|           1|           5|
    |tmp_73_fu_1075_p2      |     +    |      0|  0|   5|           2|           5|
    |tmp_11_fu_499_p2       |     -    |      0|  0|   5|           5|           5|
    |tmp_37_fu_753_p2       |     -    |      0|  0|   5|           5|           5|
    |tmp_57_fu_554_p2       |     -    |      0|  0|   2|           5|           5|
    |tmp_64_fu_1133_p2      |     -    |      0|  0|   2|           5|           5|
    |tmp_70_fu_992_p2       |     -    |      0|  0|   5|           5|           5|
    |tmp_30_fu_805_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_35_fu_868_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_40_fu_612_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_47_fu_707_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_49_fu_713_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_54_fu_1044_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_1085_p2   |   icmp   |      0|  0|   1|           2|           2|
    |exitcond3_fu_958_p2    |   icmp   |      0|  0|   1|           2|           2|
    |exitcond4_fu_914_p2    |   icmp   |      0|  0|   1|           2|           2|
    |exitcond5_fu_878_p2    |   icmp   |      0|  0|   1|           2|           2|
    |exitcond6_fu_532_p2    |   icmp   |      0|  0|  11|          32|           2|
    |exitcond7_fu_436_p2    |   icmp   |      0|  0|   1|           2|           2|
    |notlhs1_fu_787_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs2_fu_850_p2      |   icmp   |      0|  0|   4|          11|           2|
    |notlhs3_fu_671_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs4_fu_689_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs5_fu_1026_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_594_p2       |   icmp   |      0|  0|   3|           8|           2|
    |notrhs1_fu_793_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs2_fu_856_p2      |   icmp   |      0|  0|  18|          52|           1|
    |notrhs3_fu_677_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs4_fu_695_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs5_fu_1032_p2     |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_600_p2       |   icmp   |      0|  0|   8|          23|           1|
    |tmp_15_fu_970_p2       |   icmp   |      0|  0|   1|           2|           2|
    |tmp_1_fu_874_p2        |   icmp   |      0|  0|  11|          32|          32|
    |tmp_20_1_fu_946_p2     |   icmp   |      0|  0|   1|           2|           1|
    |tmp_20_2_fu_952_p2     |   icmp   |      0|  0|   2|           2|           3|
    |tmp_26_fu_940_p2       |   icmp   |      0|  0|   1|           2|           1|
    |tmp_2_fu_458_p2        |   icmp   |      0|  0|   1|           2|           2|
    |tmp_8_fu_1106_p2       |   icmp   |      0|  0|   1|           2|           2|
    |tmp_20_fu_799_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_33_fu_862_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_38_fu_606_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_45_fu_683_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_46_fu_701_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_52_fu_1038_p2      |    or    |      0|  0|   1|           1|           1|
    |api_fu_821_p3          |  select  |      0|  0|  32|           1|          32|
    |r_2_fu_725_p3          |  select  |      0|  0|  32|           1|          32|
    |w_3_fu_628_p3          |  select  |      0|  0|  32|           1|          32|
    |wmax_1_fu_719_p3       |  select  |      0|  0|  32|           1|          32|
    |f_neg_i1_fu_811_p2     |    xor   |      0|  0|  43|          32|          33|
    |f_neg_i_fu_618_p2      |    xor   |      0|  0|  43|          32|          33|
    |tmp_18_neg_fu_1050_p2  |    xor   |      0|  0|  43|          32|          33|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 494|         502|         423|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |a_Addr_A_orig            |  192|         23|   32|        736|
    |a_Din_A                  |   32|          6|   32|        192|
    |a_WEN_A                  |    4|          2|    4|          8|
    |ap_NS_fsm                |  168|         76|    1|         76|
    |ap_enable_reg_pp1_iter4  |    1|          2|    1|          2|
    |ap_enable_reg_pp3_iter8  |    1|          2|    1|          2|
    |grp_fu_360_p0            |   32|          4|   32|        128|
    |grp_fu_371_p0            |   32|          4|   32|        128|
    |grp_fu_380_opcode        |    5|          3|    5|         15|
    |grp_fu_380_p0            |   32|          3|   32|         96|
    |i_2_phi_fu_330_p4        |    2|          2|    2|          4|
    |i_2_reg_326              |    2|          2|    2|          4|
    |i_3_phi_fu_341_p4        |    2|          2|    2|          4|
    |i_3_reg_337              |    2|          2|    2|          4|
    |i_4_reg_348              |    2|          2|    2|          4|
    |i_5_reg_281              |    2|          2|    2|          4|
    |i_reg_269                |    2|          2|    2|          4|
    |j_reg_315                |    2|          2|    2|          4|
    |r_1_phi_fu_308_p4        |   32|          2|   32|         64|
    |r_1_reg_305              |   32|          2|   32|         64|
    |r_fu_104                 |   32|          2|   32|         64|
    |reg_404                  |    2|          2|    2|          4|
    |wmax_phi_fu_297_p4       |   32|          2|   32|         64|
    |wmax_reg_293             |   32|          2|   32|         64|
    |work_address0            |    9|          6|    9|         54|
    |work_address1            |    9|          5|    9|         45|
    |work_d0                  |    2|          3|    2|          6|
    |work_d1                  |    2|          3|    2|          6|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  699|        170|  372|       1850|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |a_addr_10_reg_1377                           |   4|   0|    4|          0|
    |a_addr_11_reg_1206                           |   4|   0|    4|          0|
    |a_addr_12_reg_1382                           |   4|   0|    4|          0|
    |a_addr_13_reg_1201                           |   4|   0|    4|          0|
    |a_addr_14_reg_1387                           |   4|   0|    4|          0|
    |a_addr_2_reg_1430                            |   4|   0|    4|          0|
    |a_addr_3_reg_1441                            |   2|   0|    4|          2|
    |a_addr_4_reg_1307                            |   4|   0|    4|          0|
    |a_addr_5_reg_1312                            |   4|   0|    4|          0|
    |a_addr_6_reg_1326                            |   4|   0|    4|          0|
    |a_addr_7_reg_1216                            |   2|   0|    4|          2|
    |a_addr_8_reg_1363                            |   4|   0|    4|          0|
    |a_addr_9_reg_1211                            |   4|   0|    4|          0|
    |a_load_12_reg_1392                           |  32|   0|   32|          0|
    |ap_CS_fsm                                    |  75|   0|   75|          0|
    |ap_enable_reg_pp1_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                      |   1|   0|    1|          0|
    |ap_pipeline_reg_pp1_iter3_w_3_reg_1235       |  32|   0|   32|          0|
    |ap_pipeline_reg_pp4_iter1_a_addr_8_reg_1363  |   4|   0|    4|          0|
    |ap_pipeline_reg_pp4_iter1_tmp_15_reg_1352    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp4_iter1_tmp_54_reg_1368    |   1|   0|    1|          0|
    |api_reg_1269                                 |  32|   0|   32|          0|
    |exitcond3_reg_1343                           |   1|   0|    1|          0|
    |exitcond4_reg_1317                           |   1|   0|    1|          0|
    |exitcond6_reg_1221                           |   1|   0|    1|          0|
    |i_2_reg_326                                  |   2|   0|    2|          0|
    |i_3_reg_337                                  |   2|   0|    2|          0|
    |i_4_reg_348                                  |   2|   0|    2|          0|
    |i_5_cast6_reg_1177                           |   2|   0|   32|         30|
    |i_5_reg_281                                  |   2|   0|    2|          0|
    |i_6_reg_1230                                 |  32|   0|   32|          0|
    |i_7_reg_1405                                 |   2|   0|    2|          0|
    |i_8_reg_1321                                 |   2|   0|    2|          0|
    |i_9_reg_1347                                 |   2|   0|    2|          0|
    |i_reg_269                                    |   2|   0|    2|          0|
    |j_1_reg_1302                                 |   2|   0|    2|          0|
    |j_reg_315                                    |   2|   0|    2|          0|
    |k_reg_1172                                   |   2|   0|    2|          0|
    |r_1_reg_305                                  |  32|   0|   32|          0|
    |r_fu_104                                     |  32|   0|   32|          0|
    |r_load_reg_1253                              |  32|   0|   32|          0|
    |reg_398                                      |  32|   0|   32|          0|
    |reg_404                                      |   2|   0|    2|          0|
    |reg_411                                      |  32|   0|   32|          0|
    |reg_419                                      |  32|   0|   32|          0|
    |reg_425                                      |  32|   0|   32|          0|
    |tmp_11_reg_1195                              |   5|   0|    5|          0|
    |tmp_15_reg_1352                              |   1|   0|    1|          0|
    |tmp_19_reg_1397                              |  32|   0|   32|          0|
    |tmp_20_1_reg_1335                            |   1|   0|    1|          0|
    |tmp_20_2_reg_1339                            |   1|   0|    1|          0|
    |tmp_26_reg_1331                              |   1|   0|    1|          0|
    |tmp_2_reg_1168                               |   1|   0|    1|          0|
    |tmp_37_reg_1259                              |   5|   0|    5|          0|
    |tmp_3_cast_reg_1188                          |   2|   0|    5|          3|
    |tmp_3_reg_1183                               |   2|   0|   64|         62|
    |tmp_49_reg_1242                              |   1|   0|    1|          0|
    |tmp_54_reg_1368                              |   1|   0|    1|          0|
    |tmp_5_reg_1274                               |  64|   0|   64|          0|
    |tmp_62_reg_1425                              |   2|   0|    4|          2|
    |tmp_70_reg_1356                              |   5|   0|    5|          0|
    |tmp_8_reg_1421                               |   1|   0|    1|          0|
    |tmp_cast_reg_1410                            |   2|   0|    5|          3|
    |w_3_reg_1235                                 |  32|   0|   32|          0|
    |wmax_reg_293                                 |  32|   0|   32|          0|
    |work_addr_1_reg_1415                         |   2|   0|    9|          7|
    |work_addr_2_reg_1435                         |   2|   0|    9|          7|
    |work_addr_3_reg_1287                         |   2|   0|    9|          7|
    |work_addr_4_reg_1293                         |   9|   0|    9|          0|
    |a_addr_6_reg_1326                            |   0|   4|    4|          0|
    |exitcond4_reg_1317                           |   0|   1|    1|          0|
    |exitcond6_reg_1221                           |   0|   1|    1|          0|
    |r_1_reg_305                                  |   0|  32|   32|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 734|  38|  897|        125|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_done    | out |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_return  | out |   32| ap_ctrl_hs |  minver_hwa  | return value |
|a_Addr_A   | out |   32|    bram    |       a      |     array    |
|a_EN_A     | out |    1|    bram    |       a      |     array    |
|a_WEN_A    | out |    4|    bram    |       a      |     array    |
|a_Din_A    | out |   32|    bram    |       a      |     array    |
|a_Dout_A   |  in |   32|    bram    |       a      |     array    |
|a_Clk_A    | out |    1|    bram    |       a      |     array    |
|a_Rst_A    | out |    1|    bram    |       a      |     array    |
+-----------+-----+-----+------------+--------------+--------------+

