//
// File created by:  ncverilog
// Do not modify this file
//
/home/YuChengWang/Verilog_Classic_Problems/TrafficLight/sim/traffic_light_tb.v
/home/YuChengWang/Verilog_Classic_Problems/TrafficLight/src/traffic_light.v
