#-----------------------------------------------------------
# Vivado v2013.1.0 (64-bit)
# Build 237167 by xbuild on Tue Feb 12 21:40:19 MST 2013
# Start of session at: Sun Feb 17 15:41:07 2013
# Process ID: 16566
# Log file: /home/shep/projects/hotline/vivado/vivado.log
# Journal file: /home/shep/projects/hotline/vivado/vivado.jou
#-----------------------------------------------------------
source "/home/shep/.Xilinx/Vivado/init.tcl"
start_gui
open_project /home/shep/projects/hotline/vivado/hkp1/hkp1.xpr
open_run synth_1 -name netlist_1
create_debug_core u_ila_0 labtools_ila_v2
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
create_debug_core u_ila_1 labtools_ila_v2
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_0/CLK]
connect_debug_port u_ila_0/CLK [get_nets [list ftop/gmac/n_1739_rxClk_BUFR ]]
set_property port_width 1 [get_debug_ports u_ila_1/CLK]
connect_debug_port u_ila_1/CLK [get_nets [list ftop/sys1_clk_O ]]
set_property port_width 1 [get_debug_ports u_ila_0/PROBE0]
connect_debug_port u_ila_0/PROBE0 [get_nets [list ftop/gmac/rxRS_rxOperateS/WILL_FIRE_RL_rxRS_end_frame ]]
set_property port_width 10 [get_debug_ports u_ila_1/PROBE0]
connect_debug_port u_ila_1/PROBE0 [get_nets [list {ftop/l2P/l2TxF/data1_reg[0]} {ftop/l2P/l2TxF/data1_reg[1]} {ftop/l2P/l2TxF/data1_reg[2]} {ftop/l2P/l2TxF/data1_reg[3]} {ftop/l2P/l2TxF/data1_reg[4]} {ftop/l2P/l2TxF/data1_reg[5]} {ftop/l2P/l2TxF/data1_reg[6]} {ftop/l2P/l2TxF/data1_reg[7]} {ftop/l2P/l2TxF/data1_reg[8]} {ftop/l2P/l2TxF/data1_reg[9]} ]]
create_debug_port u_ila_1 PROBE
set_property port_width 10 [get_debug_ports u_ila_1/PROBE1]
connect_debug_port u_ila_1/PROBE1 [get_nets [list {ftop/l2P/l2RxF/dDoutReg[0]} {ftop/l2P/l2RxF/dDoutReg[1]} {ftop/l2P/l2RxF/dDoutReg[2]} {ftop/l2P/l2RxF/dDoutReg[3]} {ftop/l2P/l2RxF/dDoutReg[4]} {ftop/l2P/l2RxF/dDoutReg[5]} {ftop/l2P/l2RxF/dDoutReg[6]} {ftop/l2P/l2RxF/dDoutReg[7]} {ftop/l2P/l2RxF/dDoutReg[8]} {ftop/l2P/l2RxF/dDoutReg[9]} ]]
create_debug_port u_ila_1 PROBE
set_property port_width 3 [get_debug_ports u_ila_1/PROBE2]
connect_debug_port u_ila_1/PROBE2 [get_nets [list {ftop/l2P/egPtr_D_IN[1]} {ftop/l2P/egPtr_D_IN[2]} {ftop/l2P/egPtr_D_IN[3]} ]]
create_debug_port u_ila_1 PROBE
set_property port_width 1 [get_debug_ports u_ila_1/PROBE3]
connect_debug_port u_ila_1/PROBE3 [get_nets [list ftop/crt2axi/crtCmdF/WILL_FIRE_RL_cmd_crh ]]
create_debug_port u_ila_1 PROBE
set_property port_width 1 [get_debug_ports u_ila_1/PROBE4]
connect_debug_port u_ila_1/PROBE4 [get_nets [list ftop/crt2axi/crtCmdF/WILL_FIRE_RL_cmd_nop ]]
create_debug_port u_ila_1 PROBE
set_property port_width 1 [get_debug_ports u_ila_1/PROBE5]
connect_debug_port u_ila_1/PROBE5 [get_nets [list ftop/crt2axi/crtCmdF/WILL_FIRE_RL_cmd_read ]]
create_debug_port u_ila_1 PROBE
set_property port_width 1 [get_debug_ports u_ila_1/PROBE6]
connect_debug_port u_ila_1/PROBE6 [get_nets [list ftop/crt2axi/crtCmdF/WILL_FIRE_RL_cmd_write ]]
create_debug_port u_ila_1 PROBE
set_property port_width 1 [get_debug_ports u_ila_1/PROBE7]
connect_debug_port u_ila_1/PROBE7 [get_nets [list ftop/l2P/igSAF/WILL_FIRE_RL_l2_ingress_header ]]
create_debug_port u_ila_1 PROBE
set_property port_width 1 [get_debug_ports u_ila_1/PROBE8]
connect_debug_port u_ila_1/PROBE8 [get_nets [list ftop/crt2axi/crtRespF/WILL_FIRE_RL_rsp_nop ]]
create_debug_port u_ila_1 PROBE
set_property port_width 1 [get_debug_ports u_ila_1/PROBE9]
connect_debug_port u_ila_1/PROBE9 [get_nets [list ftop/crt2axi/a4l_a4rdResp_fifof/WILL_FIRE_RL_rsp_read ]]
create_debug_port u_ila_1 PROBE
set_property port_width 1 [get_debug_ports u_ila_1/PROBE10]
connect_debug_port u_ila_1/PROBE10 [get_nets [list ftop/crt2axi/a4l_a4wrResp_fifof/WILL_FIRE_RL_rsp_write ]]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
implement_debug_core
reset_run impl_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
close_design
open_run impl_1
launch_impact 
open_hw
