============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Fri Nov 10 16:23:30 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : undeclared symbol 'S_current_id_kp', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(167)
HDL-1007 : undeclared symbol 'S_current_id_ki', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(168)
HDL-1007 : undeclared symbol 'S_id_pi_vd', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(172)
HDL-1007 : undeclared symbol 'S_current_id_fg', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(178)
HDL-1007 : undeclared symbol 'S_id_ff_vd', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(181)
HDL-1007 : undeclared symbol 'S_current_iq_kp', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(196)
HDL-1007 : undeclared symbol 'S_current_iq_ki', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(197)
HDL-1007 : undeclared symbol 'S_iq_pi_vq', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(201)
HDL-1007 : undeclared symbol 'S_current_iq_fg', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(207)
HDL-1007 : undeclared symbol 'S_iq_ff_vq', assumed default net type 'wire' in ../../RTL/foc/foc_top.v(210)
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
HDL-1007 : analyze verilog file ../../feed_forward_controller.v
RUN-1001 : Project manager successfully analyzed 19 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/FOC_Controller_gate.db" in  1.262039s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (38.4%)

RUN-1004 : used memory is 235 MB, reserved memory is 210 MB, peak memory is 238 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (1056 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en to drive 24 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 5435 instances
RUN-0007 : 2001 luts, 2517 seqs, 558 mslices, 304 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6866 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5053 nets have 2 pins
RUN-1001 : 1379 nets have [3 - 5] pins
RUN-1001 : 215 nets have [6 - 10] pins
RUN-1001 : 97 nets have [11 - 20] pins
RUN-1001 : 108 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     99      
RUN-1001 :   No   |  No   |  Yes  |     582     
RUN-1001 :   No   |  Yes  |  No   |     38      
RUN-1001 :   Yes  |  No   |  No   |     65      
RUN-1001 :   Yes  |  No   |  Yes  |    1733     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  54   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 62
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5433 instances, 2001 luts, 2517 seqs, 862 slices, 133 macros(862 instances: 558 mslices 304 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1821 pins
PHY-0007 : Cell area utilization is 63%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 899943
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 63%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 579196, overlap = 89
PHY-3002 : Step(2): len = 536076, overlap = 126.125
PHY-3002 : Step(3): len = 374880, overlap = 154
PHY-3002 : Step(4): len = 333230, overlap = 181.875
PHY-3002 : Step(5): len = 294102, overlap = 187.719
PHY-3002 : Step(6): len = 263068, overlap = 212.188
PHY-3002 : Step(7): len = 240444, overlap = 235.906
PHY-3002 : Step(8): len = 211240, overlap = 239.469
PHY-3002 : Step(9): len = 192651, overlap = 253.75
PHY-3002 : Step(10): len = 178905, overlap = 257.188
PHY-3002 : Step(11): len = 165785, overlap = 272.094
PHY-3002 : Step(12): len = 156933, overlap = 273.062
PHY-3002 : Step(13): len = 149006, overlap = 298.781
PHY-3002 : Step(14): len = 138771, overlap = 320.688
PHY-3002 : Step(15): len = 129314, overlap = 318.031
PHY-3002 : Step(16): len = 123741, overlap = 319.688
PHY-3002 : Step(17): len = 121762, overlap = 328.312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.34222e-06
PHY-3002 : Step(18): len = 118763, overlap = 319.344
PHY-3002 : Step(19): len = 119707, overlap = 322.219
PHY-3002 : Step(20): len = 124559, overlap = 318.594
PHY-3002 : Step(21): len = 131092, overlap = 299.719
PHY-3002 : Step(22): len = 133429, overlap = 276.75
PHY-3002 : Step(23): len = 134188, overlap = 256.062
PHY-3002 : Step(24): len = 129813, overlap = 255.625
PHY-3002 : Step(25): len = 129170, overlap = 256.719
PHY-3002 : Step(26): len = 126197, overlap = 259.594
PHY-3002 : Step(27): len = 124366, overlap = 262.281
PHY-3002 : Step(28): len = 122482, overlap = 259.219
PHY-3002 : Step(29): len = 120559, overlap = 243.375
PHY-3002 : Step(30): len = 120566, overlap = 242.094
PHY-3002 : Step(31): len = 119978, overlap = 233.281
PHY-3002 : Step(32): len = 119415, overlap = 229.875
PHY-3002 : Step(33): len = 119826, overlap = 231.562
PHY-3002 : Step(34): len = 119105, overlap = 235.094
PHY-3002 : Step(35): len = 118486, overlap = 237.781
PHY-3002 : Step(36): len = 118166, overlap = 237.594
PHY-3002 : Step(37): len = 115573, overlap = 233.719
PHY-3002 : Step(38): len = 114982, overlap = 232.844
PHY-3002 : Step(39): len = 113964, overlap = 229.688
PHY-3002 : Step(40): len = 113861, overlap = 223.531
PHY-3002 : Step(41): len = 113947, overlap = 215.656
PHY-3002 : Step(42): len = 112697, overlap = 217.312
PHY-3002 : Step(43): len = 112143, overlap = 214.219
PHY-3002 : Step(44): len = 112013, overlap = 207.938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.06844e-05
PHY-3002 : Step(45): len = 111997, overlap = 208.094
PHY-3002 : Step(46): len = 112549, overlap = 207.938
PHY-3002 : Step(47): len = 112822, overlap = 205.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.72874e-05
PHY-3002 : Step(48): len = 113533, overlap = 204.594
PHY-3002 : Step(49): len = 113641, overlap = 206.688
PHY-3002 : Step(50): len = 115373, overlap = 199.375
PHY-3002 : Step(51): len = 115830, overlap = 199.5
PHY-3002 : Step(52): len = 128850, overlap = 175.531
PHY-3002 : Step(53): len = 137784, overlap = 158.406
PHY-3002 : Step(54): len = 131943, overlap = 160.344
PHY-3002 : Step(55): len = 131214, overlap = 164.812
PHY-3002 : Step(56): len = 130235, overlap = 167.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.18723e-05
PHY-3002 : Step(57): len = 130905, overlap = 167.625
PHY-3002 : Step(58): len = 131755, overlap = 165.688
PHY-3002 : Step(59): len = 133264, overlap = 165.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015539s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 70%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/6866.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 187368, over cnt = 882(7%), over = 5899, worst = 37
PHY-1001 : End global iterations;  0.433605s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (43.2%)

PHY-1001 : Congestion index: top1 = 112.29, top5 = 93.87, top10 = 80.64, top15 = 71.73.
PHY-3001 : End congestion estimation;  0.514268s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (42.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.61269e-06
PHY-3002 : Step(60): len = 150520, overlap = 179.375
PHY-3002 : Step(61): len = 150331, overlap = 193.594
PHY-3002 : Step(62): len = 142020, overlap = 207.344
PHY-3002 : Step(63): len = 137531, overlap = 255.531
PHY-3002 : Step(64): len = 133396, overlap = 271.469
PHY-3002 : Step(65): len = 128159, overlap = 272.844
PHY-3002 : Step(66): len = 124100, overlap = 263.188
PHY-3002 : Step(67): len = 123786, overlap = 268.875
PHY-3002 : Step(68): len = 122719, overlap = 263.5
PHY-3002 : Step(69): len = 120107, overlap = 268.469
PHY-3002 : Step(70): len = 120011, overlap = 269.656
PHY-3002 : Step(71): len = 117156, overlap = 264.781
PHY-3002 : Step(72): len = 116799, overlap = 266.188
PHY-3002 : Step(73): len = 116947, overlap = 262.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.22537e-06
PHY-3002 : Step(74): len = 115728, overlap = 261.375
PHY-3002 : Step(75): len = 116462, overlap = 257.25
PHY-3002 : Step(76): len = 118907, overlap = 252.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.22068e-06
PHY-3002 : Step(77): len = 122202, overlap = 243.562
PHY-3002 : Step(78): len = 126159, overlap = 235
PHY-3002 : Step(79): len = 133965, overlap = 183.781
PHY-3002 : Step(80): len = 134350, overlap = 176.406
PHY-3002 : Step(81): len = 132418, overlap = 174.281
PHY-3002 : Step(82): len = 132616, overlap = 175.031
PHY-3002 : Step(83): len = 130213, overlap = 179.688
PHY-3002 : Step(84): len = 130300, overlap = 180.219
PHY-3002 : Step(85): len = 129632, overlap = 178.375
PHY-3002 : Step(86): len = 130108, overlap = 191.906
PHY-3002 : Step(87): len = 129928, overlap = 178.5
PHY-3002 : Step(88): len = 130528, overlap = 176.406
PHY-3002 : Step(89): len = 130703, overlap = 174.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.24414e-05
PHY-3002 : Step(90): len = 132440, overlap = 163.875
PHY-3002 : Step(91): len = 134010, overlap = 160.781
PHY-3002 : Step(92): len = 137225, overlap = 147.438
PHY-3002 : Step(93): len = 137461, overlap = 141.094
PHY-3002 : Step(94): len = 137827, overlap = 139.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.48827e-05
PHY-3002 : Step(95): len = 141440, overlap = 106.875
PHY-3002 : Step(96): len = 144354, overlap = 95.8125
PHY-3002 : Step(97): len = 147733, overlap = 90.8125
PHY-3002 : Step(98): len = 149650, overlap = 87.625
PHY-3002 : Step(99): len = 147175, overlap = 85.8438
PHY-3002 : Step(100): len = 147655, overlap = 89.0938
PHY-3002 : Step(101): len = 147250, overlap = 86.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.97654e-05
PHY-3002 : Step(102): len = 148620, overlap = 89.4062
PHY-3002 : Step(103): len = 150544, overlap = 86.3438
PHY-3002 : Step(104): len = 153120, overlap = 75.0312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.95309e-05
PHY-3002 : Step(105): len = 154689, overlap = 63.8125
PHY-3002 : Step(106): len = 157881, overlap = 51.25
PHY-3002 : Step(107): len = 159413, overlap = 45.2188
PHY-3002 : Step(108): len = 160558, overlap = 46.2188
PHY-3002 : Step(109): len = 160639, overlap = 39.4062
PHY-3002 : Step(110): len = 159649, overlap = 37.4062
PHY-3002 : Step(111): len = 158374, overlap = 40.9062
PHY-3002 : Step(112): len = 157988, overlap = 43.0625
PHY-3002 : Step(113): len = 156777, overlap = 50.8125
PHY-3002 : Step(114): len = 156495, overlap = 51.1562
PHY-3002 : Step(115): len = 155968, overlap = 53.1875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000196777
PHY-3002 : Step(116): len = 158405, overlap = 50.7188
PHY-3002 : Step(117): len = 161641, overlap = 48.5312
PHY-3002 : Step(118): len = 162769, overlap = 49.6562
PHY-3002 : Step(119): len = 163037, overlap = 43.2188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000393554
PHY-3002 : Step(120): len = 164137, overlap = 42.4375
PHY-3002 : Step(121): len = 166330, overlap = 41.7812
PHY-3002 : Step(122): len = 169864, overlap = 38.6562
PHY-3002 : Step(123): len = 172114, overlap = 36.2812
PHY-3002 : Step(124): len = 172610, overlap = 37.5
PHY-3002 : Step(125): len = 172128, overlap = 36.4375
PHY-3002 : Step(126): len = 171515, overlap = 36.1875
PHY-3002 : Step(127): len = 170380, overlap = 37.4375
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 70%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 25/6866.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 196336, over cnt = 913(8%), over = 4614, worst = 38
PHY-1001 : End global iterations;  0.459813s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (23.8%)

PHY-1001 : Congestion index: top1 = 83.89, top5 = 66.78, top10 = 58.72, top15 = 53.73.
PHY-3001 : End congestion estimation;  0.544480s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (20.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.47731e-05
PHY-3002 : Step(128): len = 170929, overlap = 207.875
PHY-3002 : Step(129): len = 171126, overlap = 174.531
PHY-3002 : Step(130): len = 165490, overlap = 180.406
PHY-3002 : Step(131): len = 164591, overlap = 177.031
PHY-3002 : Step(132): len = 162110, overlap = 177.188
PHY-3002 : Step(133): len = 158201, overlap = 182.406
PHY-3002 : Step(134): len = 153371, overlap = 194.031
PHY-3002 : Step(135): len = 151440, overlap = 193.594
PHY-3002 : Step(136): len = 148099, overlap = 186.719
PHY-3002 : Step(137): len = 147391, overlap = 197.125
PHY-3002 : Step(138): len = 145770, overlap = 195.531
PHY-3002 : Step(139): len = 143941, overlap = 201.594
PHY-3002 : Step(140): len = 143259, overlap = 206.375
PHY-3002 : Step(141): len = 142456, overlap = 211.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.95462e-05
PHY-3002 : Step(142): len = 143788, overlap = 200.312
PHY-3002 : Step(143): len = 145738, overlap = 184.844
PHY-3002 : Step(144): len = 146869, overlap = 183.344
PHY-3002 : Step(145): len = 147131, overlap = 178.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000179092
PHY-3002 : Step(146): len = 148056, overlap = 175.781
PHY-3002 : Step(147): len = 149416, overlap = 167.219
PHY-3002 : Step(148): len = 151160, overlap = 157.25
PHY-3002 : Step(149): len = 152256, overlap = 151.906
PHY-3002 : Step(150): len = 153191, overlap = 149.344
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000318728
PHY-3002 : Step(151): len = 154554, overlap = 147.625
PHY-3002 : Step(152): len = 155226, overlap = 148.906
PHY-3002 : Step(153): len = 156167, overlap = 139.031
PHY-3002 : Step(154): len = 156840, overlap = 135.188
PHY-3002 : Step(155): len = 157570, overlap = 136.938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000515703
PHY-3002 : Step(156): len = 158501, overlap = 134.562
PHY-3002 : Step(157): len = 159090, overlap = 134.625
PHY-3002 : Step(158): len = 159312, overlap = 132.906
PHY-3002 : Step(159): len = 160043, overlap = 128.062
PHY-3002 : Step(160): len = 161957, overlap = 126.875
PHY-3002 : Step(161): len = 163507, overlap = 122.531
PHY-3002 : Step(162): len = 163895, overlap = 117.75
PHY-3002 : Step(163): len = 164460, overlap = 118.312
PHY-3002 : Step(164): len = 164768, overlap = 115.094
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000943233
PHY-3002 : Step(165): len = 165185, overlap = 114.375
PHY-3002 : Step(166): len = 166104, overlap = 116.812
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 116.81 peak overflow 1.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 223/6866.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 199512, over cnt = 1109(10%), over = 4450, worst = 28
PHY-1001 : End global iterations;  0.496833s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (44.0%)

PHY-1001 : Congestion index: top1 = 75.69, top5 = 60.03, top10 = 54.23, top15 = 50.45.
PHY-1001 : End incremental global routing;  0.576265s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (40.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 27626, tnet num: 6864, tinst num: 5433, tnode num: 36975, tedge num: 46537.
TMR-2508 : Levelizing timing graph completed, there are 65 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.625515s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (45.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.329718s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (41.1%)

OPT-1001 : Current memory(MB): used = 330, reserve = 306, peak = 330.
OPT-1001 : End physical optimization;  1.392483s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (39.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2001 LUT to BLE ...
SYN-4008 : Packed 2001 LUT and 701 SEQ to BLE.
SYN-4003 : Packing 1816 remaining SEQ's ...
SYN-4005 : Packed 1284 SEQ with LUT/SLICE
SYN-4006 : 196 single LUT's are left
SYN-4006 : 532 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2533/3520 primitive instances ...
PHY-3001 : End packing;  0.365536s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (25.6%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 2328 instances
RUN-1001 : 1137 mslices, 1136 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6261 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4484 nets have 2 pins
RUN-1001 : 1342 nets have [3 - 5] pins
RUN-1001 : 226 nets have [6 - 10] pins
RUN-1001 : 100 nets have [11 - 20] pins
RUN-1001 : 95 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 2326 instances, 2273 slices, 133 macros(862 instances: 558 mslices 304 lslices)
PHY-3001 : Huge net I_rstn_dup_3 with 1057 pins
PHY-3001 : Cell area utilization is 82%
PHY-3001 : After packing: Len = 171777, Over = 176.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3133/6261.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 209952, over cnt = 1037(9%), over = 2937, worst = 23
PHY-1002 : len = 225592, over cnt = 753(6%), over = 1472, worst = 12
PHY-1002 : len = 240728, over cnt = 203(1%), over = 350, worst = 12
PHY-1002 : len = 246208, over cnt = 20(0%), over = 20, worst = 1
PHY-1002 : len = 248080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.144799s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (30.0%)

PHY-1001 : Congestion index: top1 = 61.60, top5 = 55.18, top10 = 51.54, top15 = 49.06.
PHY-3001 : End congestion estimation;  1.243998s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (28.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.36629e-05
PHY-3002 : Step(167): len = 157787, overlap = 194
PHY-3002 : Step(168): len = 156033, overlap = 206
PHY-3002 : Step(169): len = 153608, overlap = 203
PHY-3002 : Step(170): len = 152183, overlap = 205.5
PHY-3002 : Step(171): len = 151102, overlap = 204.25
PHY-3002 : Step(172): len = 149490, overlap = 206
PHY-3002 : Step(173): len = 148346, overlap = 202.75
PHY-3002 : Step(174): len = 147418, overlap = 205
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.73259e-05
PHY-3002 : Step(175): len = 150897, overlap = 196.75
PHY-3002 : Step(176): len = 153221, overlap = 196
PHY-3002 : Step(177): len = 155322, overlap = 188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.46518e-05
PHY-3002 : Step(178): len = 157815, overlap = 179.25
PHY-3002 : Step(179): len = 159763, overlap = 173.5
PHY-3002 : Step(180): len = 162553, overlap = 159.75
PHY-3002 : Step(181): len = 164485, overlap = 152.75
PHY-3002 : Step(182): len = 165359, overlap = 150
PHY-3002 : Step(183): len = 165420, overlap = 153.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000189304
PHY-3002 : Step(184): len = 167473, overlap = 148.25
PHY-3002 : Step(185): len = 170229, overlap = 143.75
PHY-3002 : Step(186): len = 172157, overlap = 138.75
PHY-3002 : Step(187): len = 172368, overlap = 134.25
PHY-3002 : Step(188): len = 172577, overlap = 141.75
PHY-3002 : Step(189): len = 173236, overlap = 143.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.458549s wall, 0.093750s user + 0.125000s system = 0.218750s CPU (47.7%)

PHY-3001 : Trial Legalized: Len = 235973
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 382/6261.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 283160, over cnt = 1115(10%), over = 1966, worst = 8
PHY-1002 : len = 291672, over cnt = 777(7%), over = 1111, worst = 7
PHY-1002 : len = 303352, over cnt = 311(2%), over = 386, worst = 5
PHY-1002 : len = 310472, over cnt = 26(0%), over = 26, worst = 1
PHY-1002 : len = 312776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.359533s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (32.2%)

PHY-1001 : Congestion index: top1 = 64.65, top5 = 60.90, top10 = 57.72, top15 = 55.18.
PHY-3001 : End congestion estimation;  1.475915s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (30.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000116972
PHY-3002 : Step(190): len = 202431, overlap = 119.75
PHY-3002 : Step(191): len = 199479, overlap = 121.25
PHY-3002 : Step(192): len = 192154, overlap = 110.25
PHY-3002 : Step(193): len = 188351, overlap = 108.5
PHY-3002 : Step(194): len = 185963, overlap = 99.75
PHY-3002 : Step(195): len = 184377, overlap = 96.25
PHY-3002 : Step(196): len = 182429, overlap = 98.75
PHY-3002 : Step(197): len = 181348, overlap = 100.75
PHY-3002 : Step(198): len = 180703, overlap = 101.25
PHY-3002 : Step(199): len = 180445, overlap = 101.25
PHY-3002 : Step(200): len = 180127, overlap = 101.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000233944
PHY-3002 : Step(201): len = 181508, overlap = 96.75
PHY-3002 : Step(202): len = 183170, overlap = 95
PHY-3002 : Step(203): len = 184421, overlap = 93.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000467888
PHY-3002 : Step(204): len = 185302, overlap = 89.5
PHY-3002 : Step(205): len = 186826, overlap = 89.5
PHY-3002 : Step(206): len = 188233, overlap = 85.25
PHY-3002 : Step(207): len = 189672, overlap = 84.25
PHY-3002 : Step(208): len = 190896, overlap = 85
PHY-3002 : Step(209): len = 191786, overlap = 87.25
PHY-3002 : Step(210): len = 191805, overlap = 87.75
PHY-3002 : Step(211): len = 191815, overlap = 87.5
PHY-3002 : Step(212): len = 191964, overlap = 84.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000757044
PHY-3002 : Step(213): len = 192829, overlap = 84
PHY-3002 : Step(214): len = 194026, overlap = 84.25
PHY-3002 : Step(215): len = 195506, overlap = 80
PHY-3002 : Step(216): len = 197338, overlap = 75.25
PHY-3002 : Step(217): len = 199115, overlap = 72.75
PHY-3002 : Step(218): len = 199328, overlap = 73.75
PHY-3002 : Step(219): len = 199464, overlap = 74.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0012249
PHY-3002 : Step(220): len = 199951, overlap = 71.5
PHY-3002 : Step(221): len = 201107, overlap = 73.5
PHY-3002 : Step(222): len = 203742, overlap = 70.5
PHY-3002 : Step(223): len = 204735, overlap = 67.25
PHY-3002 : Step(224): len = 205037, overlap = 68
PHY-3002 : Step(225): len = 205681, overlap = 69
PHY-3002 : Step(226): len = 206638, overlap = 68.5
PHY-3002 : Step(227): len = 207464, overlap = 68.25
PHY-3002 : Step(228): len = 208104, overlap = 67.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006280s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 214460, Over = 0
PHY-3001 : Spreading special nets. 42 overflows in 930 tiles.
PHY-3001 : End spreading;  0.021368s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 64 instances has been re-located, deltaX = 25, deltaY = 36, maxDist = 2.
PHY-3001 : Final: Len = 215524, Over = 0
RUN-1003 : finish command "place" in  15.468421s wall, 5.140625s user + 0.703125s system = 5.843750s CPU (37.8%)

RUN-1004 : used memory is 303 MB, reserved memory is 279 MB, peak memory is 331 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_place.db" in  1.215440s wall, 0.921875s user + 0.046875s system = 0.968750s CPU (79.7%)

RUN-1004 : used memory is 298 MB, reserved memory is 276 MB, peak memory is 375 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 2328 instances
RUN-1001 : 1137 mslices, 1136 lslices, 27 pads, 11 brams, 10 dsps
RUN-1001 : There are total 6261 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 4484 nets have 2 pins
RUN-1001 : 1342 nets have [3 - 5] pins
RUN-1001 : 226 nets have [6 - 10] pins
RUN-1001 : 100 nets have [11 - 20] pins
RUN-1001 : 95 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 23663, tnet num: 6259, tinst num: 2326, tnode num: 30175, tedge num: 41242.
TMR-2508 : Levelizing timing graph completed, there are 63 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1137 mslices, 1136 lslices, 27 pads, 11 brams, 10 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6259 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 2984 clock pins, and constraint 6510 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 257232, over cnt = 1001(9%), over = 1748, worst = 9
PHY-1002 : len = 265608, over cnt = 642(5%), over = 936, worst = 7
PHY-1002 : len = 276368, over cnt = 240(2%), over = 297, worst = 7
PHY-1002 : len = 281648, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 282784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.219947s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (38.4%)

PHY-1001 : Congestion index: top1 = 56.88, top5 = 53.17, top10 = 50.76, top15 = 48.71.
PHY-1001 : End global routing;  1.335853s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (42.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 383, reserve = 361, peak = 383.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk will be routed on clock mesh
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en_syn_10 will be merged with clock u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 470, reserve = 449, peak = 470.
PHY-1001 : End build detailed router design. 2.091529s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (46.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 74608, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.542979s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (54.7%)

PHY-1001 : Current memory(MB): used = 481, reserve = 461, peak = 481.
PHY-1001 : End phase 1; 0.544794s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (54.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 713864, over cnt = 1458(0%), over = 1474, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 484, reserve = 463, peak = 484.
PHY-1001 : End initial routed; 8.749564s wall, 3.906250s user + 0.062500s system = 3.968750s CPU (45.4%)

PHY-1001 : Current memory(MB): used = 484, reserve = 463, peak = 484.
PHY-1001 : End phase 2; 8.749613s wall, 3.906250s user + 0.062500s system = 3.968750s CPU (45.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 656696, over cnt = 680(0%), over = 681, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 4.437175s wall, 1.812500s user + 0.031250s system = 1.843750s CPU (41.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 644928, over cnt = 204(0%), over = 204, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.383116s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (54.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 646008, over cnt = 43(0%), over = 43, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.555196s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (39.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 646472, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.225942s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (34.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 647424, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.159528s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (39.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 647728, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 6; 0.096839s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 425 feed throughs used by 225 nets
PHY-1001 : End commit to database; 0.901748s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (43.3%)

PHY-1001 : Current memory(MB): used = 517, reserve = 497, peak = 517.
PHY-1001 : End phase 3; 7.843076s wall, 3.359375s user + 0.031250s system = 3.390625s CPU (43.2%)

PHY-1003 : Routed, final wirelength = 647728
PHY-1001 : Current memory(MB): used = 519, reserve = 499, peak = 519.
PHY-1001 : End export database. 0.018482s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.5%)

PHY-1001 : End detail routing;  19.400382s wall, 8.593750s user + 0.125000s system = 8.718750s CPU (44.9%)

RUN-1003 : finish command "route" in  21.834154s wall, 9.578125s user + 0.171875s system = 9.750000s CPU (44.7%)

RUN-1004 : used memory is 437 MB, reserved memory is 421 MB, peak memory is 519 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     3770   out of   5824   64.73%
#reg                     2530   out of   5824   43.44%
#le                      4299
  #lut only              1769   out of   4299   41.15%
  #reg only               529   out of   4299   12.31%
  #lut&reg               2001   out of   4299   46.55%
#dsp                       10   out of     10  100.00%
#bram                      11   out of     26   42.31%
  #bram9k                  11
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     1
  #oreg                     8
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                                            Type               DriverType         Driver                                                                       Fanout
#1        u_ahb_foc_controller/u_foc_controller/u_adc_ad7928/clk              GCLK               pll                u_pll/pll_inst.clkc1                                                         840
#2        u_pll/clk0_buf                                                      GCLK               pll                u_pll/pll_inst.clkc0                                                         641
#3        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/I_insert_en    GCLK               lslice             u_ahb_foc_controller/u_foc_controller/u_foc_top/O_init_done_reg_syn_33.q0    15
#4        I_clk_25m_dup_1                                                     GCLK               io                 I_clk_25m_syn_2.di                                                           1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       IREG     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        OREG     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        OREG     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        OREG     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------+
|Instance                  |Module                  |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------+
|top                       |fpga_top                |4299   |2908    |862     |2540    |11      |10      |
|  u_ahb_foc_controller    |ahb_foc_controller      |4171   |2844    |798     |2504    |11      |10      |
|    u_foc_controller      |foc_controller          |3125   |1918    |798     |1494    |11      |10      |
|      u_adc_ad7928        |adc_ad7928              |127    |77      |28      |77      |0       |0       |
|      u_as5600_encoder    |as5600_encoder          |318    |192     |110     |103     |0       |0       |
|        u_as5600_read     |i2c_register_read       |218    |125     |82      |82      |0       |0       |
|      u_foc_top           |foc_top                 |1938   |1231    |516     |861     |11      |9       |
|        u_adc_sn_ctrl     |hold_detect             |22     |18      |4       |11      |0       |0       |
|        u_cartesian2polar |cartesian2polar         |373    |294     |77      |197     |8       |1       |
|        u_clark_tr        |clark_tr                |146    |89      |42      |80      |0       |0       |
|        u_id_feed_forward |feed_forward_controller |81     |60      |21      |8       |0       |0       |
|        u_id_pi           |pi_controller           |612    |343     |223     |176     |0       |3       |
|        u_iq_feed_forward |feed_forward_controller |57     |36      |21      |9       |0       |0       |
|        u_park_tr         |park_tr                 |202    |158     |44      |90      |2       |4       |
|          u_sincos        |sincos                  |138    |112     |26      |60      |2       |0       |
|        u_svpwm           |svpwm                   |307    |162     |59      |197     |1       |1       |
|      u_hall_encoder      |hall_encoder            |742    |418     |144     |453     |0       |1       |
|        u_divider         |Divider                 |101    |75      |18      |60      |0       |0       |
|  u_mcu                   |MCU                     |0      |0       |0       |0       |0       |0       |
|  u_pll                   |pll                     |0      |0       |0       |0       |0       |0       |
+--------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       4463  
    #2          2       784   
    #3          3       451   
    #4          4       106   
    #5        5-10      247   
    #6        11-50     165   
    #7       51-100      8    
    #8       101-500     6    
    #9        >500       1    
  Average     2.55            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db FOC_Controller_pr.db" in  1.332892s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (93.8%)

RUN-1004 : used memory is 436 MB, reserved memory is 416 MB, peak memory is 519 MB
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 4c3688dcb4cfc4d03cf4648c74d0e086248280867b8a4a9ac408206bf75d40fa -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 2326
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 6261, pip num: 55147
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 425
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1132 valid insts, and 155510 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  4.157349s wall, 25.593750s user + 0.218750s system = 25.812500s CPU (620.9%)

RUN-1004 : used memory is 454 MB, reserved memory is 436 MB, peak memory is 622 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231110_162330.log"
