#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LCD_LCDPort */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU4_INTTYPE1
#define LCD_LCDPort__0__MASK 0x02u
#define LCD_LCDPort__0__PC CYREG_PRT4_PC1
#define LCD_LCDPort__0__PORT 4u
#define LCD_LCDPort__0__SHIFT 1u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU4_INTTYPE2
#define LCD_LCDPort__1__MASK 0x04u
#define LCD_LCDPort__1__PC CYREG_PRT4_PC2
#define LCD_LCDPort__1__PORT 4u
#define LCD_LCDPort__1__SHIFT 2u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU4_INTTYPE3
#define LCD_LCDPort__2__MASK 0x08u
#define LCD_LCDPort__2__PC CYREG_PRT4_PC3
#define LCD_LCDPort__2__PORT 4u
#define LCD_LCDPort__2__SHIFT 3u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU4_INTTYPE4
#define LCD_LCDPort__3__MASK 0x10u
#define LCD_LCDPort__3__PC CYREG_PRT4_PC4
#define LCD_LCDPort__3__PORT 4u
#define LCD_LCDPort__3__SHIFT 4u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU4_INTTYPE5
#define LCD_LCDPort__4__MASK 0x20u
#define LCD_LCDPort__4__PC CYREG_PRT4_PC5
#define LCD_LCDPort__4__PORT 4u
#define LCD_LCDPort__4__SHIFT 5u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU4_INTTYPE6
#define LCD_LCDPort__5__MASK 0x40u
#define LCD_LCDPort__5__PC CYREG_PRT4_PC6
#define LCD_LCDPort__5__PORT 4u
#define LCD_LCDPort__5__SHIFT 6u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU4_INTTYPE7
#define LCD_LCDPort__6__MASK 0x80u
#define LCD_LCDPort__6__PC CYREG_PRT4_PC7
#define LCD_LCDPort__6__PORT 4u
#define LCD_LCDPort__6__SHIFT 7u
#define LCD_LCDPort__AG CYREG_PRT4_AG
#define LCD_LCDPort__AMUX CYREG_PRT4_AMUX
#define LCD_LCDPort__BIE CYREG_PRT4_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT4_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT4_BYP
#define LCD_LCDPort__CTL CYREG_PRT4_CTL
#define LCD_LCDPort__DM0 CYREG_PRT4_DM0
#define LCD_LCDPort__DM1 CYREG_PRT4_DM1
#define LCD_LCDPort__DM2 CYREG_PRT4_DM2
#define LCD_LCDPort__DR CYREG_PRT4_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT4_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT4_LCD_EN
#define LCD_LCDPort__MASK 0xFEu
#define LCD_LCDPort__PORT 4u
#define LCD_LCDPort__PRT CYREG_PRT4_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT4_PS
#define LCD_LCDPort__SHIFT 1u
#define LCD_LCDPort__SLW CYREG_PRT4_SLW

/* LED */
#define LED__0__INTTYPE CYREG_PICU15_INTTYPE5
#define LED__0__MASK 0x20u
#define LED__0__PC CYREG_IO_PC_PRT15_PC5
#define LED__0__PORT 15u
#define LED__0__SHIFT 5u
#define LED__AG CYREG_PRT15_AG
#define LED__AMUX CYREG_PRT15_AMUX
#define LED__BIE CYREG_PRT15_BIE
#define LED__BIT_MASK CYREG_PRT15_BIT_MASK
#define LED__BYP CYREG_PRT15_BYP
#define LED__CTL CYREG_PRT15_CTL
#define LED__DM0 CYREG_PRT15_DM0
#define LED__DM1 CYREG_PRT15_DM1
#define LED__DM2 CYREG_PRT15_DM2
#define LED__DR CYREG_PRT15_DR
#define LED__INP_DIS CYREG_PRT15_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LED__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT15_LCD_EN
#define LED__MASK 0x20u
#define LED__PORT 15u
#define LED__PRT CYREG_PRT15_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LED__PS CYREG_PRT15_PS
#define LED__SHIFT 5u
#define LED__SLW CYREG_PRT15_SLW

/* LED_PWM_PWMUDB */
#define LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define LED_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define LED_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define LED_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define LED_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define LED_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define LED_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define LED_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define LED_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define LED_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define LED_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define LED_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define LED_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define LED_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define LED_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define LED_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define LED_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define LED_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define LED_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define LED_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define LED_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define LED_PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define LED_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define LED_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define LED_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define LED_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define LED_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define LED_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define LED_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB10_ST
#define LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define LED_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define LED_PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define LED_PWM_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define LED_PWM_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define LED_PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define LED_PWM_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define LED_PWM_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define LED_PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define LED_PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define LED_PWM_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define LED_PWM_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1
#define LED_PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define LED_PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL

/* LED_RXTX */
#define LED_RXTX__0__INTTYPE CYREG_PICU15_INTTYPE4
#define LED_RXTX__0__MASK 0x10u
#define LED_RXTX__0__PC CYREG_IO_PC_PRT15_PC4
#define LED_RXTX__0__PORT 15u
#define LED_RXTX__0__SHIFT 4u
#define LED_RXTX__AG CYREG_PRT15_AG
#define LED_RXTX__AMUX CYREG_PRT15_AMUX
#define LED_RXTX__BIE CYREG_PRT15_BIE
#define LED_RXTX__BIT_MASK CYREG_PRT15_BIT_MASK
#define LED_RXTX__BYP CYREG_PRT15_BYP
#define LED_RXTX__CTL CYREG_PRT15_CTL
#define LED_RXTX__DM0 CYREG_PRT15_DM0
#define LED_RXTX__DM1 CYREG_PRT15_DM1
#define LED_RXTX__DM2 CYREG_PRT15_DM2
#define LED_RXTX__DR CYREG_PRT15_DR
#define LED_RXTX__INP_DIS CYREG_PRT15_INP_DIS
#define LED_RXTX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LED_RXTX__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LED_RXTX__LCD_EN CYREG_PRT15_LCD_EN
#define LED_RXTX__MASK 0x10u
#define LED_RXTX__PORT 15u
#define LED_RXTX__PRT CYREG_PRT15_PRT
#define LED_RXTX__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LED_RXTX__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LED_RXTX__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LED_RXTX__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LED_RXTX__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LED_RXTX__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LED_RXTX__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LED_RXTX__PS CYREG_PRT15_PS
#define LED_RXTX__SHIFT 4u
#define LED_RXTX__SLW CYREG_PRT15_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* QuadDec_bQuadDec */
#define QuadDec_bQuadDec_Stsreg__0__MASK 0x01u
#define QuadDec_bQuadDec_Stsreg__0__POS 0
#define QuadDec_bQuadDec_Stsreg__1__MASK 0x02u
#define QuadDec_bQuadDec_Stsreg__1__POS 1
#define QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define QuadDec_bQuadDec_Stsreg__2__MASK 0x04u
#define QuadDec_bQuadDec_Stsreg__2__POS 2
#define QuadDec_bQuadDec_Stsreg__3__MASK 0x08u
#define QuadDec_bQuadDec_Stsreg__3__POS 3
#define QuadDec_bQuadDec_Stsreg__MASK 0x0Fu
#define QuadDec_bQuadDec_Stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define QuadDec_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define QuadDec_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define QuadDec_bQuadDec_Stsreg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define QuadDec_bQuadDec_Stsreg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define QuadDec_bQuadDec_Stsreg__STATUS_REG CYREG_B0_UDB11_ST

/* QuadDec_Cnt16_CounterUDB */
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG CYREG_B1_UDB08_A0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG CYREG_B1_UDB08_A1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG CYREG_B1_UDB08_D0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG CYREG_B1_UDB08_D1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG CYREG_B1_UDB08_F0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG CYREG_B1_UDB08_F1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG CYREG_B1_UDB09_A0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG CYREG_B1_UDB09_A1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG CYREG_B1_UDB09_D0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG CYREG_B1_UDB09_D1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG CYREG_B1_UDB09_F0
#define QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG CYREG_B1_UDB09_F1
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B1_UDB08_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B1_UDB08_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B1_UDB08_MSK
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS 0
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS 1
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS 2
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK 0x08u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS 3
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS 5
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS 6
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK 0x6Fu
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB09_ST

/* USBUART_arb_int */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_Dm */
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7u
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7u
#define USBUART_Dm__SLW CYREG_PRT15_SLW

/* USBUART_Dp */
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6u
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6u
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x01u
#define USBUART_ep_1__INTC_NUMBER 0u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x02u
#define USBUART_ep_2__INTC_NUMBER 1u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x04u
#define USBUART_ep_3__INTC_NUMBER 2u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_ord_int */
#define USBUART_ord_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ord_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ord_int__INTC_MASK 0x2000000u
#define USBUART_ord_int__INTC_NUMBER 25u
#define USBUART_ord_int__INTC_PRIOR_NUM 7u
#define USBUART_ord_int__INTC_PRIOR_REG CYREG_NVIC_PRI_25
#define USBUART_ord_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ord_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_USB */
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* isr_Step */
#define isr_Step__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Step__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Step__INTC_MASK 0x40000u
#define isr_Step__INTC_NUMBER 18u
#define isr_Step__INTC_PRIOR_NUM 7u
#define isr_Step__INTC_PRIOR_REG CYREG_NVIC_PRI_18
#define isr_Step__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Step__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM_Clock */
#define PWM_Clock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define PWM_Clock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define PWM_Clock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define PWM_Clock__CFG2_SRC_SEL_MASK 0x07u
#define PWM_Clock__INDEX 0x02u
#define PWM_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PWM_Clock__PM_ACT_MSK 0x04u
#define PWM_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PWM_Clock__PM_STBY_MSK 0x04u

/* Pin_Dir_X */
#define Pin_Dir_X__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Pin_Dir_X__0__MASK 0x10u
#define Pin_Dir_X__0__PC CYREG_PRT0_PC4
#define Pin_Dir_X__0__PORT 0u
#define Pin_Dir_X__0__SHIFT 4u
#define Pin_Dir_X__AG CYREG_PRT0_AG
#define Pin_Dir_X__AMUX CYREG_PRT0_AMUX
#define Pin_Dir_X__BIE CYREG_PRT0_BIE
#define Pin_Dir_X__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_Dir_X__BYP CYREG_PRT0_BYP
#define Pin_Dir_X__CTL CYREG_PRT0_CTL
#define Pin_Dir_X__DM0 CYREG_PRT0_DM0
#define Pin_Dir_X__DM1 CYREG_PRT0_DM1
#define Pin_Dir_X__DM2 CYREG_PRT0_DM2
#define Pin_Dir_X__DR CYREG_PRT0_DR
#define Pin_Dir_X__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_Dir_X__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_Dir_X__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_Dir_X__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_Dir_X__MASK 0x10u
#define Pin_Dir_X__PORT 0u
#define Pin_Dir_X__PRT CYREG_PRT0_PRT
#define Pin_Dir_X__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_Dir_X__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_Dir_X__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_Dir_X__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_Dir_X__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_Dir_X__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_Dir_X__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_Dir_X__PS CYREG_PRT0_PS
#define Pin_Dir_X__SHIFT 4u
#define Pin_Dir_X__SLW CYREG_PRT0_SLW

/* Pin_Dir_Y */
#define Pin_Dir_Y__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Pin_Dir_Y__0__MASK 0x20u
#define Pin_Dir_Y__0__PC CYREG_PRT0_PC5
#define Pin_Dir_Y__0__PORT 0u
#define Pin_Dir_Y__0__SHIFT 5u
#define Pin_Dir_Y__AG CYREG_PRT0_AG
#define Pin_Dir_Y__AMUX CYREG_PRT0_AMUX
#define Pin_Dir_Y__BIE CYREG_PRT0_BIE
#define Pin_Dir_Y__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_Dir_Y__BYP CYREG_PRT0_BYP
#define Pin_Dir_Y__CTL CYREG_PRT0_CTL
#define Pin_Dir_Y__DM0 CYREG_PRT0_DM0
#define Pin_Dir_Y__DM1 CYREG_PRT0_DM1
#define Pin_Dir_Y__DM2 CYREG_PRT0_DM2
#define Pin_Dir_Y__DR CYREG_PRT0_DR
#define Pin_Dir_Y__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_Dir_Y__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_Dir_Y__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_Dir_Y__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_Dir_Y__MASK 0x20u
#define Pin_Dir_Y__PORT 0u
#define Pin_Dir_Y__PRT CYREG_PRT0_PRT
#define Pin_Dir_Y__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_Dir_Y__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_Dir_Y__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_Dir_Y__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_Dir_Y__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_Dir_Y__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_Dir_Y__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_Dir_Y__PS CYREG_PRT0_PS
#define Pin_Dir_Y__SHIFT 5u
#define Pin_Dir_Y__SLW CYREG_PRT0_SLW

/* Pin_Dir_Z */
#define Pin_Dir_Z__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Pin_Dir_Z__0__MASK 0x40u
#define Pin_Dir_Z__0__PC CYREG_PRT0_PC6
#define Pin_Dir_Z__0__PORT 0u
#define Pin_Dir_Z__0__SHIFT 6u
#define Pin_Dir_Z__AG CYREG_PRT0_AG
#define Pin_Dir_Z__AMUX CYREG_PRT0_AMUX
#define Pin_Dir_Z__BIE CYREG_PRT0_BIE
#define Pin_Dir_Z__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_Dir_Z__BYP CYREG_PRT0_BYP
#define Pin_Dir_Z__CTL CYREG_PRT0_CTL
#define Pin_Dir_Z__DM0 CYREG_PRT0_DM0
#define Pin_Dir_Z__DM1 CYREG_PRT0_DM1
#define Pin_Dir_Z__DM2 CYREG_PRT0_DM2
#define Pin_Dir_Z__DR CYREG_PRT0_DR
#define Pin_Dir_Z__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_Dir_Z__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_Dir_Z__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_Dir_Z__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_Dir_Z__MASK 0x40u
#define Pin_Dir_Z__PORT 0u
#define Pin_Dir_Z__PRT CYREG_PRT0_PRT
#define Pin_Dir_Z__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_Dir_Z__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_Dir_Z__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_Dir_Z__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_Dir_Z__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_Dir_Z__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_Dir_Z__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_Dir_Z__PS CYREG_PRT0_PS
#define Pin_Dir_Z__SHIFT 6u
#define Pin_Dir_Z__SLW CYREG_PRT0_SLW

/* Pin_X_Lim */
#define Pin_X_Lim__0__INTTYPE CYREG_PICU6_INTTYPE7
#define Pin_X_Lim__0__MASK 0x80u
#define Pin_X_Lim__0__PC CYREG_PRT6_PC7
#define Pin_X_Lim__0__PORT 6u
#define Pin_X_Lim__0__SHIFT 7u
#define Pin_X_Lim__AG CYREG_PRT6_AG
#define Pin_X_Lim__AMUX CYREG_PRT6_AMUX
#define Pin_X_Lim__BIE CYREG_PRT6_BIE
#define Pin_X_Lim__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_X_Lim__BYP CYREG_PRT6_BYP
#define Pin_X_Lim__CTL CYREG_PRT6_CTL
#define Pin_X_Lim__DM0 CYREG_PRT6_DM0
#define Pin_X_Lim__DM1 CYREG_PRT6_DM1
#define Pin_X_Lim__DM2 CYREG_PRT6_DM2
#define Pin_X_Lim__DR CYREG_PRT6_DR
#define Pin_X_Lim__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_X_Lim__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Pin_X_Lim__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_X_Lim__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_X_Lim__MASK 0x80u
#define Pin_X_Lim__PORT 6u
#define Pin_X_Lim__PRT CYREG_PRT6_PRT
#define Pin_X_Lim__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_X_Lim__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_X_Lim__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_X_Lim__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_X_Lim__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_X_Lim__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_X_Lim__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_X_Lim__PS CYREG_PRT6_PS
#define Pin_X_Lim__SHIFT 7u
#define Pin_X_Lim__SLW CYREG_PRT6_SLW

/* Pin_Y_Lim */
#define Pin_Y_Lim__0__INTTYPE CYREG_PICU6_INTTYPE6
#define Pin_Y_Lim__0__MASK 0x40u
#define Pin_Y_Lim__0__PC CYREG_PRT6_PC6
#define Pin_Y_Lim__0__PORT 6u
#define Pin_Y_Lim__0__SHIFT 6u
#define Pin_Y_Lim__AG CYREG_PRT6_AG
#define Pin_Y_Lim__AMUX CYREG_PRT6_AMUX
#define Pin_Y_Lim__BIE CYREG_PRT6_BIE
#define Pin_Y_Lim__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_Y_Lim__BYP CYREG_PRT6_BYP
#define Pin_Y_Lim__CTL CYREG_PRT6_CTL
#define Pin_Y_Lim__DM0 CYREG_PRT6_DM0
#define Pin_Y_Lim__DM1 CYREG_PRT6_DM1
#define Pin_Y_Lim__DM2 CYREG_PRT6_DM2
#define Pin_Y_Lim__DR CYREG_PRT6_DR
#define Pin_Y_Lim__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_Y_Lim__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Pin_Y_Lim__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_Y_Lim__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_Y_Lim__MASK 0x40u
#define Pin_Y_Lim__PORT 6u
#define Pin_Y_Lim__PRT CYREG_PRT6_PRT
#define Pin_Y_Lim__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_Y_Lim__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_Y_Lim__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_Y_Lim__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_Y_Lim__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_Y_Lim__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_Y_Lim__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_Y_Lim__PS CYREG_PRT6_PS
#define Pin_Y_Lim__SHIFT 6u
#define Pin_Y_Lim__SLW CYREG_PRT6_SLW

/* Pin_Z_Lim */
#define Pin_Z_Lim__0__INTTYPE CYREG_PICU4_INTTYPE0
#define Pin_Z_Lim__0__MASK 0x01u
#define Pin_Z_Lim__0__PC CYREG_PRT4_PC0
#define Pin_Z_Lim__0__PORT 4u
#define Pin_Z_Lim__0__SHIFT 0u
#define Pin_Z_Lim__AG CYREG_PRT4_AG
#define Pin_Z_Lim__AMUX CYREG_PRT4_AMUX
#define Pin_Z_Lim__BIE CYREG_PRT4_BIE
#define Pin_Z_Lim__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_Z_Lim__BYP CYREG_PRT4_BYP
#define Pin_Z_Lim__CTL CYREG_PRT4_CTL
#define Pin_Z_Lim__DM0 CYREG_PRT4_DM0
#define Pin_Z_Lim__DM1 CYREG_PRT4_DM1
#define Pin_Z_Lim__DM2 CYREG_PRT4_DM2
#define Pin_Z_Lim__DR CYREG_PRT4_DR
#define Pin_Z_Lim__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_Z_Lim__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Pin_Z_Lim__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_Z_Lim__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_Z_Lim__MASK 0x01u
#define Pin_Z_Lim__PORT 4u
#define Pin_Z_Lim__PRT CYREG_PRT4_PRT
#define Pin_Z_Lim__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_Z_Lim__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_Z_Lim__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_Z_Lim__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_Z_Lim__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_Z_Lim__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_Z_Lim__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_Z_Lim__PS CYREG_PRT4_PS
#define Pin_Z_Lim__SHIFT 0u
#define Pin_Z_Lim__SLW CYREG_PRT4_SLW

/* Probe_Pin */
#define Probe_Pin__0__INTTYPE CYREG_PICU6_INTTYPE5
#define Probe_Pin__0__MASK 0x20u
#define Probe_Pin__0__PC CYREG_PRT6_PC5
#define Probe_Pin__0__PORT 6u
#define Probe_Pin__0__SHIFT 5u
#define Probe_Pin__AG CYREG_PRT6_AG
#define Probe_Pin__AMUX CYREG_PRT6_AMUX
#define Probe_Pin__BIE CYREG_PRT6_BIE
#define Probe_Pin__BIT_MASK CYREG_PRT6_BIT_MASK
#define Probe_Pin__BYP CYREG_PRT6_BYP
#define Probe_Pin__CTL CYREG_PRT6_CTL
#define Probe_Pin__DM0 CYREG_PRT6_DM0
#define Probe_Pin__DM1 CYREG_PRT6_DM1
#define Probe_Pin__DM2 CYREG_PRT6_DM2
#define Probe_Pin__DR CYREG_PRT6_DR
#define Probe_Pin__INP_DIS CYREG_PRT6_INP_DIS
#define Probe_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Probe_Pin__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Probe_Pin__LCD_EN CYREG_PRT6_LCD_EN
#define Probe_Pin__MASK 0x20u
#define Probe_Pin__PORT 6u
#define Probe_Pin__PRT CYREG_PRT6_PRT
#define Probe_Pin__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Probe_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Probe_Pin__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Probe_Pin__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Probe_Pin__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Probe_Pin__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Probe_Pin__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Probe_Pin__PS CYREG_PRT6_PS
#define Probe_Pin__SHIFT 5u
#define Probe_Pin__SLW CYREG_PRT6_SLW

/* isr_Probe */
#define isr_Probe__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Probe__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Probe__INTC_MASK 0x80u
#define isr_Probe__INTC_NUMBER 7u
#define isr_Probe__INTC_PRIOR_NUM 7u
#define isr_Probe__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_Probe__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Probe__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_Quad_A */
#define Pin_Quad_A__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Pin_Quad_A__0__MASK 0x80u
#define Pin_Quad_A__0__PC CYREG_PRT1_PC7
#define Pin_Quad_A__0__PORT 1u
#define Pin_Quad_A__0__SHIFT 7u
#define Pin_Quad_A__AG CYREG_PRT1_AG
#define Pin_Quad_A__AMUX CYREG_PRT1_AMUX
#define Pin_Quad_A__BIE CYREG_PRT1_BIE
#define Pin_Quad_A__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Quad_A__BYP CYREG_PRT1_BYP
#define Pin_Quad_A__CTL CYREG_PRT1_CTL
#define Pin_Quad_A__DM0 CYREG_PRT1_DM0
#define Pin_Quad_A__DM1 CYREG_PRT1_DM1
#define Pin_Quad_A__DM2 CYREG_PRT1_DM2
#define Pin_Quad_A__DR CYREG_PRT1_DR
#define Pin_Quad_A__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Quad_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Quad_A__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Quad_A__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Quad_A__MASK 0x80u
#define Pin_Quad_A__PORT 1u
#define Pin_Quad_A__PRT CYREG_PRT1_PRT
#define Pin_Quad_A__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Quad_A__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Quad_A__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Quad_A__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Quad_A__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Quad_A__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Quad_A__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Quad_A__PS CYREG_PRT1_PS
#define Pin_Quad_A__SHIFT 7u
#define Pin_Quad_A__SLW CYREG_PRT1_SLW

/* Pin_Quad_B */
#define Pin_Quad_B__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Pin_Quad_B__0__MASK 0x40u
#define Pin_Quad_B__0__PC CYREG_PRT1_PC6
#define Pin_Quad_B__0__PORT 1u
#define Pin_Quad_B__0__SHIFT 6u
#define Pin_Quad_B__AG CYREG_PRT1_AG
#define Pin_Quad_B__AMUX CYREG_PRT1_AMUX
#define Pin_Quad_B__BIE CYREG_PRT1_BIE
#define Pin_Quad_B__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Quad_B__BYP CYREG_PRT1_BYP
#define Pin_Quad_B__CTL CYREG_PRT1_CTL
#define Pin_Quad_B__DM0 CYREG_PRT1_DM0
#define Pin_Quad_B__DM1 CYREG_PRT1_DM1
#define Pin_Quad_B__DM2 CYREG_PRT1_DM2
#define Pin_Quad_B__DR CYREG_PRT1_DR
#define Pin_Quad_B__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Quad_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Quad_B__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Quad_B__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Quad_B__MASK 0x40u
#define Pin_Quad_B__PORT 1u
#define Pin_Quad_B__PRT CYREG_PRT1_PRT
#define Pin_Quad_B__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Quad_B__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Quad_B__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Quad_B__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Quad_B__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Quad_B__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Quad_B__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Quad_B__PS CYREG_PRT1_PS
#define Pin_Quad_B__SHIFT 6u
#define Pin_Quad_B__SLW CYREG_PRT1_SLW

/* Pin_Step_X */
#define Pin_Step_X__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Pin_Step_X__0__MASK 0x01u
#define Pin_Step_X__0__PC CYREG_PRT0_PC0
#define Pin_Step_X__0__PORT 0u
#define Pin_Step_X__0__SHIFT 0u
#define Pin_Step_X__AG CYREG_PRT0_AG
#define Pin_Step_X__AMUX CYREG_PRT0_AMUX
#define Pin_Step_X__BIE CYREG_PRT0_BIE
#define Pin_Step_X__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_Step_X__BYP CYREG_PRT0_BYP
#define Pin_Step_X__CTL CYREG_PRT0_CTL
#define Pin_Step_X__DM0 CYREG_PRT0_DM0
#define Pin_Step_X__DM1 CYREG_PRT0_DM1
#define Pin_Step_X__DM2 CYREG_PRT0_DM2
#define Pin_Step_X__DR CYREG_PRT0_DR
#define Pin_Step_X__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_Step_X__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_Step_X__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_Step_X__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_Step_X__MASK 0x01u
#define Pin_Step_X__PORT 0u
#define Pin_Step_X__PRT CYREG_PRT0_PRT
#define Pin_Step_X__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_Step_X__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_Step_X__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_Step_X__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_Step_X__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_Step_X__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_Step_X__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_Step_X__PS CYREG_PRT0_PS
#define Pin_Step_X__SHIFT 0u
#define Pin_Step_X__SLW CYREG_PRT0_SLW

/* Pin_Step_Y */
#define Pin_Step_Y__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Pin_Step_Y__0__MASK 0x02u
#define Pin_Step_Y__0__PC CYREG_PRT0_PC1
#define Pin_Step_Y__0__PORT 0u
#define Pin_Step_Y__0__SHIFT 1u
#define Pin_Step_Y__AG CYREG_PRT0_AG
#define Pin_Step_Y__AMUX CYREG_PRT0_AMUX
#define Pin_Step_Y__BIE CYREG_PRT0_BIE
#define Pin_Step_Y__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_Step_Y__BYP CYREG_PRT0_BYP
#define Pin_Step_Y__CTL CYREG_PRT0_CTL
#define Pin_Step_Y__DM0 CYREG_PRT0_DM0
#define Pin_Step_Y__DM1 CYREG_PRT0_DM1
#define Pin_Step_Y__DM2 CYREG_PRT0_DM2
#define Pin_Step_Y__DR CYREG_PRT0_DR
#define Pin_Step_Y__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_Step_Y__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_Step_Y__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_Step_Y__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_Step_Y__MASK 0x02u
#define Pin_Step_Y__PORT 0u
#define Pin_Step_Y__PRT CYREG_PRT0_PRT
#define Pin_Step_Y__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_Step_Y__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_Step_Y__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_Step_Y__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_Step_Y__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_Step_Y__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_Step_Y__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_Step_Y__PS CYREG_PRT0_PS
#define Pin_Step_Y__SHIFT 1u
#define Pin_Step_Y__SLW CYREG_PRT0_SLW

/* Pin_Step_Z */
#define Pin_Step_Z__0__INTTYPE CYREG_PICU5_INTTYPE6
#define Pin_Step_Z__0__MASK 0x40u
#define Pin_Step_Z__0__PC CYREG_PRT5_PC6
#define Pin_Step_Z__0__PORT 5u
#define Pin_Step_Z__0__SHIFT 6u
#define Pin_Step_Z__AG CYREG_PRT5_AG
#define Pin_Step_Z__AMUX CYREG_PRT5_AMUX
#define Pin_Step_Z__BIE CYREG_PRT5_BIE
#define Pin_Step_Z__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_Step_Z__BYP CYREG_PRT5_BYP
#define Pin_Step_Z__CTL CYREG_PRT5_CTL
#define Pin_Step_Z__DM0 CYREG_PRT5_DM0
#define Pin_Step_Z__DM1 CYREG_PRT5_DM1
#define Pin_Step_Z__DM2 CYREG_PRT5_DM2
#define Pin_Step_Z__DR CYREG_PRT5_DR
#define Pin_Step_Z__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_Step_Z__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Pin_Step_Z__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_Step_Z__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_Step_Z__MASK 0x40u
#define Pin_Step_Z__PORT 5u
#define Pin_Step_Z__PRT CYREG_PRT5_PRT
#define Pin_Step_Z__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_Step_Z__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_Step_Z__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_Step_Z__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_Step_Z__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_Step_Z__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_Step_Z__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_Step_Z__PS CYREG_PRT5_PS
#define Pin_Step_Z__SHIFT 6u
#define Pin_Step_Z__SLW CYREG_PRT5_SLW

/* isr_Enc_Sw */
#define isr_Enc_Sw__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Enc_Sw__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Enc_Sw__INTC_MASK 0x10u
#define isr_Enc_Sw__INTC_NUMBER 4u
#define isr_Enc_Sw__INTC_PRIOR_NUM 7u
#define isr_Enc_Sw__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_Enc_Sw__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Enc_Sw__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Limits */
#define isr_Limits__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Limits__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Limits__INTC_MASK 0x40u
#define isr_Limits__INTC_NUMBER 6u
#define isr_Limits__INTC_PRIOR_NUM 7u
#define isr_Limits__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define isr_Limits__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Limits__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_Sw_DB */
#define Clock_Sw_DB__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_Sw_DB__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_Sw_DB__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_Sw_DB__CFG2_SRC_SEL_MASK 0x07u
#define Clock_Sw_DB__INDEX 0x04u
#define Clock_Sw_DB__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_Sw_DB__PM_ACT_MSK 0x10u
#define Clock_Sw_DB__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_Sw_DB__PM_STBY_MSK 0x10u

/* Control_Pin */
#define Control_Pin__0__INTTYPE CYREG_PICU5_INTTYPE0
#define Control_Pin__0__MASK 0x01u
#define Control_Pin__0__PC CYREG_PRT5_PC0
#define Control_Pin__0__PORT 5u
#define Control_Pin__0__SHIFT 0u
#define Control_Pin__1__INTTYPE CYREG_PICU5_INTTYPE1
#define Control_Pin__1__MASK 0x02u
#define Control_Pin__1__PC CYREG_PRT5_PC1
#define Control_Pin__1__PORT 5u
#define Control_Pin__1__SHIFT 1u
#define Control_Pin__2__INTTYPE CYREG_PICU5_INTTYPE2
#define Control_Pin__2__MASK 0x04u
#define Control_Pin__2__PC CYREG_PRT5_PC2
#define Control_Pin__2__PORT 5u
#define Control_Pin__2__SHIFT 2u
#define Control_Pin__3__INTTYPE CYREG_PICU5_INTTYPE3
#define Control_Pin__3__MASK 0x08u
#define Control_Pin__3__PC CYREG_PRT5_PC3
#define Control_Pin__3__PORT 5u
#define Control_Pin__3__SHIFT 3u
#define Control_Pin__AG CYREG_PRT5_AG
#define Control_Pin__AMUX CYREG_PRT5_AMUX
#define Control_Pin__BIE CYREG_PRT5_BIE
#define Control_Pin__BIT_MASK CYREG_PRT5_BIT_MASK
#define Control_Pin__BYP CYREG_PRT5_BYP
#define Control_Pin__CTL CYREG_PRT5_CTL
#define Control_Pin__DM0 CYREG_PRT5_DM0
#define Control_Pin__DM1 CYREG_PRT5_DM1
#define Control_Pin__DM2 CYREG_PRT5_DM2
#define Control_Pin__DR CYREG_PRT5_DR
#define Control_Pin__INP_DIS CYREG_PRT5_INP_DIS
#define Control_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Control_Pin__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Control_Pin__LCD_EN CYREG_PRT5_LCD_EN
#define Control_Pin__MASK 0x0Fu
#define Control_Pin__PORT 5u
#define Control_Pin__PRT CYREG_PRT5_PRT
#define Control_Pin__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Control_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Control_Pin__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Control_Pin__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Control_Pin__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Control_Pin__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Control_Pin__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Control_Pin__PS CYREG_PRT5_PS
#define Control_Pin__SHIFT 0u
#define Control_Pin__SLW CYREG_PRT5_SLW

/* PWM_Spindle_PWMHW */
#define PWM_Spindle_PWMHW__CAP0 CYREG_TMR0_CAP0
#define PWM_Spindle_PWMHW__CAP1 CYREG_TMR0_CAP1
#define PWM_Spindle_PWMHW__CFG0 CYREG_TMR0_CFG0
#define PWM_Spindle_PWMHW__CFG1 CYREG_TMR0_CFG1
#define PWM_Spindle_PWMHW__CFG2 CYREG_TMR0_CFG2
#define PWM_Spindle_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PWM_Spindle_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PWM_Spindle_PWMHW__PER0 CYREG_TMR0_PER0
#define PWM_Spindle_PWMHW__PER1 CYREG_TMR0_PER1
#define PWM_Spindle_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_Spindle_PWMHW__PM_ACT_MSK 0x01u
#define PWM_Spindle_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_Spindle_PWMHW__PM_STBY_MSK 0x01u
#define PWM_Spindle_PWMHW__RT0 CYREG_TMR0_RT0
#define PWM_Spindle_PWMHW__RT1 CYREG_TMR0_RT1
#define PWM_Spindle_PWMHW__SR0 CYREG_TMR0_SR0

/* Pin_Spindle */
#define Pin_Spindle__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Pin_Spindle__0__MASK 0x01u
#define Pin_Spindle__0__PC CYREG_PRT2_PC0
#define Pin_Spindle__0__PORT 2u
#define Pin_Spindle__0__SHIFT 0u
#define Pin_Spindle__AG CYREG_PRT2_AG
#define Pin_Spindle__AMUX CYREG_PRT2_AMUX
#define Pin_Spindle__BIE CYREG_PRT2_BIE
#define Pin_Spindle__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Spindle__BYP CYREG_PRT2_BYP
#define Pin_Spindle__CTL CYREG_PRT2_CTL
#define Pin_Spindle__DM0 CYREG_PRT2_DM0
#define Pin_Spindle__DM1 CYREG_PRT2_DM1
#define Pin_Spindle__DM2 CYREG_PRT2_DM2
#define Pin_Spindle__DR CYREG_PRT2_DR
#define Pin_Spindle__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Spindle__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Spindle__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Spindle__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Spindle__MASK 0x01u
#define Pin_Spindle__PORT 2u
#define Pin_Spindle__PRT CYREG_PRT2_PRT
#define Pin_Spindle__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Spindle__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Spindle__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Spindle__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Spindle__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Spindle__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Spindle__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Spindle__PS CYREG_PRT2_PS
#define Pin_Spindle__SHIFT 0u
#define Pin_Spindle__SLW CYREG_PRT2_SLW

/* Pin_Spindle_Direction */
#define Pin_Spindle_Direction__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Pin_Spindle_Direction__0__MASK 0x02u
#define Pin_Spindle_Direction__0__PC CYREG_PRT2_PC1
#define Pin_Spindle_Direction__0__PORT 2u
#define Pin_Spindle_Direction__0__SHIFT 1u
#define Pin_Spindle_Direction__AG CYREG_PRT2_AG
#define Pin_Spindle_Direction__AMUX CYREG_PRT2_AMUX
#define Pin_Spindle_Direction__BIE CYREG_PRT2_BIE
#define Pin_Spindle_Direction__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Spindle_Direction__BYP CYREG_PRT2_BYP
#define Pin_Spindle_Direction__CTL CYREG_PRT2_CTL
#define Pin_Spindle_Direction__DM0 CYREG_PRT2_DM0
#define Pin_Spindle_Direction__DM1 CYREG_PRT2_DM1
#define Pin_Spindle_Direction__DM2 CYREG_PRT2_DM2
#define Pin_Spindle_Direction__DR CYREG_PRT2_DR
#define Pin_Spindle_Direction__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Spindle_Direction__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Spindle_Direction__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Spindle_Direction__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Spindle_Direction__MASK 0x02u
#define Pin_Spindle_Direction__PORT 2u
#define Pin_Spindle_Direction__PRT CYREG_PRT2_PRT
#define Pin_Spindle_Direction__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Spindle_Direction__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Spindle_Direction__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Spindle_Direction__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Spindle_Direction__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Spindle_Direction__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Spindle_Direction__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Spindle_Direction__PS CYREG_PRT2_PS
#define Pin_Spindle_Direction__SHIFT 1u
#define Pin_Spindle_Direction__SLW CYREG_PRT2_SLW

/* Pin_Spindle_Enable */
#define Pin_Spindle_Enable__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Pin_Spindle_Enable__0__MASK 0x04u
#define Pin_Spindle_Enable__0__PC CYREG_PRT2_PC2
#define Pin_Spindle_Enable__0__PORT 2u
#define Pin_Spindle_Enable__0__SHIFT 2u
#define Pin_Spindle_Enable__AG CYREG_PRT2_AG
#define Pin_Spindle_Enable__AMUX CYREG_PRT2_AMUX
#define Pin_Spindle_Enable__BIE CYREG_PRT2_BIE
#define Pin_Spindle_Enable__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Spindle_Enable__BYP CYREG_PRT2_BYP
#define Pin_Spindle_Enable__CTL CYREG_PRT2_CTL
#define Pin_Spindle_Enable__DM0 CYREG_PRT2_DM0
#define Pin_Spindle_Enable__DM1 CYREG_PRT2_DM1
#define Pin_Spindle_Enable__DM2 CYREG_PRT2_DM2
#define Pin_Spindle_Enable__DR CYREG_PRT2_DR
#define Pin_Spindle_Enable__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Spindle_Enable__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_Spindle_Enable__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Spindle_Enable__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Spindle_Enable__MASK 0x04u
#define Pin_Spindle_Enable__PORT 2u
#define Pin_Spindle_Enable__PRT CYREG_PRT2_PRT
#define Pin_Spindle_Enable__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Spindle_Enable__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Spindle_Enable__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Spindle_Enable__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Spindle_Enable__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Spindle_Enable__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Spindle_Enable__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Spindle_Enable__PS CYREG_PRT2_PS
#define Pin_Spindle_Enable__SHIFT 2u
#define Pin_Spindle_Enable__SLW CYREG_PRT2_SLW

/* isr_Control */
#define isr_Control__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Control__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Control__INTC_MASK 0x08u
#define isr_Control__INTC_NUMBER 3u
#define isr_Control__INTC_PRIOR_NUM 7u
#define isr_Control__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_Control__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Control__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_Lim_DB */
#define Clock_Lim_DB__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_Lim_DB__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_Lim_DB__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_Lim_DB__CFG2_SRC_SEL_MASK 0x07u
#define Clock_Lim_DB__INDEX 0x03u
#define Clock_Lim_DB__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_Lim_DB__PM_ACT_MSK 0x08u
#define Clock_Lim_DB__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_Lim_DB__PM_STBY_MSK 0x08u

/* Status_Limit */
#define Status_Limit_sts_intr_sts_reg__0__MASK 0x01u
#define Status_Limit_sts_intr_sts_reg__0__POS 0
#define Status_Limit_sts_intr_sts_reg__1__MASK 0x02u
#define Status_Limit_sts_intr_sts_reg__1__POS 1
#define Status_Limit_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Status_Limit_sts_intr_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define Status_Limit_sts_intr_sts_reg__2__MASK 0x04u
#define Status_Limit_sts_intr_sts_reg__2__POS 2
#define Status_Limit_sts_intr_sts_reg__MASK 0x07u
#define Status_Limit_sts_intr_sts_reg__MASK_REG CYREG_B0_UDB14_MSK
#define Status_Limit_sts_intr_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Status_Limit_sts_intr_sts_reg__STATUS_REG CYREG_B0_UDB14_ST

/* Status_Probe */
#define Status_Probe_sts_intr_sts_reg__0__MASK 0x01u
#define Status_Probe_sts_intr_sts_reg__0__POS 0
#define Status_Probe_sts_intr_sts_reg__MASK 0x01u
#define Status_Probe_sts_intr_sts_reg__MASK_REG CYREG_B1_UDB11_MSK
#define Status_Probe_sts_intr_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Status_Probe_sts_intr_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Status_Probe_sts_intr_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Status_Probe_sts_intr_sts_reg__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define Status_Probe_sts_intr_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define Status_Probe_sts_intr_sts_reg__STATUS_REG CYREG_B1_UDB11_ST

/* Stepper_Timer_TimerHW */
#define Stepper_Timer_TimerHW__CAP0 CYREG_TMR1_CAP0
#define Stepper_Timer_TimerHW__CAP1 CYREG_TMR1_CAP1
#define Stepper_Timer_TimerHW__CFG0 CYREG_TMR1_CFG0
#define Stepper_Timer_TimerHW__CFG1 CYREG_TMR1_CFG1
#define Stepper_Timer_TimerHW__CFG2 CYREG_TMR1_CFG2
#define Stepper_Timer_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Stepper_Timer_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Stepper_Timer_TimerHW__PER0 CYREG_TMR1_PER0
#define Stepper_Timer_TimerHW__PER1 CYREG_TMR1_PER1
#define Stepper_Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Stepper_Timer_TimerHW__PM_ACT_MSK 0x02u
#define Stepper_Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Stepper_Timer_TimerHW__PM_STBY_MSK 0x02u
#define Stepper_Timer_TimerHW__RT0 CYREG_TMR1_RT0
#define Stepper_Timer_TimerHW__RT1 CYREG_TMR1_RT1
#define Stepper_Timer_TimerHW__SR0 CYREG_TMR1_SR0

/* Pin_Encoder_Sw */
#define Pin_Encoder_Sw__0__INTTYPE CYREG_PICU1_INTTYPE5
#define Pin_Encoder_Sw__0__MASK 0x20u
#define Pin_Encoder_Sw__0__PC CYREG_PRT1_PC5
#define Pin_Encoder_Sw__0__PORT 1u
#define Pin_Encoder_Sw__0__SHIFT 5u
#define Pin_Encoder_Sw__AG CYREG_PRT1_AG
#define Pin_Encoder_Sw__AMUX CYREG_PRT1_AMUX
#define Pin_Encoder_Sw__BIE CYREG_PRT1_BIE
#define Pin_Encoder_Sw__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_Encoder_Sw__BYP CYREG_PRT1_BYP
#define Pin_Encoder_Sw__CTL CYREG_PRT1_CTL
#define Pin_Encoder_Sw__DM0 CYREG_PRT1_DM0
#define Pin_Encoder_Sw__DM1 CYREG_PRT1_DM1
#define Pin_Encoder_Sw__DM2 CYREG_PRT1_DM2
#define Pin_Encoder_Sw__DR CYREG_PRT1_DR
#define Pin_Encoder_Sw__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_Encoder_Sw__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_Encoder_Sw__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_Encoder_Sw__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_Encoder_Sw__MASK 0x20u
#define Pin_Encoder_Sw__PORT 1u
#define Pin_Encoder_Sw__PRT CYREG_PRT1_PRT
#define Pin_Encoder_Sw__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_Encoder_Sw__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_Encoder_Sw__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_Encoder_Sw__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_Encoder_Sw__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_Encoder_Sw__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_Encoder_Sw__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_Encoder_Sw__PS CYREG_PRT1_PS
#define Pin_Encoder_Sw__SHIFT 5u
#define Pin_Encoder_Sw__SLW CYREG_PRT1_SLW

/* Status_Control */
#define Status_Control_sts_intr_sts_reg__0__MASK 0x01u
#define Status_Control_sts_intr_sts_reg__0__POS 0
#define Status_Control_sts_intr_sts_reg__1__MASK 0x02u
#define Status_Control_sts_intr_sts_reg__1__POS 1
#define Status_Control_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Status_Control_sts_intr_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define Status_Control_sts_intr_sts_reg__2__MASK 0x04u
#define Status_Control_sts_intr_sts_reg__2__POS 2
#define Status_Control_sts_intr_sts_reg__3__MASK 0x08u
#define Status_Control_sts_intr_sts_reg__3__POS 3
#define Status_Control_sts_intr_sts_reg__MASK 0x0Fu
#define Status_Control_sts_intr_sts_reg__MASK_REG CYREG_B1_UDB10_MSK
#define Status_Control_sts_intr_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Status_Control_sts_intr_sts_reg__STATUS_REG CYREG_B1_UDB10_ST

/* isr_LCD_Update */
#define isr_LCD_Update__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_LCD_Update__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_LCD_Update__INTC_MASK 0x20u
#define isr_LCD_Update__INTC_NUMBER 5u
#define isr_LCD_Update__INTC_PRIOR_NUM 7u
#define isr_LCD_Update__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define isr_LCD_Update__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_LCD_Update__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Control_Reg_Dir */
#define Control_Reg_Dir_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_Dir_Sync_ctrl_reg__0__POS 0
#define Control_Reg_Dir_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_Dir_Sync_ctrl_reg__1__POS 1
#define Control_Reg_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Control_Reg_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_Dir_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_Dir_Sync_ctrl_reg__2__POS 2
#define Control_Reg_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Control_Reg_Dir_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define Control_Reg_Dir_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define Control_Reg_Dir_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define Control_Reg_Dir_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define Control_Reg_Dir_Sync_ctrl_reg__MASK 0x07u
#define Control_Reg_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Control_Reg_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Control_Reg_Dir_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK

/* Clock_LCD_Update */
#define Clock_LCD_Update__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_LCD_Update__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_LCD_Update__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_LCD_Update__CFG2_SRC_SEL_MASK 0x07u
#define Clock_LCD_Update__INDEX 0x05u
#define Clock_LCD_Update__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_LCD_Update__PM_ACT_MSK 0x20u
#define Clock_LCD_Update__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_LCD_Update__PM_STBY_MSK 0x20u

/* Clock_Step_Pulse */
#define Clock_Step_Pulse__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_Step_Pulse__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_Step_Pulse__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_Step_Pulse__CFG2_SRC_SEL_MASK 0x07u
#define Clock_Step_Pulse__INDEX 0x01u
#define Clock_Step_Pulse__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_Step_Pulse__PM_ACT_MSK 0x02u
#define Clock_Step_Pulse__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_Step_Pulse__PM_STBY_MSK 0x02u

/* Control_Reg_Step */
#define Control_Reg_Step_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_Step_Sync_ctrl_reg__0__POS 0
#define Control_Reg_Step_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_Step_Sync_ctrl_reg__1__POS 1
#define Control_Reg_Step_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_Step_Sync_ctrl_reg__2__POS 2
#define Control_Reg_Step_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Control_Reg_Step_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB11_CTL
#define Control_Reg_Step_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define Control_Reg_Step_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB11_CTL
#define Control_Reg_Step_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define Control_Reg_Step_Sync_ctrl_reg__MASK 0x07u
#define Control_Reg_Step_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Control_Reg_Step_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Control_Reg_Step_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB11_MSK

/* Mist_Coolant_Pin */
#define Mist_Coolant_Pin__0__INTTYPE CYREG_PICU5_INTTYPE5
#define Mist_Coolant_Pin__0__MASK 0x20u
#define Mist_Coolant_Pin__0__PC CYREG_PRT5_PC5
#define Mist_Coolant_Pin__0__PORT 5u
#define Mist_Coolant_Pin__0__SHIFT 5u
#define Mist_Coolant_Pin__AG CYREG_PRT5_AG
#define Mist_Coolant_Pin__AMUX CYREG_PRT5_AMUX
#define Mist_Coolant_Pin__BIE CYREG_PRT5_BIE
#define Mist_Coolant_Pin__BIT_MASK CYREG_PRT5_BIT_MASK
#define Mist_Coolant_Pin__BYP CYREG_PRT5_BYP
#define Mist_Coolant_Pin__CTL CYREG_PRT5_CTL
#define Mist_Coolant_Pin__DM0 CYREG_PRT5_DM0
#define Mist_Coolant_Pin__DM1 CYREG_PRT5_DM1
#define Mist_Coolant_Pin__DM2 CYREG_PRT5_DM2
#define Mist_Coolant_Pin__DR CYREG_PRT5_DR
#define Mist_Coolant_Pin__INP_DIS CYREG_PRT5_INP_DIS
#define Mist_Coolant_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Mist_Coolant_Pin__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Mist_Coolant_Pin__LCD_EN CYREG_PRT5_LCD_EN
#define Mist_Coolant_Pin__MASK 0x20u
#define Mist_Coolant_Pin__PORT 5u
#define Mist_Coolant_Pin__PRT CYREG_PRT5_PRT
#define Mist_Coolant_Pin__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Mist_Coolant_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Mist_Coolant_Pin__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Mist_Coolant_Pin__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Mist_Coolant_Pin__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Mist_Coolant_Pin__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Mist_Coolant_Pin__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Mist_Coolant_Pin__PS CYREG_PRT5_PS
#define Mist_Coolant_Pin__SHIFT 5u
#define Mist_Coolant_Pin__SLW CYREG_PRT5_SLW

/* Flood_Coolant_Pin */
#define Flood_Coolant_Pin__0__INTTYPE CYREG_PICU5_INTTYPE4
#define Flood_Coolant_Pin__0__MASK 0x10u
#define Flood_Coolant_Pin__0__PC CYREG_PRT5_PC4
#define Flood_Coolant_Pin__0__PORT 5u
#define Flood_Coolant_Pin__0__SHIFT 4u
#define Flood_Coolant_Pin__AG CYREG_PRT5_AG
#define Flood_Coolant_Pin__AMUX CYREG_PRT5_AMUX
#define Flood_Coolant_Pin__BIE CYREG_PRT5_BIE
#define Flood_Coolant_Pin__BIT_MASK CYREG_PRT5_BIT_MASK
#define Flood_Coolant_Pin__BYP CYREG_PRT5_BYP
#define Flood_Coolant_Pin__CTL CYREG_PRT5_CTL
#define Flood_Coolant_Pin__DM0 CYREG_PRT5_DM0
#define Flood_Coolant_Pin__DM1 CYREG_PRT5_DM1
#define Flood_Coolant_Pin__DM2 CYREG_PRT5_DM2
#define Flood_Coolant_Pin__DR CYREG_PRT5_DR
#define Flood_Coolant_Pin__INP_DIS CYREG_PRT5_INP_DIS
#define Flood_Coolant_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Flood_Coolant_Pin__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Flood_Coolant_Pin__LCD_EN CYREG_PRT5_LCD_EN
#define Flood_Coolant_Pin__MASK 0x10u
#define Flood_Coolant_Pin__PORT 5u
#define Flood_Coolant_Pin__PRT CYREG_PRT5_PRT
#define Flood_Coolant_Pin__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Flood_Coolant_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Flood_Coolant_Pin__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Flood_Coolant_Pin__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Flood_Coolant_Pin__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Flood_Coolant_Pin__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Flood_Coolant_Pin__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Flood_Coolant_Pin__PS CYREG_PRT5_PS
#define Flood_Coolant_Pin__SHIFT 4u
#define Flood_Coolant_Pin__SLW CYREG_PRT5_SLW

/* Stepper_Enable_Pin */
#define Stepper_Enable_Pin__0__INTTYPE CYREG_PICU6_INTTYPE4
#define Stepper_Enable_Pin__0__MASK 0x10u
#define Stepper_Enable_Pin__0__PC CYREG_PRT6_PC4
#define Stepper_Enable_Pin__0__PORT 6u
#define Stepper_Enable_Pin__0__SHIFT 4u
#define Stepper_Enable_Pin__AG CYREG_PRT6_AG
#define Stepper_Enable_Pin__AMUX CYREG_PRT6_AMUX
#define Stepper_Enable_Pin__BIE CYREG_PRT6_BIE
#define Stepper_Enable_Pin__BIT_MASK CYREG_PRT6_BIT_MASK
#define Stepper_Enable_Pin__BYP CYREG_PRT6_BYP
#define Stepper_Enable_Pin__CTL CYREG_PRT6_CTL
#define Stepper_Enable_Pin__DM0 CYREG_PRT6_DM0
#define Stepper_Enable_Pin__DM1 CYREG_PRT6_DM1
#define Stepper_Enable_Pin__DM2 CYREG_PRT6_DM2
#define Stepper_Enable_Pin__DR CYREG_PRT6_DR
#define Stepper_Enable_Pin__INP_DIS CYREG_PRT6_INP_DIS
#define Stepper_Enable_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Stepper_Enable_Pin__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Stepper_Enable_Pin__LCD_EN CYREG_PRT6_LCD_EN
#define Stepper_Enable_Pin__MASK 0x10u
#define Stepper_Enable_Pin__PORT 6u
#define Stepper_Enable_Pin__PRT CYREG_PRT6_PRT
#define Stepper_Enable_Pin__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Stepper_Enable_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Stepper_Enable_Pin__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Stepper_Enable_Pin__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Stepper_Enable_Pin__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Stepper_Enable_Pin__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Stepper_Enable_Pin__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Stepper_Enable_Pin__PS CYREG_PRT6_PS
#define Stepper_Enable_Pin__SHIFT 4u
#define Stepper_Enable_Pin__SLW CYREG_PRT6_SLW

/* Control_Step_Enable */
#define Control_Step_Enable_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Step_Enable_Sync_ctrl_reg__0__POS 0
#define Control_Step_Enable_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Control_Step_Enable_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Control_Step_Enable_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Control_Step_Enable_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Control_Step_Enable_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Control_Step_Enable_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Control_Step_Enable_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Control_Step_Enable_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Control_Step_Enable_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Control_Step_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Control_Step_Enable_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB09_CTL
#define Control_Step_Enable_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Control_Step_Enable_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB09_CTL
#define Control_Step_Enable_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Control_Step_Enable_Sync_ctrl_reg__MASK 0x01u
#define Control_Step_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Control_Step_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Control_Step_Enable_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB09_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "PSoC_Grbl"
#define CY_VERSION "PSoC Creator  4.0"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 0
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_INTR_RISING 0x000000F8u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_TRACE_ENABLED 1
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define CyScBoostClk__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define CyScBoostClk__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define CyScBoostClk__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define CyScBoostClk__CFG2_SRC_SEL_MASK 0x07u
#define CyScBoostClk__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define CyScBoostClk__CFG3_PHASE_DLY_MASK 0x0Fu
#define CyScBoostClk__INDEX 0x00u
#define CyScBoostClk__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define CyScBoostClk__PM_ACT_MSK 0x01u
#define CyScBoostClk__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define CyScBoostClk__PM_STBY_MSK 0x01u
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
