arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_global_nets	num_routed_nets	
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	verilog/multiclock_output_and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	1.46	vpr	65.00 MiB		-1	-1	0.08	17308	1	0.04	-1	-1	31584	-1	-1	2	6	0	0	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	66564	6	1	16	17	2	10	9	17	17	289	-1	auto	26.4 MiB	0.01	128	30	162	45	109	8	65.0 MiB	0.00	0.00	2.32203	1.4327	-4.13089	-1.4327	0.805	0.21	2.6931e-05	1.6557e-05	0.000584509	0.000451852	-1	-1	-1	-1	20	95	2	1.34605e+07	107788	411619.	1424.29	0.15	0.00187029	0.00164769	24098	82050	-1	103	2	14	14	8045	3790	2.67718	0.805	-5.78255	-2.67718	-1.39285	-0.696976	535376.	1852.51	0.02	0.07	0.04	-1	-1	0.02	0.00128046	0.00121058	1	9	
timing/k6_frac_N10_frac_chain_mem32K_htree0_40nm.xml	verilog/and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	0.95	vpr	64.76 MiB		-1	-1	0.07	17312	1	0.02	-1	-1	29984	-1	-1	1	3	0	0	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	66316	3	1	5	6	1	4	5	13	13	169	-1	auto	26.5 MiB	0.00	38	25	12	5	6	1	64.8 MiB	0.00	0.00	1.12186	0.96686	-1.43992	-0.96686	0.96686	0.11	1.176e-05	7.373e-06	9.5504e-05	7.1942e-05	-1	-1	-1	-1	20	46	1	6.63067e+06	53894	227243.	1344.63	0.08	0.00102566	0.000948714	13251	44387	-1	49	1	4	4	2037	1117	1.60624	1.60624	-1.60624	-1.60624	-0.386566	-0.386566	294987.	1745.49	0.01	0.04	0.02	-1	-1	0.01	0.000916629	0.000875809	0	4	
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/multiclock_output_and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	1.43	vpr	65.00 MiB		-1	-1	0.08	17312	1	0.03	-1	-1	31592	-1	-1	2	6	0	0	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	66556	6	1	16	17	2	10	9	17	17	289	-1	auto	26.4 MiB	0.01	128	30	162	45	109	8	65.0 MiB	0.00	0.00	2.32504	1.43377	-4.13192	-1.43377	0.805	0.21	2.2762e-05	1.6724e-05	0.000573962	0.000444673	-1	-1	-1	-1	20	96	2	1.34605e+07	107788	424167.	1467.71	0.15	0.00187733	0.00165636	24098	84646	-1	93	2	14	14	7618	3614	2.36211	0.805	-5.14799	-2.36211	-1.39063	-0.695869	547923.	1895.93	0.02	0.07	0.04	-1	-1	0.02	0.0012306	0.00116318	1	9	
timing/k6_frac_N10_frac_chain_mem32K_htree0_routedCLK_40nm.xml	verilog/and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	0.98	vpr	64.72 MiB		-1	-1	0.06	17312	1	0.02	-1	-1	29240	-1	-1	1	3	0	0	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	66272	3	1	5	6	1	4	5	13	13	169	-1	auto	25.9 MiB	0.00	38	25	12	5	6	1	64.7 MiB	0.00	0.00	1.12186	0.96686	-1.43992	-0.96686	0.96686	0.11	2.7322e-05	6.969e-06	0.000108399	6.8796e-05	-1	-1	-1	-1	20	50	1	6.63067e+06	53894	235789.	1395.20	0.08	0.00104947	0.000960311	13251	46155	-1	48	1	4	4	2008	1087	1.59583	1.59583	-1.59583	-1.59583	-0.386566	-0.386566	303533.	1796.05	0.01	0.04	0.02	-1	-1	0.01	0.000933815	0.000894029	0	4	
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	verilog/multiclock_output_and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	1.43	vpr	65.00 MiB		-1	-1	0.08	17308	1	0.03	-1	-1	31608	-1	-1	2	6	0	0	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	66560	6	1	16	17	2	10	9	17	17	289	-1	auto	26.8 MiB	0.01	128	30	162	45	109	8	65.0 MiB	0.00	0.00	2.32203	1.4327	-4.13089	-1.4327	0.805	0.21	2.2521e-05	1.65e-05	0.000581369	0.000454157	-1	-1	-1	-1	20	573	2	1.34605e+07	107788	408865.	1414.76	0.14	0.00184821	0.00163011	24098	82150	-1	581	2	13	13	6290	3262	3.57936	0.805	-7.58692	-3.57936	-3.19721	-1.59916	532630.	1843.01	0.02	0.07	0.04	-1	-1	0.02	0.00119849	0.00113118	1	9	
timing/k6_frac_N10_frac_chain_mem32K_htree0short_40nm.xml	verilog/and_latch.v	common_--target_utilization_0.01_--two_stage_clock_routing_-read_vpr_constraints_tasks/regression_tests/vtr_reg_strong/strong_routing_constraints/multi_clock_routing_constraints.xml_--clock_modeling_dedicated_network	1.00	vpr	65.00 MiB		-1	-1	0.07	17308	1	0.02	-1	-1	29972	-1	-1	1	3	0	0	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	66560	3	1	5	6	1	4	5	13	13	169	-1	auto	26.8 MiB	0.00	38	25	12	5	6	1	65.0 MiB	0.00	0.00	1.12186	0.96686	-1.43992	-0.96686	0.96686	0.12	1.2422e-05	7.808e-06	9.6046e-05	7.2011e-05	-1	-1	-1	-1	20	177	1	6.63067e+06	53894	225153.	1332.26	0.08	0.00102812	0.000944896	13251	44463	-1	180	1	4	4	885	322	2.22548	2.22548	-2.22548	-2.22548	-1.0058	-1.0058	292904.	1733.16	0.01	0.04	0.02	-1	-1	0.01	0.000967633	0.00090832	0	4	
