verilog xil_defaultlib --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/ec67/hdl" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/8c62/hdl" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ip/fft_8pt_bd_processing_system7_0_0" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/1ddd/hdl/verilog" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/b2d0/hdl/verilog" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/8713/hdl" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/1b7e/hdl/verilog" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/122e/hdl/verilog" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/6887/hdl/verilog" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/9623/hdl/verilog" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_processing_system7_0_0/sim/fft_8pt_bd_processing_system7_0_0.v" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/sim/bd_b8a1.v" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_0/sim/bd_b8a1_one_0.v" \

sv xil_defaultlib --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/ec67/hdl" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/8c62/hdl" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ip/fft_8pt_bd_processing_system7_0_0" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/1ddd/hdl/verilog" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/b2d0/hdl/verilog" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/8713/hdl" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/1b7e/hdl/verilog" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/122e/hdl/verilog" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/6887/hdl/verilog" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/9623/hdl/verilog" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_2/sim/bd_b8a1_arsw_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_3/sim/bd_b8a1_rsw_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_4/sim/bd_b8a1_awsw_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_5/sim/bd_b8a1_wsw_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_6/sim/bd_b8a1_bsw_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_7/sim/bd_b8a1_s00mmu_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_8/sim/bd_b8a1_s00tr_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_9/sim/bd_b8a1_s00sic_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_10/sim/bd_b8a1_s00a2s_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_11/sim/bd_b8a1_sarn_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_12/sim/bd_b8a1_srn_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_13/sim/bd_b8a1_s01mmu_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_14/sim/bd_b8a1_s01tr_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_15/sim/bd_b8a1_s01sic_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_16/sim/bd_b8a1_s01a2s_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_17/sim/bd_b8a1_sawn_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_18/sim/bd_b8a1_swn_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_19/sim/bd_b8a1_sbn_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_20/sim/bd_b8a1_m00s2a_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_21/sim/bd_b8a1_m00arn_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_22/sim/bd_b8a1_m00rn_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_23/sim/bd_b8a1_m00awn_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_24/sim/bd_b8a1_m00wn_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_25/sim/bd_b8a1_m00bn_0.sv" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/bd_0/ip/ip_26/sim/bd_b8a1_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/ec67/hdl" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/8c62/hdl" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ip/fft_8pt_bd_processing_system7_0_0" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/1ddd/hdl/verilog" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/b2d0/hdl/verilog" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/8713/hdl" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/1b7e/hdl/verilog" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/122e/hdl/verilog" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/6887/hdl/verilog" --include "../../../../proj_one_div_1p5_plus_fft_x_sub_1p5.srcs/sources_1/bd/fft_8pt_bd/ipshared/9623/hdl/verilog" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axi_smc_0/sim/fft_8pt_bd_axi_smc_0.v" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_xlconstant_0_0/sim/fft_8pt_bd_xlconstant_0_0.v" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_xlconstant_1_0/sim/fft_8pt_bd_xlconstant_1_0.v" \
"../../../bd/fft_8pt_bd/sim/fft_8pt_bd.v" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_auto_pc_0/sim/fft_8pt_bd_auto_pc_0.v" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_xlconstant_2_0/sim/fft_8pt_bd_xlconstant_2_0.v" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axis_dwidth_converter_0_0/sim/fft_8pt_bd_axis_dwidth_converter_0_0.v" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_axis_dwidth_converter_1_0/sim/fft_8pt_bd_axis_dwidth_converter_1_0.v" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_system_ila_0_0/bd_0/ip/ip_0/sim/bd_8af0_ila_lib_0.v" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_system_ila_0_0/bd_0/ip/ip_1/bd_8af0_g_inst_0_gigantic_mux.v" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_system_ila_0_0/bd_0/ip/ip_1/sim/bd_8af0_g_inst_0.v" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_system_ila_0_0/bd_0/sim/bd_8af0.v" \
"../../../bd/fft_8pt_bd/ip/fft_8pt_bd_system_ila_0_0/sim/fft_8pt_bd_system_ila_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
