
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13108 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 291.078 ; gain = 81.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 327.504 ; gain = 118.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 327.504 ; gain = 118.063
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:51]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 595.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.086 ; gain = 385.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.086 ; gain = 385.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7164-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.086 ; gain = 385.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.086 ; gain = 385.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.086 ; gain = 385.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 608.297 ; gain = 398.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 608.297 ; gain = 398.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 617.984 ; gain = 408.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.984 ; gain = 408.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.984 ; gain = 408.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.984 ; gain = 408.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.984 ; gain = 408.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.984 ; gain = 408.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.984 ; gain = 408.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    12|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.984 ; gain = 408.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 617.984 ; gain = 132.070
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.984 ; gain = 408.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 637.539 ; gain = 426.105
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 637.539 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 11:40:10 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 290.496 ; gain = 80.641
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 327.914 ; gain = 118.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 327.914 ; gain = 118.059
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:51]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 594.781 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 594.781 ; gain = 384.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 594.781 ; gain = 384.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6748-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 594.781 ; gain = 384.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 594.781 ; gain = 384.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 594.781 ; gain = 384.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 608.266 ; gain = 398.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 608.266 ; gain = 398.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.902 ; gain = 408.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.902 ; gain = 408.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.902 ; gain = 408.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.902 ; gain = 408.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.902 ; gain = 408.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.902 ; gain = 408.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.902 ; gain = 408.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    12|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.902 ; gain = 408.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 617.902 ; gain = 133.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 617.902 ; gain = 408.047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 637.426 ; gain = 425.648
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 637.426 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 11:57:14 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 290.797 ; gain = 80.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 328.211 ; gain = 118.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 328.211 ; gain = 118.184
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:51]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 594.797 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 594.797 ; gain = 384.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 594.797 ; gain = 384.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11356-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 594.797 ; gain = 384.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 594.797 ; gain = 384.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 594.797 ; gain = 384.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 608.188 ; gain = 398.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 608.188 ; gain = 398.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.828 ; gain = 407.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 617.828 ; gain = 407.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 617.828 ; gain = 407.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 617.828 ; gain = 407.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 617.828 ; gain = 407.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 617.828 ; gain = 407.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 617.828 ; gain = 407.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    12|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 617.828 ; gain = 407.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 617.828 ; gain = 133.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 617.828 ; gain = 407.801
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 637.383 ; gain = 426.293
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 637.383 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 12:21:31 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4004 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 290.223 ; gain = 80.391
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 327.645 ; gain = 117.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 327.645 ; gain = 117.813
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:51]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 595.512 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.512 ; gain = 385.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.512 ; gain = 385.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-8996-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.512 ; gain = 385.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.512 ; gain = 385.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.512 ; gain = 385.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 608.090 ; gain = 398.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 608.090 ; gain = 398.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 617.727 ; gain = 407.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.727 ; gain = 407.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.727 ; gain = 407.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.727 ; gain = 407.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.727 ; gain = 407.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.727 ; gain = 407.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.727 ; gain = 407.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    12|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.727 ; gain = 407.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 617.727 ; gain = 132.383
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.727 ; gain = 407.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 637.250 ; gain = 425.508
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 637.250 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 12:37:10 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8996 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 290.645 ; gain = 80.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 328.043 ; gain = 117.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 328.043 ; gain = 117.934
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:51]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 595.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.270 ; gain = 385.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.270 ; gain = 385.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6968-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.270 ; gain = 385.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.270 ; gain = 385.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 595.270 ; gain = 385.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 608.168 ; gain = 398.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 608.168 ; gain = 398.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 617.855 ; gain = 407.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.855 ; gain = 407.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.855 ; gain = 407.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.855 ; gain = 407.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.855 ; gain = 407.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.855 ; gain = 407.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.855 ; gain = 407.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    12|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.855 ; gain = 407.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 617.855 ; gain = 132.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.855 ; gain = 407.746
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 637.383 ; gain = 426.273
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 637.383 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 13:04:43 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 291.684 ; gain = 81.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 328.230 ; gain = 118.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 328.230 ; gain = 118.148
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:51]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 594.844 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 594.844 ; gain = 384.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 594.844 ; gain = 384.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9652-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 594.844 ; gain = 384.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 594.844 ; gain = 384.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 594.844 ; gain = 384.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 608.508 ; gain = 398.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 608.508 ; gain = 398.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 618.215 ; gain = 408.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.215 ; gain = 408.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.215 ; gain = 408.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.215 ; gain = 408.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.215 ; gain = 408.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.215 ; gain = 408.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.215 ; gain = 408.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    12|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.215 ; gain = 408.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 618.215 ; gain = 133.566
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.215 ; gain = 408.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 637.766 ; gain = 426.699
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 637.766 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 13:22:04 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1700 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 291.035 ; gain = 81.527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 327.461 ; gain = 117.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 327.461 ; gain = 117.953
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:51]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 595.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.027 ; gain = 385.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.027 ; gain = 385.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2652-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.027 ; gain = 385.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.027 ; gain = 385.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.027 ; gain = 385.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 608.172 ; gain = 398.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 608.172 ; gain = 398.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 617.859 ; gain = 408.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 617.859 ; gain = 408.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 617.859 ; gain = 408.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 617.859 ; gain = 408.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 617.859 ; gain = 408.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.859 ; gain = 408.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.859 ; gain = 408.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    12|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.859 ; gain = 408.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 617.859 ; gain = 132.027
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.859 ; gain = 408.352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 637.387 ; gain = 425.891
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 637.387 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 13:38:16 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 290.215 ; gain = 80.066
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 327.641 ; gain = 117.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 327.641 ; gain = 117.492
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:51]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 595.348 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.348 ; gain = 385.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.348 ; gain = 385.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10780-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.348 ; gain = 385.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.348 ; gain = 385.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.348 ; gain = 385.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 608.039 ; gain = 397.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 608.039 ; gain = 397.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 617.723 ; gain = 407.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 617.723 ; gain = 407.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 617.723 ; gain = 407.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 617.723 ; gain = 407.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 617.723 ; gain = 407.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 617.723 ; gain = 407.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 617.723 ; gain = 407.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    12|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 617.723 ; gain = 407.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 617.723 ; gain = 132.297
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 617.723 ; gain = 407.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 637.250 ; gain = 426.113
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 637.250 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 13:51:34 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 291.324 ; gain = 81.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 327.828 ; gain = 118.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 327.828 ; gain = 118.016
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:51]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 595.402 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.402 ; gain = 385.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.402 ; gain = 385.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10164-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.402 ; gain = 385.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.402 ; gain = 385.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.402 ; gain = 385.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 608.426 ; gain = 398.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 608.426 ; gain = 398.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 618.133 ; gain = 408.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.133 ; gain = 408.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.133 ; gain = 408.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.133 ; gain = 408.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.133 ; gain = 408.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.133 ; gain = 408.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.133 ; gain = 408.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    12|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.133 ; gain = 408.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 618.133 ; gain = 132.910
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.133 ; gain = 408.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 637.691 ; gain = 425.949
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 637.691 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 13:59:23 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9176 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 290.391 ; gain = 80.719
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 327.813 ; gain = 118.141
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 327.813 ; gain = 118.141
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:51]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 595.090 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.090 ; gain = 385.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.090 ; gain = 385.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2412-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.090 ; gain = 385.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.090 ; gain = 385.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.090 ; gain = 385.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 608.313 ; gain = 398.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 608.313 ; gain = 398.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 618.000 ; gain = 408.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.000 ; gain = 408.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.000 ; gain = 408.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.000 ; gain = 408.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.000 ; gain = 408.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.000 ; gain = 408.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.000 ; gain = 408.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    12|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.000 ; gain = 408.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 618.000 ; gain = 132.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.000 ; gain = 408.328
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 637.551 ; gain = 425.789
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 637.551 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 14:10:09 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1700 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 290.742 ; gain = 80.605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 328.141 ; gain = 118.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 328.141 ; gain = 118.004
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:51]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 594.777 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 594.777 ; gain = 384.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 594.777 ; gain = 384.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6432-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 594.777 ; gain = 384.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 594.777 ; gain = 384.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 594.777 ; gain = 384.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 607.840 ; gain = 397.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 607.840 ; gain = 397.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 617.484 ; gain = 407.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 617.484 ; gain = 407.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 617.484 ; gain = 407.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 617.484 ; gain = 407.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 617.484 ; gain = 407.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 617.484 ; gain = 407.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 617.484 ; gain = 407.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    12|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 617.484 ; gain = 407.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 617.484 ; gain = 132.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 617.484 ; gain = 407.348
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 638.016 ; gain = 426.898
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 638.016 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 14:20:18 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12700 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 290.551 ; gain = 81.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 327.977 ; gain = 118.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 327.977 ; gain = 118.578
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:51]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 595.508 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.508 ; gain = 386.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.508 ; gain = 386.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-11060-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.508 ; gain = 386.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.508 ; gain = 386.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.508 ; gain = 386.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 608.387 ; gain = 398.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 608.387 ; gain = 398.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 618.027 ; gain = 408.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.027 ; gain = 408.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.027 ; gain = 408.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.027 ; gain = 408.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.027 ; gain = 408.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.027 ; gain = 408.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.027 ; gain = 408.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    12|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.027 ; gain = 408.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 618.027 ; gain = 131.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 618.027 ; gain = 408.629
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 637.586 ; gain = 426.145
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 637.586 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 14:33:42 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8928 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 290.750 ; gain = 80.617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 328.148 ; gain = 118.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 328.148 ; gain = 118.016
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:51]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 595.402 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.402 ; gain = 385.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.402 ; gain = 385.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7800-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.402 ; gain = 385.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.402 ; gain = 385.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 595.402 ; gain = 385.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 608.035 ; gain = 397.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 608.035 ; gain = 397.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.680 ; gain = 407.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.680 ; gain = 407.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.680 ; gain = 407.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.680 ; gain = 407.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.680 ; gain = 407.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.680 ; gain = 407.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.680 ; gain = 407.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    12|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.680 ; gain = 407.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 617.680 ; gain = 132.164
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.680 ; gain = 407.547
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 637.230 ; gain = 426.113
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 637.230 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 14:57:50 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9920 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 290.984 ; gain = 81.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 327.484 ; gain = 117.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 327.484 ; gain = 117.871
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:51]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 594.453 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 594.453 ; gain = 384.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 594.453 ; gain = 384.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9740-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 594.453 ; gain = 384.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 594.453 ; gain = 384.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 594.453 ; gain = 384.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 608.145 ; gain = 398.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 608.145 ; gain = 398.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 617.852 ; gain = 408.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.852 ; gain = 408.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.852 ; gain = 408.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.852 ; gain = 408.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.852 ; gain = 408.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.852 ; gain = 408.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.852 ; gain = 408.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    12|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.852 ; gain = 408.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 617.852 ; gain = 132.277
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.852 ; gain = 408.238
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 637.379 ; gain = 425.703
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 637.379 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 15:07:05 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3164 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 290.602 ; gain = 80.441
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 328.020 ; gain = 117.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 328.020 ; gain = 117.859
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:51]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 594.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 594.766 ; gain = 384.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 594.766 ; gain = 384.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2632-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 594.766 ; gain = 384.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 594.766 ; gain = 384.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 594.766 ; gain = 384.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 608.281 ; gain = 398.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 608.281 ; gain = 398.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 617.965 ; gain = 407.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.965 ; gain = 407.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.965 ; gain = 407.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.965 ; gain = 407.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.965 ; gain = 407.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.965 ; gain = 407.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.965 ; gain = 407.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    12|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.965 ; gain = 407.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 617.965 ; gain = 133.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.965 ; gain = 407.805
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 637.520 ; gain = 426.320
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 637.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 15:23:06 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8500 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 291.133 ; gain = 81.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 327.531 ; gain = 118.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 327.531 ; gain = 118.020
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:51]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 595.438 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 595.438 ; gain = 385.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 595.438 ; gain = 385.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-6476-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 595.438 ; gain = 385.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 595.438 ; gain = 385.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 595.438 ; gain = 385.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 608.199 ; gain = 398.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 608.199 ; gain = 398.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 617.891 ; gain = 408.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 617.891 ; gain = 408.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 617.891 ; gain = 408.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 617.891 ; gain = 408.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 617.891 ; gain = 408.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 617.891 ; gain = 408.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 617.891 ; gain = 408.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    12|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 617.891 ; gain = 408.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 617.891 ; gain = 131.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 617.891 ; gain = 408.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 637.434 ; gain = 425.848
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 637.434 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 15:35:10 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 291.063 ; gain = 81.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 327.473 ; gain = 118.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 327.473 ; gain = 118.078
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:51]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 595.066 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 595.066 ; gain = 385.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 595.066 ; gain = 385.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-1960-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 595.066 ; gain = 385.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 595.066 ; gain = 385.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 595.066 ; gain = 385.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 608.125 ; gain = 398.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 608.125 ; gain = 398.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 617.770 ; gain = 408.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 617.770 ; gain = 408.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 617.770 ; gain = 408.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 617.770 ; gain = 408.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 617.770 ; gain = 408.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 617.770 ; gain = 408.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 617.770 ; gain = 408.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    12|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 617.770 ; gain = 408.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 617.770 ; gain = 131.828
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 617.770 ; gain = 408.375
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 637.320 ; gain = 425.898
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 637.320 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 15:55:39 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3308 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 291.246 ; gain = 81.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 327.711 ; gain = 118.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 327.711 ; gain = 118.000
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:39]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:51]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 595.223 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 595.223 ; gain = 385.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 595.223 ; gain = 385.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-9132-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 595.223 ; gain = 385.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 595.223 ; gain = 385.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 595.223 ; gain = 385.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 608.566 ; gain = 398.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 608.566 ; gain = 398.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 618.258 ; gain = 408.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 618.258 ; gain = 408.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 618.258 ; gain = 408.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 618.258 ; gain = 408.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 618.258 ; gain = 408.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 618.258 ; gain = 408.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 618.258 ; gain = 408.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    12|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 618.258 ; gain = 408.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 618.258 ; gain = 131.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 618.258 ; gain = 408.547
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 637.809 ; gain = 426.137
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 637.809 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 16:16:06 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 290.980 ; gain = 80.832
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 328.328 ; gain = 118.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 328.328 ; gain = 118.180
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:43]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:48]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:56]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 595.109 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.109 ; gain = 384.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.109 ; gain = 384.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-7400-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.109 ; gain = 384.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 595.109 ; gain = 384.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 595.109 ; gain = 384.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 608.320 ; gain = 398.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 608.320 ; gain = 398.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 617.973 ; gain = 407.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.973 ; gain = 407.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.973 ; gain = 407.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.973 ; gain = 407.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.973 ; gain = 407.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.973 ; gain = 407.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.973 ; gain = 407.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
|4     |IBUF                    |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    13|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 617.973 ; gain = 407.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 617.973 ; gain = 133.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 617.973 ; gain = 407.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 636.465 ; gain = 425.324
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 636.465 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 16:39:22 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 290.934 ; gain = 80.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 328.273 ; gain = 118.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 328.273 ; gain = 118.066
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:43]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:48]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:56]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 594.898 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 594.898 ; gain = 384.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 594.898 ; gain = 384.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-2616-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 594.898 ; gain = 384.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 594.898 ; gain = 384.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 594.898 ; gain = 384.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 607.902 ; gain = 397.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 607.902 ; gain = 397.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 617.555 ; gain = 407.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 617.555 ; gain = 407.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 617.555 ; gain = 407.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 617.555 ; gain = 407.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 617.555 ; gain = 407.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 617.555 ; gain = 407.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 617.555 ; gain = 407.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
|4     |IBUF                    |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    13|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 617.555 ; gain = 407.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 617.555 ; gain = 132.813
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 617.555 ; gain = 407.348
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 635.996 ; gain = 424.793
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 635.996 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 18:44:10 2020...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/STUDIA/PUF/hdmi1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 290.695 ; gain = 80.559
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_1' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_1' (1#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/realtime/design_1_clk_wiz_0_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'design_1_clk_wiz_0_1' requires 5 connections, but only 4 given [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:43]
INFO: [Synth 8-638] synthesizing module 'design_1_top_mine_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_top_mine_0_0' (2#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/realtime/design_1_top_mine_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (3#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/realtime/design_1_xlconstant_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 328.051 ; gain = 117.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 328.051 ; gain = 117.914
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_1' instantiated as 'design_1_i/clk_wiz_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:43]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_top_mine_0_0' instantiated as 'design_1_i/top_mine_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:48]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/sources_1/bd/design_1/hdl/design_1.v:56]
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc] for cell 'design_1_i/top_mine_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp_2/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/STUDIA/PUF/niegotowiec/niegotowiec.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 594.980 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 594.980 ; gain = 384.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 594.980 ; gain = 384.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_n. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_clk_p. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_n[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[0]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[1]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_tx_p[2]. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp/design_1_top_mine_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/.Xil/Vivado-10500-DESKTOP-MQ85KLP/dcp_3/design_1_clk_wiz_0_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/top_mine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 594.980 ; gain = 384.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 594.980 ; gain = 384.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 594.980 ; gain = 384.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/clk_TMDS' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_n' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_n/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/top_mine_0/hdmi_tx_clk_p' to pin 'design_1_i/top_mine_0/bbstub_hdmi_tx_clk_p/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 607.805 ; gain = 397.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 607.805 ; gain = 397.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 617.453 ; gain = 407.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 617.453 ; gain = 407.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 617.453 ; gain = 407.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 617.453 ; gain = 407.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 617.453 ; gain = 407.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 617.453 ; gain = 407.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 617.453 ; gain = 407.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_clk_wiz_0_1    |         1|
|2     |design_1_top_mine_0_0   |         1|
|3     |design_1_xlconstant_0_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_clk_wiz_0_1    |     1|
|2     |design_1_top_mine_0_0   |     1|
|3     |design_1_xlconstant_0_0 |     1|
|4     |IBUF                    |     1|
+------+------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    13|
|2     |  design_1_i |design_1 |    12|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 617.453 ; gain = 407.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 617.453 ; gain = 132.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 617.453 ; gain = 407.316
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 635.863 ; gain = 424.719
INFO: [Common 17-1381] The checkpoint 'E:/STUDIA/PUF/niegotowiec/niegotowiec.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 635.863 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 13 19:01:38 2020...
