#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May  5 22:52:08 2025
# Process ID: 127023
# Current directory: /home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.runs/synth_1
# Command line: vivado -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: /home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.runs/synth_1/main.vds
# Journal file: /home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 127044
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2377.973 ; gain = 0.000 ; free physical = 1702 ; free virtual = 25236
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-2489] overwriting existing secondary unit behavioral [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:52]
INFO: [Synth 8-638] synthesizing module 'main' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/main.vhd:43]
	Parameter const_CLK_syst_MHz bound to: 125 - type: integer 
INFO: [Synth 8-3491] module 'synchro_module_v2' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/synchro_module_v2.vhd:40' bound to instance 'inst_synch' of component 'synchro_module_v2' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/main.vhd:156]
INFO: [Synth 8-638] synthesizing module 'synchro_module_v2' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/synchro_module_v2.vhd:49]
	Parameter const_CLK_syst_MHz bound to: 125 - type: integer 
INFO: [Synth 8-113] binding component instance 'ClockBuffer' to cell 'BUFG' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/synchro_module_v2.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'synchro_module_v2' (1#1) [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/synchro_module_v2.vhd:49]
INFO: [Synth 8-3491] module 'septSegments_Top' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/seven_segments/septSegments_Top.vhd:46' bound to instance 'inst_aff' of component 'septSegments_Top' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/main.vhd:164]
INFO: [Synth 8-638] synthesizing module 'septSegments_Top' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/seven_segments/septSegments_Top.vhd:57]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'septSegments_encodeur' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/seven_segments/septSegments_encodeur.vhd:44' bound to instance 'inst_segm_lsb' of component 'septSegments_encodeur' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/seven_segments/septSegments_Top.vhd:80]
INFO: [Synth 8-638] synthesizing module 'septSegments_encodeur' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:52]
INFO: [Synth 8-226] default block is never used [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'septSegments_encodeur' (2#1) [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd:52]
INFO: [Synth 8-3491] module 'septSegments_encodeur' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/seven_segments/septSegments_encodeur.vhd:44' bound to instance 'inst_segm_msb' of component 'septSegments_encodeur' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/seven_segments/septSegments_Top.vhd:87]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'septSegments_refreshPmod' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/seven_segments/septSegments_refreshPmod.vhd:19' bound to instance 'inst_refresh' of component 'septSegments_refreshPmod' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/seven_segments/septSegments_Top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'septSegments_refreshPmod' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/seven_segments/septSegments_refreshPmod.vhd:29]
	Parameter const_CLK_MHz bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'septSegments_refreshPmod' (3#1) [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/seven_segments/septSegments_refreshPmod.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'septSegments_Top' (4#1) [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/seven_segments/septSegments_Top.vhd:57]
INFO: [Synth 8-3491] module 'thermo2bin' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/thermo2bin/thermo2bin.vhd:4' bound to instance 'thermobin' of component 'thermo2bin' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/main.vhd:174]
INFO: [Synth 8-638] synthesizing module 'thermo2bin' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/thermo2bin/thermo2bin.vhd:18]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder.vhd:4' bound to instance 'adder_0_1' of component 'full_adder' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/thermo2bin/thermo2bin.vhd:52]
INFO: [Synth 8-638] synthesizing module 'full_adder' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (5#1) [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder.vhd:14]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder.vhd:4' bound to instance 'adder_2_3' of component 'full_adder' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/thermo2bin/thermo2bin.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder.vhd:4' bound to instance 'adder_4_5' of component 'full_adder' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/thermo2bin/thermo2bin.vhd:70]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder.vhd:4' bound to instance 'adder_6_7' of component 'full_adder' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/thermo2bin/thermo2bin.vhd:79]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder.vhd:4' bound to instance 'adder_8_9' of component 'full_adder' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/thermo2bin/thermo2bin.vhd:88]
INFO: [Synth 8-3491] module 'full_adder' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder.vhd:4' bound to instance 'adder_10_11' of component 'full_adder' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/thermo2bin/thermo2bin.vhd:97]
INFO: [Synth 8-3491] module 'full_adder_4bit' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder_4bit.vhd:4' bound to instance 'adder_10_32' of component 'full_adder_4bit' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/thermo2bin/thermo2bin.vhd:109]
INFO: [Synth 8-638] synthesizing module 'full_adder_4bit' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder_4bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'full_adder_4bit' (6#1) [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder_4bit.vhd:14]
INFO: [Synth 8-3491] module 'full_adder_4bit' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder_4bit.vhd:4' bound to instance 'adder_54_76' of component 'full_adder_4bit' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/thermo2bin/thermo2bin.vhd:119]
INFO: [Synth 8-3491] module 'full_adder_4bit' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder_4bit.vhd:4' bound to instance 'adder_98_1110' of component 'full_adder_4bit' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/thermo2bin/thermo2bin.vhd:129]
INFO: [Synth 8-3491] module 'full_adder_4bit' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder_4bit.vhd:4' bound to instance 'adder_3210_7654' of component 'full_adder_4bit' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/thermo2bin/thermo2bin.vhd:138]
INFO: [Synth 8-3491] module 'full_adder_4bit' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder_4bit.vhd:4' bound to instance 'adder_81' of component 'full_adder_4bit' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/thermo2bin/thermo2bin.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'thermo2bin' (7#1) [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/thermo2bin/thermo2bin.vhd:18]
WARNING: [Synth 8-5640] Port 'adcbini' is missing in component declaration [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/main.vhd:100]
WARNING: [Synth 8-5640] Port 'a2_3i' is missing in component declaration [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/main.vhd:100]
INFO: [Synth 8-3491] module 'scaler2_3' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/leds/scaler2-3.vhd:33' bound to instance 'pmodled_scale' of component 'scaler2_3' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/main.vhd:181]
INFO: [Synth 8-638] synthesizing module 'scaler2_3' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/leds/scaler2-3.vhd:40]
INFO: [Synth 8-3491] module 'Add4bits' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/new/Add4bits.vhd:34' bound to instance 'Add4bits_instance' of component 'Add4bits' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/leds/scaler2-3.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Add4bits' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/new/Add4bits.vhd:42]
INFO: [Synth 8-3491] module 'Add1bitB' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/new/Add1bitB.vhd:34' bound to instance 'U0' of component 'Add1bitB' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/new/Add4bits.vhd:66]
INFO: [Synth 8-638] synthesizing module 'Add1bitB' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/new/Add1bitB.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Add1bitB' (8#1) [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/new/Add1bitB.vhd:42]
INFO: [Synth 8-3491] module 'Add1bitB' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/new/Add1bitB.vhd:34' bound to instance 'U1' of component 'Add1bitB' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/new/Add4bits.vhd:74]
INFO: [Synth 8-3491] module 'Add1bitA' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/new/lab1.vhd:34' bound to instance 'U2' of component 'Add1bitA' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/new/Add4bits.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Add1bitA' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/new/lab1.vhd:42]
INFO: [Synth 8-226] default block is never used [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/new/lab1.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'Add1bitA' (9#1) [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/new/lab1.vhd:42]
INFO: [Synth 8-3491] module 'Add1bitA' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/new/lab1.vhd:34' bound to instance 'U3' of component 'Add1bitA' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/new/Add4bits.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'Add4bits' (10#1) [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/new/Add4bits.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'scaler2_3' (11#1) [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/leds/scaler2-3.vhd:40]
INFO: [Synth 8-3491] module 'decoder3_8' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/leds/decoder3_8.vhd:4' bound to instance 'pmodled_decode' of component 'decoder3_8' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/main.vhd:187]
INFO: [Synth 8-638] synthesizing module 'decoder3_8' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/leds/decoder3_8.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'decoder3_8' (12#1) [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/leds/decoder3_8.vhd:11]
INFO: [Synth 8-3491] module 'parity' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/parity.vhd:4' bound to instance 'pmodled_parity' of component 'parity' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/main.vhd:193]
INFO: [Synth 8-638] synthesizing module 'parity' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/parity.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'parity' (13#1) [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/parity.vhd:12]
INFO: [Synth 8-3491] module 'bin2bcd' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/bin2bcd/bin2bcd.vhd:4' bound to instance 'seven_seg_bin2bcd' of component 'bin2bcd' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/main.vhd:200]
INFO: [Synth 8-638] synthesizing module 'bin2bcd' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/bin2bcd/bin2bcd.vhd:16]
INFO: [Synth 8-3491] module 'bin2bcd_non_signed' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/bin2bcd/non_signed.vhd:4' bound to instance 'non_signed' of component 'bin2bcd_non_signed' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/bin2bcd/bin2bcd.vhd:49]
INFO: [Synth 8-638] synthesizing module 'bin2bcd_non_signed' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/bin2bcd/non_signed.vhd:13]
INFO: [Synth 8-3491] module 'full_adder_4bit' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder_4bit.vhd:4' bound to instance 'substract10' of component 'full_adder_4bit' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/bin2bcd/non_signed.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'bin2bcd_non_signed' (14#1) [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/bin2bcd/non_signed.vhd:13]
INFO: [Synth 8-3491] module 'full_adder_4bit' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder_4bit.vhd:4' bound to instance 'substract5' of component 'full_adder_4bit' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/bin2bcd/bin2bcd.vhd:56]
INFO: [Synth 8-638] synthesizing module 'full_adder_4bit__parameterized2' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder_4bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'full_adder_4bit__parameterized2' (14#1) [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder_4bit.vhd:14]
INFO: [Synth 8-3491] module 'bin2bcd_signed' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/bin2bcd/signed.vhd:4' bound to instance 'signed' of component 'bin2bcd_signed' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/bin2bcd/bin2bcd.vhd:65]
INFO: [Synth 8-638] synthesizing module 'bin2bcd_signed' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/bin2bcd/signed.vhd:13]
INFO: [Synth 8-3491] module 'full_adder_4bit' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/utils/full_adder_4bit.vhd:4' bound to instance 'substract10' of component 'full_adder_4bit' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/bin2bcd/signed.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'bin2bcd_signed' (15#1) [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/bin2bcd/signed.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'bin2bcd' (16#1) [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/bin2bcd/bin2bcd.vhd:16]
INFO: [Synth 8-3491] module 'multiplexer' declared at '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/seven_segments/multiplexer.vhd:4' bound to instance 'seven_seg_mux' of component 'multiplexer' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/main.vhd:209]
INFO: [Synth 8-638] synthesizing module 'multiplexer' [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/seven_segments/multiplexer.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'multiplexer' (17#1) [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/seven_segments/multiplexer.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'main' (18#1) [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/sources_1/imports/VHDL/main.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2377.973 ; gain = 0.000 ; free physical = 1580 ; free virtual = 25114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2377.973 ; gain = 0.000 ; free physical = 2298 ; free virtual = 25833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2377.973 ; gain = 0.000 ; free physical = 2298 ; free virtual = 25833
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2377.973 ; gain = 0.000 ; free physical = 2302 ; free virtual = 25837
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'o_DEL2'. [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_DEL3'. [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.srcs/constrs_1/imports/contraintes/AppCombi_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2440.031 ; gain = 0.000 ; free physical = 2254 ; free virtual = 25789
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2440.031 ; gain = 0.000 ; free physical = 2254 ; free virtual = 25789
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2440.031 ; gain = 62.059 ; free physical = 2288 ; free virtual = 25823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2440.031 ; gain = 62.059 ; free physical = 2288 ; free virtual = 25823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2440.031 ; gain = 62.059 ; free physical = 2291 ; free virtual = 25826
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2440.031 ; gain = 62.059 ; free physical = 2268 ; free virtual = 25804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---XORs : 
	   3 Input      1 Bit         XORs := 40    
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2440.031 ; gain = 62.059 ; free physical = 2256 ; free virtual = 25795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2440.031 ; gain = 62.059 ; free physical = 2165 ; free virtual = 25704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2440.031 ; gain = 62.059 ; free physical = 2162 ; free virtual = 25701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2440.031 ; gain = 62.059 ; free physical = 2160 ; free virtual = 25699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2440.031 ; gain = 62.059 ; free physical = 2161 ; free virtual = 25700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2440.031 ; gain = 62.059 ; free physical = 2161 ; free virtual = 25700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2440.031 ; gain = 62.059 ; free physical = 2161 ; free virtual = 25700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2440.031 ; gain = 62.059 ; free physical = 2161 ; free virtual = 25700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2440.031 ; gain = 62.059 ; free physical = 2161 ; free virtual = 25700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2440.031 ; gain = 62.059 ; free physical = 2161 ; free virtual = 25700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     5|
|4     |LUT2   |     7|
|5     |LUT3   |    10|
|6     |LUT4   |    14|
|7     |LUT5   |    15|
|8     |LUT6   |    39|
|9     |MUXF7  |     3|
|10    |FDRE   |    60|
|11    |IBUF   |    17|
|12    |OBUF   |    21|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2440.031 ; gain = 62.059 ; free physical = 2161 ; free virtual = 25700
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2440.031 ; gain = 0.000 ; free physical = 2223 ; free virtual = 25762
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2440.031 ; gain = 62.059 ; free physical = 2223 ; free virtual = 25762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2440.031 ; gain = 0.000 ; free physical = 2216 ; free virtual = 25755
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2440.031 ; gain = 0.000 ; free physical = 2236 ; free virtual = 25775
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2440.031 ; gain = 62.059 ; free physical = 2368 ; free virtual = 25907
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/charles/Documents/git/uni-app/s4-app1/problematique/pb_APP_log_comb.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  5 22:52:28 2025...
