Reading OpenROAD database at '/Users/prahalad/ReversableGate/openlane/conventional-carry-select-openlane/runs/RUN_2025-11-05_20-14-14/41-openroad-repairantennas/1-diodeinsertion/carry_select_wrapper.odb'…
Reading library file at '/Users/prahalad/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/4an8h2zgjvxb79xycic0fl63w2yk470s-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 20 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   carry_select_wrapper
Die area:                 ( 0 0 ) ( 61015 71735 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     207
Number of terminals:      30
Number of snets:          2
Number of nets:           160

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 60.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 4710.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 819.
[INFO DRT-0033] via shape region query size = 95.
[INFO DRT-0033] met2 shape region query size = 65.
[INFO DRT-0033] via2 shape region query size = 76.
[INFO DRT-0033] met3 shape region query size = 77.
[INFO DRT-0033] via3 shape region query size = 76.
[INFO DRT-0033] met4 shape region query size = 23.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 160 pins.
[INFO DRT-0081]   Complete 54 unique inst patterns.
[INFO DRT-0084]   Complete 88 groups.
#scanned instances     = 207
#unique  instances     = 60
#stdCellGenAp          = 1370
#stdCellValidPlanarAp  = 12
#stdCellValidViaAp     = 1018
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 403
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:01, memory = 110.68 (MB), peak = 110.68 (MB)

[INFO DRT-0157] Number of guides:     864

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 8 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 10 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 291.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 228.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 119.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 20.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 410 vertical wires in 1 frboxes and 248 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 27 vertical wires in 1 frboxes and 52 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 113.59 (MB), peak = 113.59 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 113.61 (MB), peak = 113.61 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 134.77 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 139.68 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 142.66 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 143.75 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        2      0      3      4
Recheck              0      2      3      0
Short                0      5      0      0
[INFO DRT-0267] cpu time = 00:00:14, elapsed time = 00:00:00, memory = 181.57 (MB), peak = 423.52 (MB)
Total wire length = 1733 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 814 um.
Total wire length on LAYER met2 = 799 um.
Total wire length on LAYER met3 = 119 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 751.
Up-via summary (total 751):

----------------------
 FR_MASTERSLICE      0
            li1    377
           met1    352
           met2     22
           met3      0
           met4      0
----------------------
                   751


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 189.67 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 189.98 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 193.58 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 197.56 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1   met3
Metal Spacing        1      4
Short                7      0
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:00, memory = 220.59 (MB), peak = 461.94 (MB)
Total wire length = 1734 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 823 um.
Total wire length on LAYER met2 = 799 um.
Total wire length on LAYER met3 = 112 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 756.
Up-via summary (total 756):

----------------------
 FR_MASTERSLICE      0
            li1    377
           met1    359
           met2     20
           met3      0
           met4      0
----------------------
                   756


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 220.59 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 220.59 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 223.23 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 223.23 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 223.23 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 242.61 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        mcon   met1
Cut Spacing          1      0
Metal Spacing        0      2
Short                0      2
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:00, memory = 256.05 (MB), peak = 495.71 (MB)
Total wire length = 1720 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 809 um.
Total wire length on LAYER met2 = 795 um.
Total wire length on LAYER met3 = 114 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 749.
Up-via summary (total 749):

----------------------
 FR_MASTERSLICE      0
            li1    377
           met1    352
           met2     20
           met3      0
           met4      0
----------------------
                   749


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 256.05 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 260.81 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 260.81 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 260.81 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:00, memory = 290.93 (MB), peak = 523.06 (MB)
Total wire length = 1721 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 808 um.
Total wire length on LAYER met2 = 797 um.
Total wire length on LAYER met3 = 114 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 750.
Up-via summary (total 750):

----------------------
 FR_MASTERSLICE      0
            li1    377
           met1    353
           met2     20
           met3      0
           met4      0
----------------------
                   750


[INFO DRT-0198] Complete detail routing.
Total wire length = 1721 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 808 um.
Total wire length on LAYER met2 = 797 um.
Total wire length on LAYER met3 = 114 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 750.
Up-via summary (total 750):

----------------------
 FR_MASTERSLICE      0
            li1    377
           met1    353
           met2     20
           met3      0
           met4      0
----------------------
                   750


[INFO DRT-0267] cpu time = 00:00:46, elapsed time = 00:00:03, memory = 290.94 (MB), peak = 523.06 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                36     135.13
  Tap cell                                 30      37.54
  Clock buffer                              3      75.07
  Timing Repair Buffer                     35     185.18
  Inverter                                 28     105.10
  Sequential cell                          26     650.62
  Multi-Input combinational cell           49     329.07
  Total                                   207    1517.71
Writing OpenROAD database to '/Users/prahalad/ReversableGate/openlane/conventional-carry-select-openlane/runs/RUN_2025-11-05_20-14-14/43-openroad-detailedrouting/carry_select_wrapper.odb'…
Writing netlist to '/Users/prahalad/ReversableGate/openlane/conventional-carry-select-openlane/runs/RUN_2025-11-05_20-14-14/43-openroad-detailedrouting/carry_select_wrapper.nl.v'…
Writing powered netlist to '/Users/prahalad/ReversableGate/openlane/conventional-carry-select-openlane/runs/RUN_2025-11-05_20-14-14/43-openroad-detailedrouting/carry_select_wrapper.pnl.v'…
Writing layout to '/Users/prahalad/ReversableGate/openlane/conventional-carry-select-openlane/runs/RUN_2025-11-05_20-14-14/43-openroad-detailedrouting/carry_select_wrapper.def'…
Writing timing constraints to '/Users/prahalad/ReversableGate/openlane/conventional-carry-select-openlane/runs/RUN_2025-11-05_20-14-14/43-openroad-detailedrouting/carry_select_wrapper.sdc'…
