// Seed: 3176092513
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wand id_7 = (-1'd0), id_8 = id_7, id_9 = id_5, id_10 = id_5;
  wire id_11;
  ;
  assign id_1 = id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd71
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  inout tri1 id_4;
  inout wor id_3;
  inout wire _id_2;
  input wire id_1;
  assign id_3 = 1;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3
  );
endmodule
