

--> This project aims to implement a RISC-V processor capable of executing the RV32I base integer 
instruction set on the Nexys A7 trainer kit. The processor should adhere to specific requirements 
and optionally include bonus features for additional functionality.


Contributors:

Alyaman Hizeifa Masarani --
Mohamed AbdelMagid
Mohamed Khalil Brik -- 900225905
