INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Petr/Xilinx/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x768/clk_vga_hdmi_1024x768_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_vga_hdmi_1024x768
INFO: [VRFC 10-311] analyzing module clk_vga_hdmi_1024x768_clk_vga_hdmi_1024x768_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Petr/Xilinx/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_1024x600/clk_vga_hdmi_1024x600_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_vga_hdmi_1024x600
INFO: [VRFC 10-311] analyzing module clk_vga_hdmi_1024x600_clk_vga_hdmi_1024x600_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Petr/Xilinx/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_640x480/clk_vga_hdmi_640x480_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_vga_hdmi_640x480
INFO: [VRFC 10-311] analyzing module clk_vga_hdmi_640x480_clk_vga_hdmi_640x480_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Petr/Xilinx/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.srcs/sources_1/ip/clk_vga_hdmi_800x600/clk_vga_hdmi_800x600_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_vga_hdmi_800x600
INFO: [VRFC 10-311] analyzing module clk_vga_hdmi_800x600_clk_vga_hdmi_800x600_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Petr/Xilinx/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Petr/Xilinx/Mandelbrot/designs/vivado/mandelbrot_pinout/2018.2/mandelbrot_pinout.sim/sim_1/behav/xsim/glbl.v:6]
