<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência ao ficheiro dma.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Referência ao ficheiro dma.h</div></div>
</div><!--header-->
<div class="contents">

<p><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h_source.html">Ir para o código fonte deste ficheiro.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a5bc808e607be3924cafbed9b4a1c4e23" id="r_a5bc808e607be3924cafbed9b4a1c4e23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5bc808e607be3924cafbed9b4a1c4e23">DMA_CH0_AL1_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5bc808e607be3924cafbed9b4a1c4e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e2cccdd5e97458cbed6c72c8c4682b6" id="r_a8e2cccdd5e97458cbed6c72c8c4682b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8e2cccdd5e97458cbed6c72c8c4682b6">DMA_CH0_AL1_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a8e2cccdd5e97458cbed6c72c8c4682b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202ad75ceeae9cd35777d5ecebd21a38" id="r_a202ad75ceeae9cd35777d5ecebd21a38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a202ad75ceeae9cd35777d5ecebd21a38">DMA_CH0_AL1_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a202ad75ceeae9cd35777d5ecebd21a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae16b5cfbfcda6f8c98e73d41fc1addf3" id="r_ae16b5cfbfcda6f8c98e73d41fc1addf3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae16b5cfbfcda6f8c98e73d41fc1addf3">DMA_CH0_AL1_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ae16b5cfbfcda6f8c98e73d41fc1addf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6c9a7f38125942c77c78e7df02ec0a1" id="r_aa6c9a7f38125942c77c78e7df02ec0a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6c9a7f38125942c77c78e7df02ec0a1">DMA_CH0_AL1_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:aa6c9a7f38125942c77c78e7df02ec0a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c81641e1eeea8f8d0a2feae8c5c49a8" id="r_a3c81641e1eeea8f8d0a2feae8c5c49a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3c81641e1eeea8f8d0a2feae8c5c49a8">DMA_CH0_AL1_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a3c81641e1eeea8f8d0a2feae8c5c49a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5274c37b65d16aec2f21320e427ac0ce" id="r_a5274c37b65d16aec2f21320e427ac0ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5274c37b65d16aec2f21320e427ac0ce">DMA_CH0_AL1_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5274c37b65d16aec2f21320e427ac0ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed0cb2d7ef23480f8e5634a2b1d52ad4" id="r_aed0cb2d7ef23480f8e5634a2b1d52ad4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aed0cb2d7ef23480f8e5634a2b1d52ad4">DMA_CH0_AL1_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aed0cb2d7ef23480f8e5634a2b1d52ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e8c52d94aa50321a0511ff8645cca22" id="r_a5e8c52d94aa50321a0511ff8645cca22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e8c52d94aa50321a0511ff8645cca22">DMA_CH0_AL1_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5e8c52d94aa50321a0511ff8645cca22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a337a61ef2ade3037c89018c3b26dd3f1" id="r_a337a61ef2ade3037c89018c3b26dd3f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a337a61ef2ade3037c89018c3b26dd3f1">DMA_CH0_AL1_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a337a61ef2ade3037c89018c3b26dd3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3a1d0203adbcba1c08452ade2853045" id="r_af3a1d0203adbcba1c08452ade2853045"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3a1d0203adbcba1c08452ade2853045">DMA_CH0_AL1_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td></tr>
<tr class="separator:af3a1d0203adbcba1c08452ade2853045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac66e4e7f5fc4adea093d25a3b16edcec" id="r_ac66e4e7f5fc4adea093d25a3b16edcec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac66e4e7f5fc4adea093d25a3b16edcec">DMA_CH0_AL1_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ac66e4e7f5fc4adea093d25a3b16edcec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84742c6e37aae90d124e8501ccc85c64" id="r_a84742c6e37aae90d124e8501ccc85c64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a84742c6e37aae90d124e8501ccc85c64">DMA_CH0_AL1_TRANS_COUNT_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a84742c6e37aae90d124e8501ccc85c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5895afea8020004c32bf69ff7890a770" id="r_a5895afea8020004c32bf69ff7890a770"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5895afea8020004c32bf69ff7890a770">DMA_CH0_AL1_TRANS_COUNT_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a5895afea8020004c32bf69ff7890a770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbce190df9f77a219558c2526431dd5" id="r_a8cbce190df9f77a219558c2526431dd5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8cbce190df9f77a219558c2526431dd5">DMA_CH0_AL1_TRANS_COUNT_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8cbce190df9f77a219558c2526431dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab589423025fe740a86c858b2b85489a7" id="r_ab589423025fe740a86c858b2b85489a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab589423025fe740a86c858b2b85489a7">DMA_CH0_AL1_TRANS_COUNT_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ab589423025fe740a86c858b2b85489a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b5739497d2a12c1e3639d44da2e6487" id="r_a6b5739497d2a12c1e3639d44da2e6487"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b5739497d2a12c1e3639d44da2e6487">DMA_CH0_AL1_TRANS_COUNT_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td></tr>
<tr class="separator:a6b5739497d2a12c1e3639d44da2e6487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c4d9954a7df1a0ab5cb4d1619786c64" id="r_a9c4d9954a7df1a0ab5cb4d1619786c64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c4d9954a7df1a0ab5cb4d1619786c64">DMA_CH0_AL1_TRANS_COUNT_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a9c4d9954a7df1a0ab5cb4d1619786c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c8eb974b319ff23748bd8d1a09b985" id="r_a07c8eb974b319ff23748bd8d1a09b985"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07c8eb974b319ff23748bd8d1a09b985">DMA_CH0_AL1_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a07c8eb974b319ff23748bd8d1a09b985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeca77158964fcad76e3fe1ef0481b5f" id="r_aeeca77158964fcad76e3fe1ef0481b5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeeca77158964fcad76e3fe1ef0481b5f">DMA_CH0_AL1_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aeeca77158964fcad76e3fe1ef0481b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9b14dad86511f4760613a0bedf7bf7" id="r_a7d9b14dad86511f4760613a0bedf7bf7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7d9b14dad86511f4760613a0bedf7bf7">DMA_CH0_AL1_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7d9b14dad86511f4760613a0bedf7bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ea0ac4a34422d73af123b95f5a2d536" id="r_a3ea0ac4a34422d73af123b95f5a2d536"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ea0ac4a34422d73af123b95f5a2d536">DMA_CH0_AL1_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a3ea0ac4a34422d73af123b95f5a2d536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a074808aa2464a7030d420d3c87a1820d" id="r_a074808aa2464a7030d420d3c87a1820d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a074808aa2464a7030d420d3c87a1820d">DMA_CH0_AL1_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td></tr>
<tr class="separator:a074808aa2464a7030d420d3c87a1820d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e2dfedf279bc1377eb5396f9122b209" id="r_a5e2dfedf279bc1377eb5396f9122b209"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e2dfedf279bc1377eb5396f9122b209">DMA_CH0_AL1_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a5e2dfedf279bc1377eb5396f9122b209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a057e42f6ceef9e528484e6d5398035c7" id="r_a057e42f6ceef9e528484e6d5398035c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a057e42f6ceef9e528484e6d5398035c7">DMA_CH0_AL2_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a057e42f6ceef9e528484e6d5398035c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fa7e98685355dbd55b744ca4796397c" id="r_a6fa7e98685355dbd55b744ca4796397c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6fa7e98685355dbd55b744ca4796397c">DMA_CH0_AL2_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a6fa7e98685355dbd55b744ca4796397c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf762d0324f2436e4914d233af94038" id="r_a7cf762d0324f2436e4914d233af94038"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7cf762d0324f2436e4914d233af94038">DMA_CH0_AL2_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7cf762d0324f2436e4914d233af94038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec4a6537b1c16f97e4326a33e853dd5" id="r_abec4a6537b1c16f97e4326a33e853dd5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abec4a6537b1c16f97e4326a33e853dd5">DMA_CH0_AL2_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:abec4a6537b1c16f97e4326a33e853dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c40a93ff51558bd39c01c0eb3d9cced" id="r_a2c40a93ff51558bd39c01c0eb3d9cced"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c40a93ff51558bd39c01c0eb3d9cced">DMA_CH0_AL2_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a2c40a93ff51558bd39c01c0eb3d9cced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07af3e8b08d17b41faa546be8fe1a9bb" id="r_a07af3e8b08d17b41faa546be8fe1a9bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07af3e8b08d17b41faa546be8fe1a9bb">DMA_CH0_AL2_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a07af3e8b08d17b41faa546be8fe1a9bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a656757ab3b5184e2f580266d83e0a3e0" id="r_a656757ab3b5184e2f580266d83e0a3e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a656757ab3b5184e2f580266d83e0a3e0">DMA_CH0_AL2_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a656757ab3b5184e2f580266d83e0a3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b8c0abaaac0ef85ce45f43b51a39f30" id="r_a6b8c0abaaac0ef85ce45f43b51a39f30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b8c0abaaac0ef85ce45f43b51a39f30">DMA_CH0_AL2_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a6b8c0abaaac0ef85ce45f43b51a39f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19bea7f191302c46e4aff601b800e042" id="r_a19bea7f191302c46e4aff601b800e042"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19bea7f191302c46e4aff601b800e042">DMA_CH0_AL2_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a19bea7f191302c46e4aff601b800e042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59fb32ce541ac8b92ac4a42c8bcb1541" id="r_a59fb32ce541ac8b92ac4a42c8bcb1541"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59fb32ce541ac8b92ac4a42c8bcb1541">DMA_CH0_AL2_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a59fb32ce541ac8b92ac4a42c8bcb1541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e9fc106d5e90affd15b9be62d8f2098" id="r_a4e9fc106d5e90affd15b9be62d8f2098"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e9fc106d5e90affd15b9be62d8f2098">DMA_CH0_AL2_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000028)</td></tr>
<tr class="separator:a4e9fc106d5e90affd15b9be62d8f2098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6abba5ee798501e6651ea687d379cddb" id="r_a6abba5ee798501e6651ea687d379cddb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6abba5ee798501e6651ea687d379cddb">DMA_CH0_AL2_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a6abba5ee798501e6651ea687d379cddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20bdec07af3a84a4b507e60a0eaa09fa" id="r_a20bdec07af3a84a4b507e60a0eaa09fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a20bdec07af3a84a4b507e60a0eaa09fa">DMA_CH0_AL2_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a20bdec07af3a84a4b507e60a0eaa09fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58d4bcd991d4e052b9d174f505c82e59" id="r_a58d4bcd991d4e052b9d174f505c82e59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a58d4bcd991d4e052b9d174f505c82e59">DMA_CH0_AL2_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a58d4bcd991d4e052b9d174f505c82e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00aa32ea26300f999e544eda6c7fafc" id="r_aa00aa32ea26300f999e544eda6c7fafc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa00aa32ea26300f999e544eda6c7fafc">DMA_CH0_AL2_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa00aa32ea26300f999e544eda6c7fafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf43ae84a1005b2fb7bd1e7382772c15" id="r_acf43ae84a1005b2fb7bd1e7382772c15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf43ae84a1005b2fb7bd1e7382772c15">DMA_CH0_AL2_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:acf43ae84a1005b2fb7bd1e7382772c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a642cf4e7991afc06e9697afb60ff4083" id="r_a642cf4e7991afc06e9697afb60ff4083"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a642cf4e7991afc06e9697afb60ff4083">DMA_CH0_AL2_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td></tr>
<tr class="separator:a642cf4e7991afc06e9697afb60ff4083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6617063fb2f484587ae1ebb94ea6ecd7" id="r_a6617063fb2f484587ae1ebb94ea6ecd7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6617063fb2f484587ae1ebb94ea6ecd7">DMA_CH0_AL2_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a6617063fb2f484587ae1ebb94ea6ecd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acffd8f4cf0abb1ade593edfa2fcb9e2b" id="r_acffd8f4cf0abb1ade593edfa2fcb9e2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acffd8f4cf0abb1ade593edfa2fcb9e2b">DMA_CH0_AL2_WRITE_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acffd8f4cf0abb1ade593edfa2fcb9e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15faaf4f0885c2101af9100cfdfc5127" id="r_a15faaf4f0885c2101af9100cfdfc5127"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a15faaf4f0885c2101af9100cfdfc5127">DMA_CH0_AL2_WRITE_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a15faaf4f0885c2101af9100cfdfc5127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1079d0cc27f616c7416bc3915925e46b" id="r_a1079d0cc27f616c7416bc3915925e46b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1079d0cc27f616c7416bc3915925e46b">DMA_CH0_AL2_WRITE_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1079d0cc27f616c7416bc3915925e46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abef1701922a7ff05d1326d23c8dfbe8a" id="r_abef1701922a7ff05d1326d23c8dfbe8a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abef1701922a7ff05d1326d23c8dfbe8a">DMA_CH0_AL2_WRITE_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:abef1701922a7ff05d1326d23c8dfbe8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a382f9ea751d81ab7e483aa89cf0257e5" id="r_a382f9ea751d81ab7e483aa89cf0257e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a382f9ea751d81ab7e483aa89cf0257e5">DMA_CH0_AL2_WRITE_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002c)</td></tr>
<tr class="separator:a382f9ea751d81ab7e483aa89cf0257e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fed693afed42d781be5aa0c9aaa70a5" id="r_a9fed693afed42d781be5aa0c9aaa70a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9fed693afed42d781be5aa0c9aaa70a5">DMA_CH0_AL2_WRITE_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a9fed693afed42d781be5aa0c9aaa70a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63f819061f5463c38051870caf5c11a8" id="r_a63f819061f5463c38051870caf5c11a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a63f819061f5463c38051870caf5c11a8">DMA_CH0_AL3_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a63f819061f5463c38051870caf5c11a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac26bdb7ad7982f3b3c36b683533998bd" id="r_ac26bdb7ad7982f3b3c36b683533998bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac26bdb7ad7982f3b3c36b683533998bd">DMA_CH0_AL3_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ac26bdb7ad7982f3b3c36b683533998bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1fbbaa597564b36ab8fd232b9c5a8a0" id="r_af1fbbaa597564b36ab8fd232b9c5a8a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1fbbaa597564b36ab8fd232b9c5a8a0">DMA_CH0_AL3_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af1fbbaa597564b36ab8fd232b9c5a8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae72fb23bdac3d4505a4e4418fc987d1a" id="r_ae72fb23bdac3d4505a4e4418fc987d1a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae72fb23bdac3d4505a4e4418fc987d1a">DMA_CH0_AL3_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ae72fb23bdac3d4505a4e4418fc987d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42813e69b6d05412ea4e74a1ddda529" id="r_ae42813e69b6d05412ea4e74a1ddda529"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae42813e69b6d05412ea4e74a1ddda529">DMA_CH0_AL3_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:ae42813e69b6d05412ea4e74a1ddda529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41cf140d57484acc7eef8b2b5e64870a" id="r_a41cf140d57484acc7eef8b2b5e64870a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a41cf140d57484acc7eef8b2b5e64870a">DMA_CH0_AL3_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a41cf140d57484acc7eef8b2b5e64870a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d75b86905376bdf13d4cbd4d010a293" id="r_a7d75b86905376bdf13d4cbd4d010a293"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7d75b86905376bdf13d4cbd4d010a293">DMA_CH0_AL3_READ_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7d75b86905376bdf13d4cbd4d010a293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f60f398b6e4058cebe1724776ff1cea" id="r_a0f60f398b6e4058cebe1724776ff1cea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f60f398b6e4058cebe1724776ff1cea">DMA_CH0_AL3_READ_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a0f60f398b6e4058cebe1724776ff1cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda5563f4174cc399f21a176f1cd8ebf" id="r_afda5563f4174cc399f21a176f1cd8ebf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afda5563f4174cc399f21a176f1cd8ebf">DMA_CH0_AL3_READ_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:afda5563f4174cc399f21a176f1cd8ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2416bbfbbab89c1f6959d4df4d544d2" id="r_af2416bbfbbab89c1f6959d4df4d544d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2416bbfbbab89c1f6959d4df4d544d2">DMA_CH0_AL3_READ_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:af2416bbfbbab89c1f6959d4df4d544d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae820da4f12e0be77434326ba716fd40d" id="r_ae820da4f12e0be77434326ba716fd40d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae820da4f12e0be77434326ba716fd40d">DMA_CH0_AL3_READ_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td></tr>
<tr class="separator:ae820da4f12e0be77434326ba716fd40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e0bed02101c78b1d5c61017eaf91cca" id="r_a2e0bed02101c78b1d5c61017eaf91cca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e0bed02101c78b1d5c61017eaf91cca">DMA_CH0_AL3_READ_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a2e0bed02101c78b1d5c61017eaf91cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a952b6d4b361ef5f2dcdc6000410282da" id="r_a952b6d4b361ef5f2dcdc6000410282da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a952b6d4b361ef5f2dcdc6000410282da">DMA_CH0_AL3_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a952b6d4b361ef5f2dcdc6000410282da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ea069f3d835be5a03eebc374d04ff4" id="r_aa7ea069f3d835be5a03eebc374d04ff4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7ea069f3d835be5a03eebc374d04ff4">DMA_CH0_AL3_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa7ea069f3d835be5a03eebc374d04ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8a2ac2e7af2e4e4fc1aacad6289300" id="r_aae8a2ac2e7af2e4e4fc1aacad6289300"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae8a2ac2e7af2e4e4fc1aacad6289300">DMA_CH0_AL3_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aae8a2ac2e7af2e4e4fc1aacad6289300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564040700a22ae5f25f747eb70190a32" id="r_a564040700a22ae5f25f747eb70190a32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a564040700a22ae5f25f747eb70190a32">DMA_CH0_AL3_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a564040700a22ae5f25f747eb70190a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f187742dc596c61d5a4dadfd71ffd64" id="r_a1f187742dc596c61d5a4dadfd71ffd64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f187742dc596c61d5a4dadfd71ffd64">DMA_CH0_AL3_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td></tr>
<tr class="separator:a1f187742dc596c61d5a4dadfd71ffd64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1502e09423ae5b3d2e4e33c8423bd46" id="r_ac1502e09423ae5b3d2e4e33c8423bd46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac1502e09423ae5b3d2e4e33c8423bd46">DMA_CH0_AL3_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ac1502e09423ae5b3d2e4e33c8423bd46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e7fc6d53e47966bd9a7b9f878c8760" id="r_aa4e7fc6d53e47966bd9a7b9f878c8760"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4e7fc6d53e47966bd9a7b9f878c8760">DMA_CH0_AL3_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa4e7fc6d53e47966bd9a7b9f878c8760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00add3841b570622ddb9449a586a9e7" id="r_aa00add3841b570622ddb9449a586a9e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa00add3841b570622ddb9449a586a9e7">DMA_CH0_AL3_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa00add3841b570622ddb9449a586a9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4437ffbe16b9bb2464778c8f65e1931" id="r_ae4437ffbe16b9bb2464778c8f65e1931"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4437ffbe16b9bb2464778c8f65e1931">DMA_CH0_AL3_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae4437ffbe16b9bb2464778c8f65e1931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ee18446822e4b767dd0347df389e5c" id="r_a28ee18446822e4b767dd0347df389e5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28ee18446822e4b767dd0347df389e5c">DMA_CH0_AL3_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a28ee18446822e4b767dd0347df389e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae966cf7788292c278bd125b0126df05d" id="r_ae966cf7788292c278bd125b0126df05d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae966cf7788292c278bd125b0126df05d">DMA_CH0_AL3_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td></tr>
<tr class="separator:ae966cf7788292c278bd125b0126df05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8eac8dba6dabdfeb7a8367c8b89835d" id="r_af8eac8dba6dabdfeb7a8367c8b89835d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8eac8dba6dabdfeb7a8367c8b89835d">DMA_CH0_AL3_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:af8eac8dba6dabdfeb7a8367c8b89835d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a685a3e3cb94221c5952e0eec8b253ae3" id="r_a685a3e3cb94221c5952e0eec8b253ae3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a685a3e3cb94221c5952e0eec8b253ae3">DMA_CH0_CTRL_TRIG_AHB_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a685a3e3cb94221c5952e0eec8b253ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af75cb82b70ae8e877489b537a94a3819" id="r_af75cb82b70ae8e877489b537a94a3819"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af75cb82b70ae8e877489b537a94a3819">DMA_CH0_CTRL_TRIG_AHB_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:af75cb82b70ae8e877489b537a94a3819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6a344894ac47a4d7bd372b6bb3c0404" id="r_ae6a344894ac47a4d7bd372b6bb3c0404"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae6a344894ac47a4d7bd372b6bb3c0404">DMA_CH0_CTRL_TRIG_AHB_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ae6a344894ac47a4d7bd372b6bb3c0404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff1c17a6f3d4613c54b86315301741a" id="r_aeff1c17a6f3d4613c54b86315301741a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeff1c17a6f3d4613c54b86315301741a">DMA_CH0_CTRL_TRIG_AHB_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aeff1c17a6f3d4613c54b86315301741a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad936039766e427f5602290555408e4e7" id="r_ad936039766e427f5602290555408e4e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad936039766e427f5602290555408e4e7">DMA_CH0_CTRL_TRIG_AHB_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad936039766e427f5602290555408e4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb4f35deef867b430e37e2c5a12d851c" id="r_adb4f35deef867b430e37e2c5a12d851c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adb4f35deef867b430e37e2c5a12d851c">DMA_CH0_CTRL_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td></tr>
<tr class="separator:adb4f35deef867b430e37e2c5a12d851c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb2f0f006dba6ef7bf141450129aa890" id="r_adb2f0f006dba6ef7bf141450129aa890"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adb2f0f006dba6ef7bf141450129aa890">DMA_CH0_CTRL_TRIG_BSWAP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adb2f0f006dba6ef7bf141450129aa890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a427fbd04c7e6ea344ea167af7aaf081d" id="r_a427fbd04c7e6ea344ea167af7aaf081d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a427fbd04c7e6ea344ea167af7aaf081d">DMA_CH0_CTRL_TRIG_BSWAP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a427fbd04c7e6ea344ea167af7aaf081d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67c77e5b65d602e1fa9f6c8af9d13326" id="r_a67c77e5b65d602e1fa9f6c8af9d13326"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67c77e5b65d602e1fa9f6c8af9d13326">DMA_CH0_CTRL_TRIG_BSWAP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a67c77e5b65d602e1fa9f6c8af9d13326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab482fe4bdbd2669bb01438589073c0d4" id="r_ab482fe4bdbd2669bb01438589073c0d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab482fe4bdbd2669bb01438589073c0d4">DMA_CH0_CTRL_TRIG_BSWAP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:ab482fe4bdbd2669bb01438589073c0d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08d01adae2274e855e7ad9e24502d2c9" id="r_a08d01adae2274e855e7ad9e24502d2c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08d01adae2274e855e7ad9e24502d2c9">DMA_CH0_CTRL_TRIG_BSWAP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a08d01adae2274e855e7ad9e24502d2c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d42cd1916e37425e1dfd0f596bb9674" id="r_a5d42cd1916e37425e1dfd0f596bb9674"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d42cd1916e37425e1dfd0f596bb9674">DMA_CH0_CTRL_TRIG_BUSY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a5d42cd1916e37425e1dfd0f596bb9674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a523d68e7c7b52300e196134e56a6c12a" id="r_a523d68e7c7b52300e196134e56a6c12a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a523d68e7c7b52300e196134e56a6c12a">DMA_CH0_CTRL_TRIG_BUSY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a523d68e7c7b52300e196134e56a6c12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596e4cf29d97faf0fe23f2a3d692d193" id="r_a596e4cf29d97faf0fe23f2a3d692d193"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a596e4cf29d97faf0fe23f2a3d692d193">DMA_CH0_CTRL_TRIG_BUSY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a596e4cf29d97faf0fe23f2a3d692d193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a818b06842ad176aaa31c57c8b74c8ef8" id="r_a818b06842ad176aaa31c57c8b74c8ef8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a818b06842ad176aaa31c57c8b74c8ef8">DMA_CH0_CTRL_TRIG_BUSY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a818b06842ad176aaa31c57c8b74c8ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb7b7cb320dfa3054056e3b0b677638d" id="r_afb7b7cb320dfa3054056e3b0b677638d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afb7b7cb320dfa3054056e3b0b677638d">DMA_CH0_CTRL_TRIG_BUSY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afb7b7cb320dfa3054056e3b0b677638d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad39e91c76c7c57b5f47b94fe596b6595" id="r_ad39e91c76c7c57b5f47b94fe596b6595"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad39e91c76c7c57b5f47b94fe596b6595">DMA_CH0_CTRL_TRIG_CHAIN_TO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad39e91c76c7c57b5f47b94fe596b6595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ba8901126a998de7971214b37dda28f" id="r_a6ba8901126a998de7971214b37dda28f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ba8901126a998de7971214b37dda28f">DMA_CH0_CTRL_TRIG_CHAIN_TO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td></tr>
<tr class="separator:a6ba8901126a998de7971214b37dda28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89b7240f57abde3ac1c476fd3f65e369" id="r_a89b7240f57abde3ac1c476fd3f65e369"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89b7240f57abde3ac1c476fd3f65e369">DMA_CH0_CTRL_TRIG_CHAIN_TO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a89b7240f57abde3ac1c476fd3f65e369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a2d0d3070550a253984628de5e7406c" id="r_a6a2d0d3070550a253984628de5e7406c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a2d0d3070550a253984628de5e7406c">DMA_CH0_CTRL_TRIG_CHAIN_TO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a6a2d0d3070550a253984628de5e7406c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa32fa871e540594c4cd40904f7712eb8" id="r_aa32fa871e540594c4cd40904f7712eb8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa32fa871e540594c4cd40904f7712eb8">DMA_CH0_CTRL_TRIG_CHAIN_TO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa32fa871e540594c4cd40904f7712eb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ead3c20937c571a90ff0aa1c02132ea" id="r_a3ead3c20937c571a90ff0aa1c02132ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ead3c20937c571a90ff0aa1c02132ea">DMA_CH0_CTRL_TRIG_DATA_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3ead3c20937c571a90ff0aa1c02132ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4fe8105129e9c35ffd2ec9c74daf311" id="r_af4fe8105129e9c35ffd2ec9c74daf311"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af4fe8105129e9c35ffd2ec9c74daf311">DMA_CH0_CTRL_TRIG_DATA_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:af4fe8105129e9c35ffd2ec9c74daf311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721e85b929b6a1edef4ea6ca1607aff2" id="r_a721e85b929b6a1edef4ea6ca1607aff2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a721e85b929b6a1edef4ea6ca1607aff2">DMA_CH0_CTRL_TRIG_DATA_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a721e85b929b6a1edef4ea6ca1607aff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4273f9404f9ad62a0916f516e5784133" id="r_a4273f9404f9ad62a0916f516e5784133"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4273f9404f9ad62a0916f516e5784133">DMA_CH0_CTRL_TRIG_DATA_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a4273f9404f9ad62a0916f516e5784133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b5b284b893097803ed2411ae2547a4" id="r_a01b5b284b893097803ed2411ae2547a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a01b5b284b893097803ed2411ae2547a4">DMA_CH0_CTRL_TRIG_DATA_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a01b5b284b893097803ed2411ae2547a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a024c521a47ec9ce6f45b16fd150290aa" id="r_a024c521a47ec9ce6f45b16fd150290aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a024c521a47ec9ce6f45b16fd150290aa">DMA_CH0_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a024c521a47ec9ce6f45b16fd150290aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ce78be1e1f077aaa99e12a544428df2" id="r_a7ce78be1e1f077aaa99e12a544428df2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ce78be1e1f077aaa99e12a544428df2">DMA_CH0_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a7ce78be1e1f077aaa99e12a544428df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349ee7d12f0ebd808a2fd155dc3d7511" id="r_a349ee7d12f0ebd808a2fd155dc3d7511"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a349ee7d12f0ebd808a2fd155dc3d7511">DMA_CH0_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a349ee7d12f0ebd808a2fd155dc3d7511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8cd0d005589511b004b47af2fea76d" id="r_a8f8cd0d005589511b004b47af2fea76d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8f8cd0d005589511b004b47af2fea76d">DMA_CH0_CTRL_TRIG_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8f8cd0d005589511b004b47af2fea76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d86911ca6921b1e2d74fc4a450a4266" id="r_a9d86911ca6921b1e2d74fc4a450a4266"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d86911ca6921b1e2d74fc4a450a4266">DMA_CH0_CTRL_TRIG_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a9d86911ca6921b1e2d74fc4a450a4266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d08790a7f9de6fb12be8e4a60fce2e" id="r_a30d08790a7f9de6fb12be8e4a60fce2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30d08790a7f9de6fb12be8e4a60fce2e">DMA_CH0_CTRL_TRIG_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a30d08790a7f9de6fb12be8e4a60fce2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07d8293e4c4e1c1babcfb29b66534505" id="r_a07d8293e4c4e1c1babcfb29b66534505"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07d8293e4c4e1c1babcfb29b66534505">DMA_CH0_CTRL_TRIG_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a07d8293e4c4e1c1babcfb29b66534505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a937a6544984c04d15bb41c2f47d3623b" id="r_a937a6544984c04d15bb41c2f47d3623b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a937a6544984c04d15bb41c2f47d3623b">DMA_CH0_CTRL_TRIG_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a937a6544984c04d15bb41c2f47d3623b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3297dd0e70e313979a79c2035f427899" id="r_a3297dd0e70e313979a79c2035f427899"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3297dd0e70e313979a79c2035f427899">DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3297dd0e70e313979a79c2035f427899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71804e14eceddd980578e49aeb308cd9" id="r_a71804e14eceddd980578e49aeb308cd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a71804e14eceddd980578e49aeb308cd9">DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a71804e14eceddd980578e49aeb308cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ef84ffff1cb96617446b6bda4896d2" id="r_af3ef84ffff1cb96617446b6bda4896d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3ef84ffff1cb96617446b6bda4896d2">DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:af3ef84ffff1cb96617446b6bda4896d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a590e9b45a65695d72ac87041ffe097dd" id="r_a590e9b45a65695d72ac87041ffe097dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a590e9b45a65695d72ac87041ffe097dd">DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a590e9b45a65695d72ac87041ffe097dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3fe8ce65fbf70ca107c3b25f9b7dc76" id="r_ad3fe8ce65fbf70ca107c3b25f9b7dc76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad3fe8ce65fbf70ca107c3b25f9b7dc76">DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad3fe8ce65fbf70ca107c3b25f9b7dc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a342f86431453c813e70a50b599b17848" id="r_a342f86431453c813e70a50b599b17848"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a342f86431453c813e70a50b599b17848">DMA_CH0_CTRL_TRIG_INCR_READ_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a342f86431453c813e70a50b599b17848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19eee72d7b0345943e424cd8d1f227e0" id="r_a19eee72d7b0345943e424cd8d1f227e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19eee72d7b0345943e424cd8d1f227e0">DMA_CH0_CTRL_TRIG_INCR_READ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a19eee72d7b0345943e424cd8d1f227e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af360bcd2cba45073f096190ee8a50209" id="r_af360bcd2cba45073f096190ee8a50209"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af360bcd2cba45073f096190ee8a50209">DMA_CH0_CTRL_TRIG_INCR_READ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:af360bcd2cba45073f096190ee8a50209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ab7c81a1dd8ac5342856782e5561b27" id="r_a6ab7c81a1dd8ac5342856782e5561b27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ab7c81a1dd8ac5342856782e5561b27">DMA_CH0_CTRL_TRIG_INCR_READ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a6ab7c81a1dd8ac5342856782e5561b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2293e9525d47fb16e64b5139127aa2e" id="r_ad2293e9525d47fb16e64b5139127aa2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2293e9525d47fb16e64b5139127aa2e">DMA_CH0_CTRL_TRIG_INCR_READ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad2293e9525d47fb16e64b5139127aa2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3738ef2e9f66f4479a6111e36b57ab2" id="r_aa3738ef2e9f66f4479a6111e36b57ab2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3738ef2e9f66f4479a6111e36b57ab2">DMA_CH0_CTRL_TRIG_INCR_WRITE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa3738ef2e9f66f4479a6111e36b57ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10fc0d7dc63479e418fa92a02fd9061d" id="r_a10fc0d7dc63479e418fa92a02fd9061d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a10fc0d7dc63479e418fa92a02fd9061d">DMA_CH0_CTRL_TRIG_INCR_WRITE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a10fc0d7dc63479e418fa92a02fd9061d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f0318e9f29245387612332d083513e" id="r_af2f0318e9f29245387612332d083513e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2f0318e9f29245387612332d083513e">DMA_CH0_CTRL_TRIG_INCR_WRITE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:af2f0318e9f29245387612332d083513e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c017b214ab26f588b36898e118be6a2" id="r_a3c017b214ab26f588b36898e118be6a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3c017b214ab26f588b36898e118be6a2">DMA_CH0_CTRL_TRIG_INCR_WRITE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a3c017b214ab26f588b36898e118be6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab69ec27492c0ddc2480794584dcfaa" id="r_a5ab69ec27492c0ddc2480794584dcfaa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ab69ec27492c0ddc2480794584dcfaa">DMA_CH0_CTRL_TRIG_INCR_WRITE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5ab69ec27492c0ddc2480794584dcfaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a294c38d6256a8c71a3e74a84990a4a40" id="r_a294c38d6256a8c71a3e74a84990a4a40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a294c38d6256a8c71a3e74a84990a4a40">DMA_CH0_CTRL_TRIG_IRQ_QUIET_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a294c38d6256a8c71a3e74a84990a4a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8255bba2c0f09223d3195386b831e29e" id="r_a8255bba2c0f09223d3195386b831e29e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8255bba2c0f09223d3195386b831e29e">DMA_CH0_CTRL_TRIG_IRQ_QUIET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a8255bba2c0f09223d3195386b831e29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69c44d632503d111686cf4ee9f2b8659" id="r_a69c44d632503d111686cf4ee9f2b8659"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69c44d632503d111686cf4ee9f2b8659">DMA_CH0_CTRL_TRIG_IRQ_QUIET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a69c44d632503d111686cf4ee9f2b8659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa063a0b513f1a4e8b310be499210608d" id="r_aa063a0b513f1a4e8b310be499210608d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa063a0b513f1a4e8b310be499210608d">DMA_CH0_CTRL_TRIG_IRQ_QUIET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:aa063a0b513f1a4e8b310be499210608d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ac09aeed6f1752165f3b51f8836901" id="r_ac0ac09aeed6f1752165f3b51f8836901"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac0ac09aeed6f1752165f3b51f8836901">DMA_CH0_CTRL_TRIG_IRQ_QUIET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac0ac09aeed6f1752165f3b51f8836901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8898cfa8a9ec183313db52e46fccf12f" id="r_a8898cfa8a9ec183313db52e46fccf12f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8898cfa8a9ec183313db52e46fccf12f">DMA_CH0_CTRL_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:a8898cfa8a9ec183313db52e46fccf12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9a45b30aac2980d071a2b13b4413427" id="r_ae9a45b30aac2980d071a2b13b4413427"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae9a45b30aac2980d071a2b13b4413427">DMA_CH0_CTRL_TRIG_READ_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ae9a45b30aac2980d071a2b13b4413427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a386f2ee2e7fb683423385242c048f0ae" id="r_a386f2ee2e7fb683423385242c048f0ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a386f2ee2e7fb683423385242c048f0ae">DMA_CH0_CTRL_TRIG_READ_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:a386f2ee2e7fb683423385242c048f0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf9f5638bf5ac720ec65f502ed480e3a" id="r_acf9f5638bf5ac720ec65f502ed480e3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf9f5638bf5ac720ec65f502ed480e3a">DMA_CH0_CTRL_TRIG_READ_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:acf9f5638bf5ac720ec65f502ed480e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a508568d4a8163238bba2b2bc10d11556" id="r_a508568d4a8163238bba2b2bc10d11556"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a508568d4a8163238bba2b2bc10d11556">DMA_CH0_CTRL_TRIG_READ_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a508568d4a8163238bba2b2bc10d11556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ca381b42d8a0ba3c9057ad5b9aa9210" id="r_a3ca381b42d8a0ba3c9057ad5b9aa9210"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ca381b42d8a0ba3c9057ad5b9aa9210">DMA_CH0_CTRL_TRIG_READ_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3ca381b42d8a0ba3c9057ad5b9aa9210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4208987ffe25ff59412cfdee01ac3307" id="r_a4208987ffe25ff59412cfdee01ac3307"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4208987ffe25ff59412cfdee01ac3307">DMA_CH0_CTRL_TRIG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a4208987ffe25ff59412cfdee01ac3307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76fe6c32f34e003d0ece3babff4ec517" id="r_a76fe6c32f34e003d0ece3babff4ec517"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76fe6c32f34e003d0ece3babff4ec517">DMA_CH0_CTRL_TRIG_RING_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a76fe6c32f34e003d0ece3babff4ec517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae99912d9f2e555088bd6bc4f7aebe17f" id="r_ae99912d9f2e555088bd6bc4f7aebe17f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae99912d9f2e555088bd6bc4f7aebe17f">DMA_CH0_CTRL_TRIG_RING_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:ae99912d9f2e555088bd6bc4f7aebe17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248fa7c1cab01f12c9ba17b7fb579592" id="r_a248fa7c1cab01f12c9ba17b7fb579592"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a248fa7c1cab01f12c9ba17b7fb579592">DMA_CH0_CTRL_TRIG_RING_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a248fa7c1cab01f12c9ba17b7fb579592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ae7e34507a7f673bb425b2190f6b8c" id="r_a92ae7e34507a7f673bb425b2190f6b8c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a92ae7e34507a7f673bb425b2190f6b8c">DMA_CH0_CTRL_TRIG_RING_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a92ae7e34507a7f673bb425b2190f6b8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa70560de5cc0bf8f97c730e78b246f7" id="r_afa70560de5cc0bf8f97c730e78b246f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afa70560de5cc0bf8f97c730e78b246f7">DMA_CH0_CTRL_TRIG_RING_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afa70560de5cc0bf8f97c730e78b246f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef325960618a8276195415e01b04ead6" id="r_aef325960618a8276195415e01b04ead6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aef325960618a8276195415e01b04ead6">DMA_CH0_CTRL_TRIG_RING_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aef325960618a8276195415e01b04ead6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accad8f7951bc5b05e0c512601c66b240" id="r_accad8f7951bc5b05e0c512601c66b240"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accad8f7951bc5b05e0c512601c66b240">DMA_CH0_CTRL_TRIG_RING_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td></tr>
<tr class="separator:accad8f7951bc5b05e0c512601c66b240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd923e0ff023ee7c090533cac524f30c" id="r_afd923e0ff023ee7c090533cac524f30c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd923e0ff023ee7c090533cac524f30c">DMA_CH0_CTRL_TRIG_RING_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:afd923e0ff023ee7c090533cac524f30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad865ddb14aaa871e892e151281d03b3e" id="r_ad865ddb14aaa871e892e151281d03b3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad865ddb14aaa871e892e151281d03b3e">DMA_CH0_CTRL_TRIG_RING_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ad865ddb14aaa871e892e151281d03b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c4c77fab5d2786d6dd3bd776f2f896" id="r_a55c4c77fab5d2786d6dd3bd776f2f896"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55c4c77fab5d2786d6dd3bd776f2f896">DMA_CH0_CTRL_TRIG_RING_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a55c4c77fab5d2786d6dd3bd776f2f896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a145d8f6e5016e26eded673a54849b8b7" id="r_a145d8f6e5016e26eded673a54849b8b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a145d8f6e5016e26eded673a54849b8b7">DMA_CH0_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a145d8f6e5016e26eded673a54849b8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b6795556af766caa755381b148ed82" id="r_a04b6795556af766caa755381b148ed82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04b6795556af766caa755381b148ed82">DMA_CH0_CTRL_TRIG_SNIFF_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a04b6795556af766caa755381b148ed82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9898663f9b2defa0da9dc3c5b25a6621" id="r_a9898663f9b2defa0da9dc3c5b25a6621"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9898663f9b2defa0da9dc3c5b25a6621">DMA_CH0_CTRL_TRIG_SNIFF_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a9898663f9b2defa0da9dc3c5b25a6621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51adb3c4247f26a4b7e275309acafbba" id="r_a51adb3c4247f26a4b7e275309acafbba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51adb3c4247f26a4b7e275309acafbba">DMA_CH0_CTRL_TRIG_SNIFF_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a51adb3c4247f26a4b7e275309acafbba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3faa18e9ed1355cfe4d71e98c560800" id="r_ae3faa18e9ed1355cfe4d71e98c560800"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae3faa18e9ed1355cfe4d71e98c560800">DMA_CH0_CTRL_TRIG_SNIFF_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:ae3faa18e9ed1355cfe4d71e98c560800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a1c768b6cc876a063804ed71d6d9e6" id="r_a67a1c768b6cc876a063804ed71d6d9e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67a1c768b6cc876a063804ed71d6d9e6">DMA_CH0_CTRL_TRIG_SNIFF_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a67a1c768b6cc876a063804ed71d6d9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac00a4fa001e3991a346488c6c20baae2" id="r_ac00a4fa001e3991a346488c6c20baae2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac00a4fa001e3991a346488c6c20baae2">DMA_CH0_CTRL_TRIG_TREQ_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac00a4fa001e3991a346488c6c20baae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb819cea5a2319ad8a86cc54c08b8c5d" id="r_abb819cea5a2319ad8a86cc54c08b8c5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb819cea5a2319ad8a86cc54c08b8c5d">DMA_CH0_CTRL_TRIG_TREQ_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td></tr>
<tr class="separator:abb819cea5a2319ad8a86cc54c08b8c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6adcac9ca0a6eccbd469d1854c5adb9b" id="r_a6adcac9ca0a6eccbd469d1854c5adb9b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6adcac9ca0a6eccbd469d1854c5adb9b">DMA_CH0_CTRL_TRIG_TREQ_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a6adcac9ca0a6eccbd469d1854c5adb9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b7132629d838cc3b28c95a04847be4" id="r_a02b7132629d838cc3b28c95a04847be4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02b7132629d838cc3b28c95a04847be4">DMA_CH0_CTRL_TRIG_TREQ_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a02b7132629d838cc3b28c95a04847be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c58188526c2ae36f555dbbf27981090" id="r_a2c58188526c2ae36f555dbbf27981090"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c58188526c2ae36f555dbbf27981090">DMA_CH0_CTRL_TRIG_TREQ_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a2c58188526c2ae36f555dbbf27981090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22b008e2f4220c7807cc3d31a5cc0ed1" id="r_a22b008e2f4220c7807cc3d31a5cc0ed1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a22b008e2f4220c7807cc3d31a5cc0ed1">DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td></tr>
<tr class="separator:a22b008e2f4220c7807cc3d31a5cc0ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7620c0cc9fa7e134ea08e8b5c480a3" id="r_a5d7620c0cc9fa7e134ea08e8b5c480a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d7620c0cc9fa7e134ea08e8b5c480a3">DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td></tr>
<tr class="separator:a5d7620c0cc9fa7e134ea08e8b5c480a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba4815ab321432a16a50b3271dae5e2f" id="r_aba4815ab321432a16a50b3271dae5e2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba4815ab321432a16a50b3271dae5e2f">DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td></tr>
<tr class="separator:aba4815ab321432a16a50b3271dae5e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d7bbeea99b07042a4839314f9879bbb" id="r_a0d7bbeea99b07042a4839314f9879bbb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d7bbeea99b07042a4839314f9879bbb">DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td></tr>
<tr class="separator:a0d7bbeea99b07042a4839314f9879bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ce24c72bac65dc7586c51614621948" id="r_a19ce24c72bac65dc7586c51614621948"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19ce24c72bac65dc7586c51614621948">DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td></tr>
<tr class="separator:a19ce24c72bac65dc7586c51614621948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a794b6bc9c7e0edee5a7d30a245552ee3" id="r_a794b6bc9c7e0edee5a7d30a245552ee3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a794b6bc9c7e0edee5a7d30a245552ee3">DMA_CH0_CTRL_TRIG_WRITE_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a794b6bc9c7e0edee5a7d30a245552ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3ddbe090c121992731556e8d08edefb" id="r_aa3ddbe090c121992731556e8d08edefb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3ddbe090c121992731556e8d08edefb">DMA_CH0_CTRL_TRIG_WRITE_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:aa3ddbe090c121992731556e8d08edefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af08eec6df9841530cbe386cc25b58c90" id="r_af08eec6df9841530cbe386cc25b58c90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af08eec6df9841530cbe386cc25b58c90">DMA_CH0_CTRL_TRIG_WRITE_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:af08eec6df9841530cbe386cc25b58c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd5b092b066011cce8d2180a3e8bf4bd" id="r_afd5b092b066011cce8d2180a3e8bf4bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd5b092b066011cce8d2180a3e8bf4bd">DMA_CH0_CTRL_TRIG_WRITE_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:afd5b092b066011cce8d2180a3e8bf4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ba524fd6b17550fcfd1b969f0bfdbc" id="r_a86ba524fd6b17550fcfd1b969f0bfdbc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86ba524fd6b17550fcfd1b969f0bfdbc">DMA_CH0_CTRL_TRIG_WRITE_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a86ba524fd6b17550fcfd1b969f0bfdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0c555bbb329ee3dc5593f491e1a0ab5" id="r_aa0c555bbb329ee3dc5593f491e1a0ab5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa0c555bbb329ee3dc5593f491e1a0ab5">DMA_CH0_DBG_CTDREQ_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:aa0c555bbb329ee3dc5593f491e1a0ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af32775eb2eb77df1c4e768aef39d7aa3" id="r_af32775eb2eb77df1c4e768aef39d7aa3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af32775eb2eb77df1c4e768aef39d7aa3">DMA_CH0_DBG_CTDREQ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td></tr>
<tr class="separator:af32775eb2eb77df1c4e768aef39d7aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d21d30d42dfc141615f6d72086c2fdf" id="r_a2d21d30d42dfc141615f6d72086c2fdf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d21d30d42dfc141615f6d72086c2fdf">DMA_CH0_DBG_CTDREQ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2d21d30d42dfc141615f6d72086c2fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ee7b73972b18d4ca477d0ca57f5dda4" id="r_a0ee7b73972b18d4ca477d0ca57f5dda4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ee7b73972b18d4ca477d0ca57f5dda4">DMA_CH0_DBG_CTDREQ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a0ee7b73972b18d4ca477d0ca57f5dda4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959f0c533630d7062943e71cf8802a80" id="r_a959f0c533630d7062943e71cf8802a80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a959f0c533630d7062943e71cf8802a80">DMA_CH0_DBG_CTDREQ_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a959f0c533630d7062943e71cf8802a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accb917380ca11690fcded483b80e2dc4" id="r_accb917380ca11690fcded483b80e2dc4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accb917380ca11690fcded483b80e2dc4">DMA_CH0_DBG_CTDREQ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:accb917380ca11690fcded483b80e2dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c1a015d37f78c1e8dd371287024b460" id="r_a0c1a015d37f78c1e8dd371287024b460"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c1a015d37f78c1e8dd371287024b460">DMA_CH0_DBG_TCR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0c1a015d37f78c1e8dd371287024b460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee1bda0a624dc4e6edd3039984963d2b" id="r_aee1bda0a624dc4e6edd3039984963d2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee1bda0a624dc4e6edd3039984963d2b">DMA_CH0_DBG_TCR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aee1bda0a624dc4e6edd3039984963d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13f285e70851a71ec45d00c68e28aec4" id="r_a13f285e70851a71ec45d00c68e28aec4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a13f285e70851a71ec45d00c68e28aec4">DMA_CH0_DBG_TCR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a13f285e70851a71ec45d00c68e28aec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd9b3d65ac54e07ffd50af948dc4c8a5" id="r_acd9b3d65ac54e07ffd50af948dc4c8a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acd9b3d65ac54e07ffd50af948dc4c8a5">DMA_CH0_DBG_TCR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:acd9b3d65ac54e07ffd50af948dc4c8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8047fe461357d5a74888319962f593f" id="r_af8047fe461357d5a74888319962f593f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8047fe461357d5a74888319962f593f">DMA_CH0_DBG_TCR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000804)</td></tr>
<tr class="separator:af8047fe461357d5a74888319962f593f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ed3ea31b1e335a7dac1275f7970f3c" id="r_a61ed3ea31b1e335a7dac1275f7970f3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a61ed3ea31b1e335a7dac1275f7970f3c">DMA_CH0_DBG_TCR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a61ed3ea31b1e335a7dac1275f7970f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9badfbd0f51be367284f302833d35c90" id="r_a9badfbd0f51be367284f302833d35c90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9badfbd0f51be367284f302833d35c90">DMA_CH0_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9badfbd0f51be367284f302833d35c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0cdfc449c04d3a8925a0dbbecfad1cc" id="r_ae0cdfc449c04d3a8925a0dbbecfad1cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0cdfc449c04d3a8925a0dbbecfad1cc">DMA_CH0_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ae0cdfc449c04d3a8925a0dbbecfad1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7df40904f24fadc4548a4648b032dd4" id="r_ae7df40904f24fadc4548a4648b032dd4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7df40904f24fadc4548a4648b032dd4">DMA_CH0_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae7df40904f24fadc4548a4648b032dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5349e04c59097cd4712a45681009e3" id="r_a5b5349e04c59097cd4712a45681009e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b5349e04c59097cd4712a45681009e3">DMA_CH0_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a5b5349e04c59097cd4712a45681009e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad308fac25f30da4019a4494999e52a59" id="r_ad308fac25f30da4019a4494999e52a59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad308fac25f30da4019a4494999e52a59">DMA_CH0_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="memdesc:ad308fac25f30da4019a4494999e52a59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyright (c) 2024 Raspberry Pi Ltd.  <br /></td></tr>
<tr class="separator:ad308fac25f30da4019a4494999e52a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a58ae534fb37dd0e4d8d915ad587b21" id="r_a5a58ae534fb37dd0e4d8d915ad587b21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5a58ae534fb37dd0e4d8d915ad587b21">DMA_CH0_READ_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a5a58ae534fb37dd0e4d8d915ad587b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af33c1706ac6c228c1c091d6659d64033" id="r_af33c1706ac6c228c1c091d6659d64033"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af33c1706ac6c228c1c091d6659d64033">DMA_CH0_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af33c1706ac6c228c1c091d6659d64033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab658c26cc509eb46af123ecfc2cd5d5d" id="r_ab658c26cc509eb46af123ecfc2cd5d5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab658c26cc509eb46af123ecfc2cd5d5d">DMA_CH0_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ab658c26cc509eb46af123ecfc2cd5d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae726a911ef5aaf273e000bc09b7227c3" id="r_ae726a911ef5aaf273e000bc09b7227c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae726a911ef5aaf273e000bc09b7227c3">DMA_CH0_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae726a911ef5aaf273e000bc09b7227c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e9f8c4c374802171cd86c95d9432a2" id="r_ac4e9f8c4c374802171cd86c95d9432a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4e9f8c4c374802171cd86c95d9432a2">DMA_CH0_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ac4e9f8c4c374802171cd86c95d9432a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc44d1f5e9d6721452e9272116d7840e" id="r_abc44d1f5e9d6721452e9272116d7840e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc44d1f5e9d6721452e9272116d7840e">DMA_CH0_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:abc44d1f5e9d6721452e9272116d7840e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4bb3f94c990bb04c4ddfeb6717cd850" id="r_ad4bb3f94c990bb04c4ddfeb6717cd850"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad4bb3f94c990bb04c4ddfeb6717cd850">DMA_CH0_TRANS_COUNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ad4bb3f94c990bb04c4ddfeb6717cd850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68ef1127a96f4ecc55fc9b41fa487676" id="r_a68ef1127a96f4ecc55fc9b41fa487676"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68ef1127a96f4ecc55fc9b41fa487676">DMA_CH0_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a68ef1127a96f4ecc55fc9b41fa487676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08db8f8e0c2b4c6f3b273b756e5f6a2e" id="r_a08db8f8e0c2b4c6f3b273b756e5f6a2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08db8f8e0c2b4c6f3b273b756e5f6a2e">DMA_CH0_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a08db8f8e0c2b4c6f3b273b756e5f6a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1440ab14408fbb4efcbc80f7f454259e" id="r_a1440ab14408fbb4efcbc80f7f454259e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1440ab14408fbb4efcbc80f7f454259e">DMA_CH0_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1440ab14408fbb4efcbc80f7f454259e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9fc6da2e855417cd03bb7f48b11457a" id="r_ac9fc6da2e855417cd03bb7f48b11457a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9fc6da2e855417cd03bb7f48b11457a">DMA_CH0_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ac9fc6da2e855417cd03bb7f48b11457a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3cb2c120a2063a11f5335a11048309e" id="r_ab3cb2c120a2063a11f5335a11048309e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3cb2c120a2063a11f5335a11048309e">DMA_CH0_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ab3cb2c120a2063a11f5335a11048309e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbee17b87df8195c1f0c44ffd07ce1bd" id="r_afbee17b87df8195c1f0c44ffd07ce1bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbee17b87df8195c1f0c44ffd07ce1bd">DMA_CH0_WRITE_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:afbee17b87df8195c1f0c44ffd07ce1bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6aa6acf2eca95df491efb9397d18b10" id="r_ac6aa6acf2eca95df491efb9397d18b10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6aa6acf2eca95df491efb9397d18b10">DMA_CH10_AL1_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac6aa6acf2eca95df491efb9397d18b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ebecef92ea94a7fdcb00ecf03f57b75" id="r_a9ebecef92ea94a7fdcb00ecf03f57b75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ebecef92ea94a7fdcb00ecf03f57b75">DMA_CH10_AL1_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a9ebecef92ea94a7fdcb00ecf03f57b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaabb3108269ebe22b298bb615765bef" id="r_abaabb3108269ebe22b298bb615765bef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abaabb3108269ebe22b298bb615765bef">DMA_CH10_AL1_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:abaabb3108269ebe22b298bb615765bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a235f3feed17119d17f1acbc640aaf52b" id="r_a235f3feed17119d17f1acbc640aaf52b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a235f3feed17119d17f1acbc640aaf52b">DMA_CH10_AL1_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a235f3feed17119d17f1acbc640aaf52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2939f5e8517658a5dadd4cc7a47bde09" id="r_a2939f5e8517658a5dadd4cc7a47bde09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2939f5e8517658a5dadd4cc7a47bde09">DMA_CH10_AL1_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000290)</td></tr>
<tr class="separator:a2939f5e8517658a5dadd4cc7a47bde09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47345199648eaf9eae358df867c093d9" id="r_a47345199648eaf9eae358df867c093d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47345199648eaf9eae358df867c093d9">DMA_CH10_AL1_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a47345199648eaf9eae358df867c093d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac60e5819f7d3933c4bd95965ce728ee4" id="r_ac60e5819f7d3933c4bd95965ce728ee4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac60e5819f7d3933c4bd95965ce728ee4">DMA_CH10_AL1_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac60e5819f7d3933c4bd95965ce728ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46e3d0c599068ebddbda365a9b8d6940" id="r_a46e3d0c599068ebddbda365a9b8d6940"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46e3d0c599068ebddbda365a9b8d6940">DMA_CH10_AL1_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a46e3d0c599068ebddbda365a9b8d6940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c8735dd7970f52283e57eb2014f4f0e" id="r_a2c8735dd7970f52283e57eb2014f4f0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c8735dd7970f52283e57eb2014f4f0e">DMA_CH10_AL1_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2c8735dd7970f52283e57eb2014f4f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01e1ec776c2fbcb41705a3aae9cba8c1" id="r_a01e1ec776c2fbcb41705a3aae9cba8c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a01e1ec776c2fbcb41705a3aae9cba8c1">DMA_CH10_AL1_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a01e1ec776c2fbcb41705a3aae9cba8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3745e82ea7c728770ce60f100c4e7608" id="r_a3745e82ea7c728770ce60f100c4e7608"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3745e82ea7c728770ce60f100c4e7608">DMA_CH10_AL1_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000294)</td></tr>
<tr class="separator:a3745e82ea7c728770ce60f100c4e7608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa330704bea2933bd2fcb50a00b0f4d23" id="r_aa330704bea2933bd2fcb50a00b0f4d23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa330704bea2933bd2fcb50a00b0f4d23">DMA_CH10_AL1_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:aa330704bea2933bd2fcb50a00b0f4d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbbba5b6f3a5c7e4e5944b36223477e2" id="r_afbbba5b6f3a5c7e4e5944b36223477e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbbba5b6f3a5c7e4e5944b36223477e2">DMA_CH10_AL1_TRANS_COUNT_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afbbba5b6f3a5c7e4e5944b36223477e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1a106b186395b031f35c6e5715538f8" id="r_ab1a106b186395b031f35c6e5715538f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab1a106b186395b031f35c6e5715538f8">DMA_CH10_AL1_TRANS_COUNT_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ab1a106b186395b031f35c6e5715538f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf226d8ce1e26f3df3e1eede0650c51d" id="r_abf226d8ce1e26f3df3e1eede0650c51d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abf226d8ce1e26f3df3e1eede0650c51d">DMA_CH10_AL1_TRANS_COUNT_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:abf226d8ce1e26f3df3e1eede0650c51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0543b07b97964049c994b6f213323a7" id="r_ad0543b07b97964049c994b6f213323a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad0543b07b97964049c994b6f213323a7">DMA_CH10_AL1_TRANS_COUNT_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ad0543b07b97964049c994b6f213323a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3907326c874022c738dc4440a358da6" id="r_ac3907326c874022c738dc4440a358da6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3907326c874022c738dc4440a358da6">DMA_CH10_AL1_TRANS_COUNT_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000029c)</td></tr>
<tr class="separator:ac3907326c874022c738dc4440a358da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a554c875292a966a70210de309b6eaa74" id="r_a554c875292a966a70210de309b6eaa74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a554c875292a966a70210de309b6eaa74">DMA_CH10_AL1_TRANS_COUNT_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a554c875292a966a70210de309b6eaa74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32496069d574b95f324911b7520509e6" id="r_a32496069d574b95f324911b7520509e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32496069d574b95f324911b7520509e6">DMA_CH10_AL1_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a32496069d574b95f324911b7520509e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85539ba8c4c02d2ef1aec197ee57d852" id="r_a85539ba8c4c02d2ef1aec197ee57d852"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85539ba8c4c02d2ef1aec197ee57d852">DMA_CH10_AL1_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a85539ba8c4c02d2ef1aec197ee57d852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba55643e164a9ac70588094420edaf2c" id="r_aba55643e164a9ac70588094420edaf2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba55643e164a9ac70588094420edaf2c">DMA_CH10_AL1_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aba55643e164a9ac70588094420edaf2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa81be9d09257d86821782ec1b2479a8a" id="r_aa81be9d09257d86821782ec1b2479a8a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa81be9d09257d86821782ec1b2479a8a">DMA_CH10_AL1_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aa81be9d09257d86821782ec1b2479a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d50ed5564b59ed68804792c77f23936" id="r_a1d50ed5564b59ed68804792c77f23936"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d50ed5564b59ed68804792c77f23936">DMA_CH10_AL1_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000298)</td></tr>
<tr class="separator:a1d50ed5564b59ed68804792c77f23936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30c6bcfc2d115c4b0c2890f72345d30e" id="r_a30c6bcfc2d115c4b0c2890f72345d30e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30c6bcfc2d115c4b0c2890f72345d30e">DMA_CH10_AL1_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a30c6bcfc2d115c4b0c2890f72345d30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e565d245c1409d9994b89b0ee5e8a7c" id="r_a9e565d245c1409d9994b89b0ee5e8a7c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9e565d245c1409d9994b89b0ee5e8a7c">DMA_CH10_AL2_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9e565d245c1409d9994b89b0ee5e8a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a591098a20c9342845e9e2083996b7fdf" id="r_a591098a20c9342845e9e2083996b7fdf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a591098a20c9342845e9e2083996b7fdf">DMA_CH10_AL2_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a591098a20c9342845e9e2083996b7fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ddbff0f6263827c9f1469fa7e1c683c" id="r_a1ddbff0f6263827c9f1469fa7e1c683c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ddbff0f6263827c9f1469fa7e1c683c">DMA_CH10_AL2_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1ddbff0f6263827c9f1469fa7e1c683c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54f5847c0880d41b26f853c6f55a5279" id="r_a54f5847c0880d41b26f853c6f55a5279"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a54f5847c0880d41b26f853c6f55a5279">DMA_CH10_AL2_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a54f5847c0880d41b26f853c6f55a5279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b35e5efde596ada008dff740f814e6c" id="r_a9b35e5efde596ada008dff740f814e6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9b35e5efde596ada008dff740f814e6c">DMA_CH10_AL2_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002a0)</td></tr>
<tr class="separator:a9b35e5efde596ada008dff740f814e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae271f577ca41a847be95b3b4d193af53" id="r_ae271f577ca41a847be95b3b4d193af53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae271f577ca41a847be95b3b4d193af53">DMA_CH10_AL2_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ae271f577ca41a847be95b3b4d193af53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3860834c3ef239ade1c7f3daa308590f" id="r_a3860834c3ef239ade1c7f3daa308590f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3860834c3ef239ade1c7f3daa308590f">DMA_CH10_AL2_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3860834c3ef239ade1c7f3daa308590f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68d2741e66a2957cd59639d4757a4165" id="r_a68d2741e66a2957cd59639d4757a4165"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68d2741e66a2957cd59639d4757a4165">DMA_CH10_AL2_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a68d2741e66a2957cd59639d4757a4165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51b6e7206f899dcb893cca943ea538c7" id="r_a51b6e7206f899dcb893cca943ea538c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51b6e7206f899dcb893cca943ea538c7">DMA_CH10_AL2_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a51b6e7206f899dcb893cca943ea538c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb6893f3d93ebe579df11f74950f4e8" id="r_aafb6893f3d93ebe579df11f74950f4e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aafb6893f3d93ebe579df11f74950f4e8">DMA_CH10_AL2_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aafb6893f3d93ebe579df11f74950f4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a641654eeaae3edc9d867ea18b2923a96" id="r_a641654eeaae3edc9d867ea18b2923a96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a641654eeaae3edc9d867ea18b2923a96">DMA_CH10_AL2_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002a8)</td></tr>
<tr class="separator:a641654eeaae3edc9d867ea18b2923a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a331273d2675cc65e8b57a563d95aa532" id="r_a331273d2675cc65e8b57a563d95aa532"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a331273d2675cc65e8b57a563d95aa532">DMA_CH10_AL2_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a331273d2675cc65e8b57a563d95aa532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d40fd6a9a328501d035c87b4b9b69b" id="r_a77d40fd6a9a328501d035c87b4b9b69b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77d40fd6a9a328501d035c87b4b9b69b">DMA_CH10_AL2_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a77d40fd6a9a328501d035c87b4b9b69b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accf0d4624aa4272caf9029187c2d70fd" id="r_accf0d4624aa4272caf9029187c2d70fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accf0d4624aa4272caf9029187c2d70fd">DMA_CH10_AL2_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:accf0d4624aa4272caf9029187c2d70fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6f425ae16b1ae0a26026a3056efcaf" id="r_a5b6f425ae16b1ae0a26026a3056efcaf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b6f425ae16b1ae0a26026a3056efcaf">DMA_CH10_AL2_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5b6f425ae16b1ae0a26026a3056efcaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae90c91b476fa38a376282c63a76cd7" id="r_a4ae90c91b476fa38a376282c63a76cd7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ae90c91b476fa38a376282c63a76cd7">DMA_CH10_AL2_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a4ae90c91b476fa38a376282c63a76cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a276accbe9629ab45f377d346d7572647" id="r_a276accbe9629ab45f377d346d7572647"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a276accbe9629ab45f377d346d7572647">DMA_CH10_AL2_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002a4)</td></tr>
<tr class="separator:a276accbe9629ab45f377d346d7572647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5c0fc5aeff7bd05a3c3c731d16b8b25" id="r_ae5c0fc5aeff7bd05a3c3c731d16b8b25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae5c0fc5aeff7bd05a3c3c731d16b8b25">DMA_CH10_AL2_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ae5c0fc5aeff7bd05a3c3c731d16b8b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf7faab5a45f1499962ab47299718ddd" id="r_abf7faab5a45f1499962ab47299718ddd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abf7faab5a45f1499962ab47299718ddd">DMA_CH10_AL2_WRITE_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abf7faab5a45f1499962ab47299718ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815fbe8d75d6e678a5029838c7cee942" id="r_a815fbe8d75d6e678a5029838c7cee942"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a815fbe8d75d6e678a5029838c7cee942">DMA_CH10_AL2_WRITE_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a815fbe8d75d6e678a5029838c7cee942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a642f6048406748fb2a74b10c221da6ef" id="r_a642f6048406748fb2a74b10c221da6ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a642f6048406748fb2a74b10c221da6ef">DMA_CH10_AL2_WRITE_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a642f6048406748fb2a74b10c221da6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68bcad2f2177473c21283070ed52830b" id="r_a68bcad2f2177473c21283070ed52830b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68bcad2f2177473c21283070ed52830b">DMA_CH10_AL2_WRITE_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a68bcad2f2177473c21283070ed52830b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42df2a077aaf8a198e231f801dc0af38" id="r_a42df2a077aaf8a198e231f801dc0af38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a42df2a077aaf8a198e231f801dc0af38">DMA_CH10_AL2_WRITE_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002ac)</td></tr>
<tr class="separator:a42df2a077aaf8a198e231f801dc0af38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78952f3d539d8d9cd32b1e437a45f673" id="r_a78952f3d539d8d9cd32b1e437a45f673"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78952f3d539d8d9cd32b1e437a45f673">DMA_CH10_AL2_WRITE_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a78952f3d539d8d9cd32b1e437a45f673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99588da8a83bedc9d4c6788700c9a8c7" id="r_a99588da8a83bedc9d4c6788700c9a8c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a99588da8a83bedc9d4c6788700c9a8c7">DMA_CH10_AL3_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a99588da8a83bedc9d4c6788700c9a8c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6826b887763ac1bae0b77276d354ce0" id="r_ad6826b887763ac1bae0b77276d354ce0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6826b887763ac1bae0b77276d354ce0">DMA_CH10_AL3_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ad6826b887763ac1bae0b77276d354ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af776685cedbd03e049788fe0f5df1b95" id="r_af776685cedbd03e049788fe0f5df1b95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af776685cedbd03e049788fe0f5df1b95">DMA_CH10_AL3_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af776685cedbd03e049788fe0f5df1b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df433447b31313b89245e1129e3ba96" id="r_a1df433447b31313b89245e1129e3ba96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1df433447b31313b89245e1129e3ba96">DMA_CH10_AL3_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a1df433447b31313b89245e1129e3ba96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cbd41f9f816f254a611edf0b4e41dc8" id="r_a4cbd41f9f816f254a611edf0b4e41dc8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4cbd41f9f816f254a611edf0b4e41dc8">DMA_CH10_AL3_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002b0)</td></tr>
<tr class="separator:a4cbd41f9f816f254a611edf0b4e41dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c67efe65233c66a9ce06e21b911ad0" id="r_ab0c67efe65233c66a9ce06e21b911ad0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab0c67efe65233c66a9ce06e21b911ad0">DMA_CH10_AL3_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ab0c67efe65233c66a9ce06e21b911ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588746c7085084b3b0797c735c1878f8" id="r_a588746c7085084b3b0797c735c1878f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a588746c7085084b3b0797c735c1878f8">DMA_CH10_AL3_READ_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a588746c7085084b3b0797c735c1878f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae803fdaa4188fca21a899ab23ee61f80" id="r_ae803fdaa4188fca21a899ab23ee61f80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae803fdaa4188fca21a899ab23ee61f80">DMA_CH10_AL3_READ_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ae803fdaa4188fca21a899ab23ee61f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30cfeeb045840f825070381255ce1c81" id="r_a30cfeeb045840f825070381255ce1c81"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30cfeeb045840f825070381255ce1c81">DMA_CH10_AL3_READ_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a30cfeeb045840f825070381255ce1c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a861e27f51b9f6e9a66e66e89a644a978" id="r_a861e27f51b9f6e9a66e66e89a644a978"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a861e27f51b9f6e9a66e66e89a644a978">DMA_CH10_AL3_READ_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a861e27f51b9f6e9a66e66e89a644a978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d8bebfa639fe0606921c4eb51bb4dc9" id="r_a2d8bebfa639fe0606921c4eb51bb4dc9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d8bebfa639fe0606921c4eb51bb4dc9">DMA_CH10_AL3_READ_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002bc)</td></tr>
<tr class="separator:a2d8bebfa639fe0606921c4eb51bb4dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1534ae18162370d7817e6ff68e3b64b1" id="r_a1534ae18162370d7817e6ff68e3b64b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1534ae18162370d7817e6ff68e3b64b1">DMA_CH10_AL3_READ_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a1534ae18162370d7817e6ff68e3b64b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be6c8ee4a8237f98a6b14d152a40540" id="r_a2be6c8ee4a8237f98a6b14d152a40540"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2be6c8ee4a8237f98a6b14d152a40540">DMA_CH10_AL3_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2be6c8ee4a8237f98a6b14d152a40540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa88a65548cd8174c9cf3c2a39ba66fe" id="r_aaa88a65548cd8174c9cf3c2a39ba66fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa88a65548cd8174c9cf3c2a39ba66fe">DMA_CH10_AL3_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aaa88a65548cd8174c9cf3c2a39ba66fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1ce9259ce2135acbe6b6b71e88e5adc" id="r_aa1ce9259ce2135acbe6b6b71e88e5adc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1ce9259ce2135acbe6b6b71e88e5adc">DMA_CH10_AL3_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa1ce9259ce2135acbe6b6b71e88e5adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab57f54add26861dfbca5acfe3c7bd278" id="r_ab57f54add26861dfbca5acfe3c7bd278"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab57f54add26861dfbca5acfe3c7bd278">DMA_CH10_AL3_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ab57f54add26861dfbca5acfe3c7bd278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8575497a932918320912bbd509907578" id="r_a8575497a932918320912bbd509907578"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8575497a932918320912bbd509907578">DMA_CH10_AL3_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002b8)</td></tr>
<tr class="separator:a8575497a932918320912bbd509907578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5609fb87f3ef918b7420c1ab7c2a464" id="r_aa5609fb87f3ef918b7420c1ab7c2a464"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5609fb87f3ef918b7420c1ab7c2a464">DMA_CH10_AL3_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:aa5609fb87f3ef918b7420c1ab7c2a464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4f88a129210a25eeabbd9f221f32d5b" id="r_ac4f88a129210a25eeabbd9f221f32d5b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4f88a129210a25eeabbd9f221f32d5b">DMA_CH10_AL3_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac4f88a129210a25eeabbd9f221f32d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c220b10fd955287a989e05e337e228" id="r_a14c220b10fd955287a989e05e337e228"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14c220b10fd955287a989e05e337e228">DMA_CH10_AL3_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a14c220b10fd955287a989e05e337e228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae139dae11df8432fcf82000b08d3ea45" id="r_ae139dae11df8432fcf82000b08d3ea45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae139dae11df8432fcf82000b08d3ea45">DMA_CH10_AL3_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae139dae11df8432fcf82000b08d3ea45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa553400b6a2458b3d8f32cc6d523f61a" id="r_aa553400b6a2458b3d8f32cc6d523f61a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa553400b6a2458b3d8f32cc6d523f61a">DMA_CH10_AL3_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aa553400b6a2458b3d8f32cc6d523f61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88963b600280e4f0cb038378ca65ddd7" id="r_a88963b600280e4f0cb038378ca65ddd7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88963b600280e4f0cb038378ca65ddd7">DMA_CH10_AL3_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002b4)</td></tr>
<tr class="separator:a88963b600280e4f0cb038378ca65ddd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82a794f29ee68436f222a48f7dfc5b98" id="r_a82a794f29ee68436f222a48f7dfc5b98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82a794f29ee68436f222a48f7dfc5b98">DMA_CH10_AL3_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a82a794f29ee68436f222a48f7dfc5b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9133d7d87efa5f9683e73ea8353135f4" id="r_a9133d7d87efa5f9683e73ea8353135f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9133d7d87efa5f9683e73ea8353135f4">DMA_CH10_CTRL_TRIG_AHB_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a9133d7d87efa5f9683e73ea8353135f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b4117a3853037a6c35c7d93fc95172e" id="r_a1b4117a3853037a6c35c7d93fc95172e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b4117a3853037a6c35c7d93fc95172e">DMA_CH10_CTRL_TRIG_AHB_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:a1b4117a3853037a6c35c7d93fc95172e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fcaaa7d4c636205a32584f31b3063fa" id="r_a7fcaaa7d4c636205a32584f31b3063fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7fcaaa7d4c636205a32584f31b3063fa">DMA_CH10_CTRL_TRIG_AHB_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a7fcaaa7d4c636205a32584f31b3063fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe1f4915d62323d88102bdf586fdb8e6" id="r_abe1f4915d62323d88102bdf586fdb8e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abe1f4915d62323d88102bdf586fdb8e6">DMA_CH10_CTRL_TRIG_AHB_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:abe1f4915d62323d88102bdf586fdb8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebfe3dfc54e530d80c1c223d4dcc4465" id="r_aebfe3dfc54e530d80c1c223d4dcc4465"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aebfe3dfc54e530d80c1c223d4dcc4465">DMA_CH10_CTRL_TRIG_AHB_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aebfe3dfc54e530d80c1c223d4dcc4465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af884b29747a948f3715e3c56efa1601b" id="r_af884b29747a948f3715e3c56efa1601b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af884b29747a948f3715e3c56efa1601b">DMA_CH10_CTRL_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td></tr>
<tr class="separator:af884b29747a948f3715e3c56efa1601b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a657c48c0a3479d7e12b81884d629ed0a" id="r_a657c48c0a3479d7e12b81884d629ed0a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a657c48c0a3479d7e12b81884d629ed0a">DMA_CH10_CTRL_TRIG_BSWAP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a657c48c0a3479d7e12b81884d629ed0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c0487fe7d26a9a59978b4d4fedb58ec" id="r_a2c0487fe7d26a9a59978b4d4fedb58ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c0487fe7d26a9a59978b4d4fedb58ec">DMA_CH10_CTRL_TRIG_BSWAP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a2c0487fe7d26a9a59978b4d4fedb58ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7b1c0815ff9ff5e0f8a9d92fa2dd2ff" id="r_ad7b1c0815ff9ff5e0f8a9d92fa2dd2ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7b1c0815ff9ff5e0f8a9d92fa2dd2ff">DMA_CH10_CTRL_TRIG_BSWAP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:ad7b1c0815ff9ff5e0f8a9d92fa2dd2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056a22223f219215bd64e7c802744721" id="r_a056a22223f219215bd64e7c802744721"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a056a22223f219215bd64e7c802744721">DMA_CH10_CTRL_TRIG_BSWAP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a056a22223f219215bd64e7c802744721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3c2a1d0f3ec23f933bc1c4b156af16b" id="r_af3c2a1d0f3ec23f933bc1c4b156af16b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3c2a1d0f3ec23f933bc1c4b156af16b">DMA_CH10_CTRL_TRIG_BSWAP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af3c2a1d0f3ec23f933bc1c4b156af16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96c5fbd045cac182d973d3bfe0ea0019" id="r_a96c5fbd045cac182d973d3bfe0ea0019"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a96c5fbd045cac182d973d3bfe0ea0019">DMA_CH10_CTRL_TRIG_BUSY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a96c5fbd045cac182d973d3bfe0ea0019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2012a92c90b94525bbb1a9ee5beeed05" id="r_a2012a92c90b94525bbb1a9ee5beeed05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2012a92c90b94525bbb1a9ee5beeed05">DMA_CH10_CTRL_TRIG_BUSY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a2012a92c90b94525bbb1a9ee5beeed05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f5f56393c24fdeb4626af0e1c99743" id="r_a87f5f56393c24fdeb4626af0e1c99743"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87f5f56393c24fdeb4626af0e1c99743">DMA_CH10_CTRL_TRIG_BUSY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a87f5f56393c24fdeb4626af0e1c99743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed2642bfb93d6903dd4994069fa3610" id="r_abed2642bfb93d6903dd4994069fa3610"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abed2642bfb93d6903dd4994069fa3610">DMA_CH10_CTRL_TRIG_BUSY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:abed2642bfb93d6903dd4994069fa3610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a250b2ee42b4a77ef3d6b62223d67a9f6" id="r_a250b2ee42b4a77ef3d6b62223d67a9f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a250b2ee42b4a77ef3d6b62223d67a9f6">DMA_CH10_CTRL_TRIG_BUSY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a250b2ee42b4a77ef3d6b62223d67a9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44abcf4ae58d9571aa66466141e54b29" id="r_a44abcf4ae58d9571aa66466141e54b29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44abcf4ae58d9571aa66466141e54b29">DMA_CH10_CTRL_TRIG_CHAIN_TO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a44abcf4ae58d9571aa66466141e54b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9cd8d28f52c20a4c0e6f0e3f5a1a34" id="r_a7e9cd8d28f52c20a4c0e6f0e3f5a1a34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e9cd8d28f52c20a4c0e6f0e3f5a1a34">DMA_CH10_CTRL_TRIG_CHAIN_TO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td></tr>
<tr class="separator:a7e9cd8d28f52c20a4c0e6f0e3f5a1a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf534fa0486c7eea6d5c959a68c500dc" id="r_abf534fa0486c7eea6d5c959a68c500dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abf534fa0486c7eea6d5c959a68c500dc">DMA_CH10_CTRL_TRIG_CHAIN_TO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:abf534fa0486c7eea6d5c959a68c500dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a786d5faa678a447e1416f51a15f02806" id="r_a786d5faa678a447e1416f51a15f02806"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a786d5faa678a447e1416f51a15f02806">DMA_CH10_CTRL_TRIG_CHAIN_TO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a786d5faa678a447e1416f51a15f02806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82f12efcb4128e52e544a02f7bbf254f" id="r_a82f12efcb4128e52e544a02f7bbf254f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82f12efcb4128e52e544a02f7bbf254f">DMA_CH10_CTRL_TRIG_CHAIN_TO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a82f12efcb4128e52e544a02f7bbf254f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6087a0e49674da5adfa3c246e781c707" id="r_a6087a0e49674da5adfa3c246e781c707"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6087a0e49674da5adfa3c246e781c707">DMA_CH10_CTRL_TRIG_DATA_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6087a0e49674da5adfa3c246e781c707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fed1d8b523576ced6d8ad24d8db3e33" id="r_a2fed1d8b523576ced6d8ad24d8db3e33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2fed1d8b523576ced6d8ad24d8db3e33">DMA_CH10_CTRL_TRIG_DATA_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:a2fed1d8b523576ced6d8ad24d8db3e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5928856c2b5d7432901d840fcf35cfc0" id="r_a5928856c2b5d7432901d840fcf35cfc0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5928856c2b5d7432901d840fcf35cfc0">DMA_CH10_CTRL_TRIG_DATA_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a5928856c2b5d7432901d840fcf35cfc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a618af2cfe3955c263d364678d0e4a578" id="r_a618af2cfe3955c263d364678d0e4a578"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a618af2cfe3955c263d364678d0e4a578">DMA_CH10_CTRL_TRIG_DATA_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a618af2cfe3955c263d364678d0e4a578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb2e13da6ee06fcae44b05c12d6d4a00" id="r_acb2e13da6ee06fcae44b05c12d6d4a00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acb2e13da6ee06fcae44b05c12d6d4a00">DMA_CH10_CTRL_TRIG_DATA_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acb2e13da6ee06fcae44b05c12d6d4a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090f2e94a950653eff9965c1221d2968" id="r_a090f2e94a950653eff9965c1221d2968"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a090f2e94a950653eff9965c1221d2968">DMA_CH10_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a090f2e94a950653eff9965c1221d2968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa326dd3c15e1a6ba39aa3ad2fae1f49a" id="r_aa326dd3c15e1a6ba39aa3ad2fae1f49a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa326dd3c15e1a6ba39aa3ad2fae1f49a">DMA_CH10_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa326dd3c15e1a6ba39aa3ad2fae1f49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd2a58bbb4259aa786c3a5089d26b29" id="r_a7dd2a58bbb4259aa786c3a5089d26b29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7dd2a58bbb4259aa786c3a5089d26b29">DMA_CH10_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a7dd2a58bbb4259aa786c3a5089d26b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35480c44c8350327fa78f665e2d39899" id="r_a35480c44c8350327fa78f665e2d39899"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35480c44c8350327fa78f665e2d39899">DMA_CH10_CTRL_TRIG_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a35480c44c8350327fa78f665e2d39899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f34b71afadcf1c9477306993cd4c14e" id="r_a3f34b71afadcf1c9477306993cd4c14e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f34b71afadcf1c9477306993cd4c14e">DMA_CH10_CTRL_TRIG_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a3f34b71afadcf1c9477306993cd4c14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c35d8b638669fc553b3cbf271b48dad" id="r_a4c35d8b638669fc553b3cbf271b48dad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c35d8b638669fc553b3cbf271b48dad">DMA_CH10_CTRL_TRIG_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4c35d8b638669fc553b3cbf271b48dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e8496b8ee6df33222cc75199d172d2f" id="r_a5e8496b8ee6df33222cc75199d172d2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e8496b8ee6df33222cc75199d172d2f">DMA_CH10_CTRL_TRIG_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5e8496b8ee6df33222cc75199d172d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a941e33984095522a2b78704709847dfa" id="r_a941e33984095522a2b78704709847dfa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a941e33984095522a2b78704709847dfa">DMA_CH10_CTRL_TRIG_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a941e33984095522a2b78704709847dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1215f6f1f57fa159e21e582e2bd6ec65" id="r_a1215f6f1f57fa159e21e582e2bd6ec65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1215f6f1f57fa159e21e582e2bd6ec65">DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1215f6f1f57fa159e21e582e2bd6ec65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d99d97e758e29731abe05d4f3d9869" id="r_ac2d99d97e758e29731abe05d4f3d9869"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac2d99d97e758e29731abe05d4f3d9869">DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ac2d99d97e758e29731abe05d4f3d9869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeed895a8c41115227e50d58dc78fc73b" id="r_aeed895a8c41115227e50d58dc78fc73b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeed895a8c41115227e50d58dc78fc73b">DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aeed895a8c41115227e50d58dc78fc73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da86a32b821d6024ffdc81542bfda7c" id="r_a0da86a32b821d6024ffdc81542bfda7c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0da86a32b821d6024ffdc81542bfda7c">DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a0da86a32b821d6024ffdc81542bfda7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cf05f2c4deb7bc3c0b58808e400f224" id="r_a3cf05f2c4deb7bc3c0b58808e400f224"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3cf05f2c4deb7bc3c0b58808e400f224">DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3cf05f2c4deb7bc3c0b58808e400f224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7ea1ecdb699f1f530f1eb6201d3c919" id="r_ae7ea1ecdb699f1f530f1eb6201d3c919"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7ea1ecdb699f1f530f1eb6201d3c919">DMA_CH10_CTRL_TRIG_INCR_READ_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae7ea1ecdb699f1f530f1eb6201d3c919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade04b8f10d3e1f93107c0612a51e0d21" id="r_ade04b8f10d3e1f93107c0612a51e0d21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade04b8f10d3e1f93107c0612a51e0d21">DMA_CH10_CTRL_TRIG_INCR_READ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:ade04b8f10d3e1f93107c0612a51e0d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c6f99bbfbc1efdf8cd4b6ff04637df1" id="r_a0c6f99bbfbc1efdf8cd4b6ff04637df1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c6f99bbfbc1efdf8cd4b6ff04637df1">DMA_CH10_CTRL_TRIG_INCR_READ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a0c6f99bbfbc1efdf8cd4b6ff04637df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2165149cc63b1fbf246e3e02f35848e5" id="r_a2165149cc63b1fbf246e3e02f35848e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2165149cc63b1fbf246e3e02f35848e5">DMA_CH10_CTRL_TRIG_INCR_READ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a2165149cc63b1fbf246e3e02f35848e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0ba5922ab4b70352c56588ca3c39404" id="r_ad0ba5922ab4b70352c56588ca3c39404"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad0ba5922ab4b70352c56588ca3c39404">DMA_CH10_CTRL_TRIG_INCR_READ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad0ba5922ab4b70352c56588ca3c39404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d12cee1d6f19c7b7a0224332eede91f" id="r_a1d12cee1d6f19c7b7a0224332eede91f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d12cee1d6f19c7b7a0224332eede91f">DMA_CH10_CTRL_TRIG_INCR_WRITE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1d12cee1d6f19c7b7a0224332eede91f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85fafc26191422e867dc610638fa9e32" id="r_a85fafc26191422e867dc610638fa9e32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85fafc26191422e867dc610638fa9e32">DMA_CH10_CTRL_TRIG_INCR_WRITE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a85fafc26191422e867dc610638fa9e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599594abc8eac41443f964505a12862e" id="r_a599594abc8eac41443f964505a12862e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a599594abc8eac41443f964505a12862e">DMA_CH10_CTRL_TRIG_INCR_WRITE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a599594abc8eac41443f964505a12862e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac60cb77814006fc99de4d657e83f1e9b" id="r_ac60cb77814006fc99de4d657e83f1e9b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac60cb77814006fc99de4d657e83f1e9b">DMA_CH10_CTRL_TRIG_INCR_WRITE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ac60cb77814006fc99de4d657e83f1e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1fc0faa9a6b55d5b3784846afd950b4" id="r_af1fc0faa9a6b55d5b3784846afd950b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1fc0faa9a6b55d5b3784846afd950b4">DMA_CH10_CTRL_TRIG_INCR_WRITE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af1fc0faa9a6b55d5b3784846afd950b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0401b98a6bc4ae6088c3ca5c1f2ad2d9" id="r_a0401b98a6bc4ae6088c3ca5c1f2ad2d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0401b98a6bc4ae6088c3ca5c1f2ad2d9">DMA_CH10_CTRL_TRIG_IRQ_QUIET_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0401b98a6bc4ae6088c3ca5c1f2ad2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac357035c2a7901acb5b4fdcc8c21225b" id="r_ac357035c2a7901acb5b4fdcc8c21225b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac357035c2a7901acb5b4fdcc8c21225b">DMA_CH10_CTRL_TRIG_IRQ_QUIET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:ac357035c2a7901acb5b4fdcc8c21225b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6197075ab3a6730a76204602b57c622" id="r_af6197075ab3a6730a76204602b57c622"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af6197075ab3a6730a76204602b57c622">DMA_CH10_CTRL_TRIG_IRQ_QUIET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:af6197075ab3a6730a76204602b57c622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7b5219928e19a864b37226d0689f7aa" id="r_ac7b5219928e19a864b37226d0689f7aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac7b5219928e19a864b37226d0689f7aa">DMA_CH10_CTRL_TRIG_IRQ_QUIET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:ac7b5219928e19a864b37226d0689f7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4086947ca7a33f105b4f0cdffc283aa" id="r_ac4086947ca7a33f105b4f0cdffc283aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4086947ca7a33f105b4f0cdffc283aa">DMA_CH10_CTRL_TRIG_IRQ_QUIET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac4086947ca7a33f105b4f0cdffc283aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32d856dc7203ea746445a1016722041a" id="r_a32d856dc7203ea746445a1016722041a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32d856dc7203ea746445a1016722041a">DMA_CH10_CTRL_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000028c)</td></tr>
<tr class="separator:a32d856dc7203ea746445a1016722041a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae35256891a0e49aba85f65e74b0a7a34" id="r_ae35256891a0e49aba85f65e74b0a7a34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae35256891a0e49aba85f65e74b0a7a34">DMA_CH10_CTRL_TRIG_READ_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ae35256891a0e49aba85f65e74b0a7a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ff973a8e5d47cae82afa50a0eab813" id="r_af5ff973a8e5d47cae82afa50a0eab813"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af5ff973a8e5d47cae82afa50a0eab813">DMA_CH10_CTRL_TRIG_READ_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:af5ff973a8e5d47cae82afa50a0eab813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3edc2f778c4ba2e41975826aa1a298" id="r_aeb3edc2f778c4ba2e41975826aa1a298"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb3edc2f778c4ba2e41975826aa1a298">DMA_CH10_CTRL_TRIG_READ_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:aeb3edc2f778c4ba2e41975826aa1a298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784cbbf7154612bd8fce9dd1da71d2ea" id="r_a784cbbf7154612bd8fce9dd1da71d2ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a784cbbf7154612bd8fce9dd1da71d2ea">DMA_CH10_CTRL_TRIG_READ_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a784cbbf7154612bd8fce9dd1da71d2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4feaf36a33f622dc78f2858698c8d136" id="r_a4feaf36a33f622dc78f2858698c8d136"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4feaf36a33f622dc78f2858698c8d136">DMA_CH10_CTRL_TRIG_READ_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4feaf36a33f622dc78f2858698c8d136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6afa8fa2435a29bb2548d9a072ee6f1a" id="r_a6afa8fa2435a29bb2548d9a072ee6f1a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6afa8fa2435a29bb2548d9a072ee6f1a">DMA_CH10_CTRL_TRIG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a6afa8fa2435a29bb2548d9a072ee6f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0717bab8ac69b87a04f56ded32eb111d" id="r_a0717bab8ac69b87a04f56ded32eb111d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0717bab8ac69b87a04f56ded32eb111d">DMA_CH10_CTRL_TRIG_RING_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0717bab8ac69b87a04f56ded32eb111d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8246386ee58418a28eb9b59c1f96574c" id="r_a8246386ee58418a28eb9b59c1f96574c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8246386ee58418a28eb9b59c1f96574c">DMA_CH10_CTRL_TRIG_RING_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a8246386ee58418a28eb9b59c1f96574c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dfaf14ecf7cb63c7e03a84d5f52186c" id="r_a9dfaf14ecf7cb63c7e03a84d5f52186c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9dfaf14ecf7cb63c7e03a84d5f52186c">DMA_CH10_CTRL_TRIG_RING_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a9dfaf14ecf7cb63c7e03a84d5f52186c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a53b0db6dc45a207e599594dd176c30" id="r_a6a53b0db6dc45a207e599594dd176c30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a53b0db6dc45a207e599594dd176c30">DMA_CH10_CTRL_TRIG_RING_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a6a53b0db6dc45a207e599594dd176c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee1785cef3f1c6370abb91e5e0a4fa77" id="r_aee1785cef3f1c6370abb91e5e0a4fa77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee1785cef3f1c6370abb91e5e0a4fa77">DMA_CH10_CTRL_TRIG_RING_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aee1785cef3f1c6370abb91e5e0a4fa77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f95ccfa76f170d6a15e37dfb1a060a" id="r_a90f95ccfa76f170d6a15e37dfb1a060a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90f95ccfa76f170d6a15e37dfb1a060a">DMA_CH10_CTRL_TRIG_RING_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a90f95ccfa76f170d6a15e37dfb1a060a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bd48985fb6c5ad8f9c0d54df52791ba" id="r_a0bd48985fb6c5ad8f9c0d54df52791ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0bd48985fb6c5ad8f9c0d54df52791ba">DMA_CH10_CTRL_TRIG_RING_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td></tr>
<tr class="separator:a0bd48985fb6c5ad8f9c0d54df52791ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06134abe187d79ba2d93abdfa4092176" id="r_a06134abe187d79ba2d93abdfa4092176"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a06134abe187d79ba2d93abdfa4092176">DMA_CH10_CTRL_TRIG_RING_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a06134abe187d79ba2d93abdfa4092176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab93158bdc1e8b939e758ff9548f4d31f" id="r_ab93158bdc1e8b939e758ff9548f4d31f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab93158bdc1e8b939e758ff9548f4d31f">DMA_CH10_CTRL_TRIG_RING_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ab93158bdc1e8b939e758ff9548f4d31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceec1390aa2014c3c6ddcf67fd7309b6" id="r_aceec1390aa2014c3c6ddcf67fd7309b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aceec1390aa2014c3c6ddcf67fd7309b6">DMA_CH10_CTRL_TRIG_RING_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aceec1390aa2014c3c6ddcf67fd7309b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a865317c0bb9154ca10b032102132ab07" id="r_a865317c0bb9154ca10b032102132ab07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a865317c0bb9154ca10b032102132ab07">DMA_CH10_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a865317c0bb9154ca10b032102132ab07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcbb876793e9d535317b1dc18a408bee" id="r_abcbb876793e9d535317b1dc18a408bee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abcbb876793e9d535317b1dc18a408bee">DMA_CH10_CTRL_TRIG_SNIFF_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abcbb876793e9d535317b1dc18a408bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67656f3421abeec7a9d173909e3c54a2" id="r_a67656f3421abeec7a9d173909e3c54a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67656f3421abeec7a9d173909e3c54a2">DMA_CH10_CTRL_TRIG_SNIFF_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a67656f3421abeec7a9d173909e3c54a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb7e86ccc346d05e1dab6fbec44f563" id="r_abeb7e86ccc346d05e1dab6fbec44f563"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abeb7e86ccc346d05e1dab6fbec44f563">DMA_CH10_CTRL_TRIG_SNIFF_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:abeb7e86ccc346d05e1dab6fbec44f563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bbcbb95fece7221d7f45e3b46476d33" id="r_a9bbcbb95fece7221d7f45e3b46476d33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9bbcbb95fece7221d7f45e3b46476d33">DMA_CH10_CTRL_TRIG_SNIFF_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a9bbcbb95fece7221d7f45e3b46476d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38470248fc1c5beb8d14e9d24d1d24b6" id="r_a38470248fc1c5beb8d14e9d24d1d24b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38470248fc1c5beb8d14e9d24d1d24b6">DMA_CH10_CTRL_TRIG_SNIFF_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a38470248fc1c5beb8d14e9d24d1d24b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bf448d98a79262ff8c9234b58b29153" id="r_a7bf448d98a79262ff8c9234b58b29153"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7bf448d98a79262ff8c9234b58b29153">DMA_CH10_CTRL_TRIG_TREQ_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7bf448d98a79262ff8c9234b58b29153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f84a7aa1ddf986826cb4479667cb25" id="r_aa1f84a7aa1ddf986826cb4479667cb25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1f84a7aa1ddf986826cb4479667cb25">DMA_CH10_CTRL_TRIG_TREQ_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td></tr>
<tr class="separator:aa1f84a7aa1ddf986826cb4479667cb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc10c010f6b9c7284f649d5804e0be77" id="r_acc10c010f6b9c7284f649d5804e0be77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc10c010f6b9c7284f649d5804e0be77">DMA_CH10_CTRL_TRIG_TREQ_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:acc10c010f6b9c7284f649d5804e0be77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd3fcea77d4e9d683b9c7234f83c628" id="r_a0dd3fcea77d4e9d683b9c7234f83c628"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0dd3fcea77d4e9d683b9c7234f83c628">DMA_CH10_CTRL_TRIG_TREQ_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a0dd3fcea77d4e9d683b9c7234f83c628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0299ae7dbd51500b62a5372f80defc37" id="r_a0299ae7dbd51500b62a5372f80defc37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0299ae7dbd51500b62a5372f80defc37">DMA_CH10_CTRL_TRIG_TREQ_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a0299ae7dbd51500b62a5372f80defc37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b77ecd62c94af6028cce8723f0d388c" id="r_a9b77ecd62c94af6028cce8723f0d388c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9b77ecd62c94af6028cce8723f0d388c">DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td></tr>
<tr class="separator:a9b77ecd62c94af6028cce8723f0d388c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4302bd7119fc9be1dc830dac781b568b" id="r_a4302bd7119fc9be1dc830dac781b568b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4302bd7119fc9be1dc830dac781b568b">DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td></tr>
<tr class="separator:a4302bd7119fc9be1dc830dac781b568b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3f0ae24f1f4d8632322eb960cf0066f" id="r_af3f0ae24f1f4d8632322eb960cf0066f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3f0ae24f1f4d8632322eb960cf0066f">DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td></tr>
<tr class="separator:af3f0ae24f1f4d8632322eb960cf0066f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5086d64792add290995363ef9016d553" id="r_a5086d64792add290995363ef9016d553"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5086d64792add290995363ef9016d553">DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td></tr>
<tr class="separator:a5086d64792add290995363ef9016d553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2326e8938efc19ac545c1bc542ab84b" id="r_ac2326e8938efc19ac545c1bc542ab84b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac2326e8938efc19ac545c1bc542ab84b">DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td></tr>
<tr class="separator:ac2326e8938efc19ac545c1bc542ab84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17902e27c3c631481b28e684da1add9c" id="r_a17902e27c3c631481b28e684da1add9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a17902e27c3c631481b28e684da1add9c">DMA_CH10_CTRL_TRIG_WRITE_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a17902e27c3c631481b28e684da1add9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b20362fa6da45df3b457ef42202ed0d" id="r_a6b20362fa6da45df3b457ef42202ed0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b20362fa6da45df3b457ef42202ed0d">DMA_CH10_CTRL_TRIG_WRITE_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:a6b20362fa6da45df3b457ef42202ed0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af778086dc37f54fe4aff06d04c032625" id="r_af778086dc37f54fe4aff06d04c032625"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af778086dc37f54fe4aff06d04c032625">DMA_CH10_CTRL_TRIG_WRITE_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:af778086dc37f54fe4aff06d04c032625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a046036981e52f0280a5041a0e36f8298" id="r_a046036981e52f0280a5041a0e36f8298"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a046036981e52f0280a5041a0e36f8298">DMA_CH10_CTRL_TRIG_WRITE_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a046036981e52f0280a5041a0e36f8298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff911144b8875c3e05df72d3d2080669" id="r_aff911144b8875c3e05df72d3d2080669"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff911144b8875c3e05df72d3d2080669">DMA_CH10_CTRL_TRIG_WRITE_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aff911144b8875c3e05df72d3d2080669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a932819246bab6b9c4e6ff3b6563372d3" id="r_a932819246bab6b9c4e6ff3b6563372d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a932819246bab6b9c4e6ff3b6563372d3">DMA_CH10_DBG_CTDREQ_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a932819246bab6b9c4e6ff3b6563372d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40010989a4b2f0024867933cd4e98db6" id="r_a40010989a4b2f0024867933cd4e98db6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a40010989a4b2f0024867933cd4e98db6">DMA_CH10_DBG_CTDREQ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td></tr>
<tr class="separator:a40010989a4b2f0024867933cd4e98db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a587e9eca48ac8124056573ec5b634328" id="r_a587e9eca48ac8124056573ec5b634328"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a587e9eca48ac8124056573ec5b634328">DMA_CH10_DBG_CTDREQ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a587e9eca48ac8124056573ec5b634328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51758fb3f1fef028e96a8b8f72bfe209" id="r_a51758fb3f1fef028e96a8b8f72bfe209"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51758fb3f1fef028e96a8b8f72bfe209">DMA_CH10_DBG_CTDREQ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a51758fb3f1fef028e96a8b8f72bfe209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe5ab989cfdcb1bc36eb490892c70daf" id="r_afe5ab989cfdcb1bc36eb490892c70daf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afe5ab989cfdcb1bc36eb490892c70daf">DMA_CH10_DBG_CTDREQ_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000a80)</td></tr>
<tr class="separator:afe5ab989cfdcb1bc36eb490892c70daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03f7a4d4c78b53eaf04fbb3c71372ec8" id="r_a03f7a4d4c78b53eaf04fbb3c71372ec8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a03f7a4d4c78b53eaf04fbb3c71372ec8">DMA_CH10_DBG_CTDREQ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a03f7a4d4c78b53eaf04fbb3c71372ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec98441d38164eac7c6834da859f0e1" id="r_a8ec98441d38164eac7c6834da859f0e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ec98441d38164eac7c6834da859f0e1">DMA_CH10_DBG_TCR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8ec98441d38164eac7c6834da859f0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1664150a900a865c9eef8b7d34767025" id="r_a1664150a900a865c9eef8b7d34767025"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1664150a900a865c9eef8b7d34767025">DMA_CH10_DBG_TCR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a1664150a900a865c9eef8b7d34767025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e0f6dc8df92d0cd0e7c27adc22b2d68" id="r_a2e0f6dc8df92d0cd0e7c27adc22b2d68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e0f6dc8df92d0cd0e7c27adc22b2d68">DMA_CH10_DBG_TCR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2e0f6dc8df92d0cd0e7c27adc22b2d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c5f9bc4d6e1a994a6a2d99527b96782" id="r_a0c5f9bc4d6e1a994a6a2d99527b96782"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c5f9bc4d6e1a994a6a2d99527b96782">DMA_CH10_DBG_TCR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a0c5f9bc4d6e1a994a6a2d99527b96782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a449a27d6dbd58530bad96414c15069d2" id="r_a449a27d6dbd58530bad96414c15069d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a449a27d6dbd58530bad96414c15069d2">DMA_CH10_DBG_TCR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000a84)</td></tr>
<tr class="separator:a449a27d6dbd58530bad96414c15069d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ca9af637c298f99d9a1d3af577e010" id="r_a92ca9af637c298f99d9a1d3af577e010"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a92ca9af637c298f99d9a1d3af577e010">DMA_CH10_DBG_TCR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a92ca9af637c298f99d9a1d3af577e010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14bb7ccf2dd7bfede895bcd57e7e4344" id="r_a14bb7ccf2dd7bfede895bcd57e7e4344"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14bb7ccf2dd7bfede895bcd57e7e4344">DMA_CH10_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a14bb7ccf2dd7bfede895bcd57e7e4344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6ab9231948dbefdf8ec74dec0945d2a" id="r_ad6ab9231948dbefdf8ec74dec0945d2a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6ab9231948dbefdf8ec74dec0945d2a">DMA_CH10_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ad6ab9231948dbefdf8ec74dec0945d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6638a1e90f146273bd2f6c65797d19a" id="r_ac6638a1e90f146273bd2f6c65797d19a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6638a1e90f146273bd2f6c65797d19a">DMA_CH10_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac6638a1e90f146273bd2f6c65797d19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd29b9ce148c193c65cf3faa1b56af2" id="r_a5bd29b9ce148c193c65cf3faa1b56af2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5bd29b9ce148c193c65cf3faa1b56af2">DMA_CH10_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a5bd29b9ce148c193c65cf3faa1b56af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ee697e9749885e09a8df6ff4c1f0ad5" id="r_a8ee697e9749885e09a8df6ff4c1f0ad5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ee697e9749885e09a8df6ff4c1f0ad5">DMA_CH10_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000280)</td></tr>
<tr class="separator:a8ee697e9749885e09a8df6ff4c1f0ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb92678c5e7af10b739d41dc59ab89f6" id="r_afb92678c5e7af10b739d41dc59ab89f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afb92678c5e7af10b739d41dc59ab89f6">DMA_CH10_READ_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:afb92678c5e7af10b739d41dc59ab89f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5961863820fb04e5074a4d42d976cd80" id="r_a5961863820fb04e5074a4d42d976cd80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5961863820fb04e5074a4d42d976cd80">DMA_CH10_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5961863820fb04e5074a4d42d976cd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f692a0c8959e1b307f14039626533fb" id="r_a9f692a0c8959e1b307f14039626533fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f692a0c8959e1b307f14039626533fb">DMA_CH10_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a9f692a0c8959e1b307f14039626533fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40967a0c0f63212ae36aa296426ec49" id="r_af40967a0c0f63212ae36aa296426ec49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af40967a0c0f63212ae36aa296426ec49">DMA_CH10_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af40967a0c0f63212ae36aa296426ec49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2312246ce5ca11c777396a7c49cab437" id="r_a2312246ce5ca11c777396a7c49cab437"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2312246ce5ca11c777396a7c49cab437">DMA_CH10_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a2312246ce5ca11c777396a7c49cab437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c01f2a4ded8da02e4a76b615c6cbba5" id="r_a6c01f2a4ded8da02e4a76b615c6cbba5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c01f2a4ded8da02e4a76b615c6cbba5">DMA_CH10_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000288)</td></tr>
<tr class="separator:a6c01f2a4ded8da02e4a76b615c6cbba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d033a30c5ad1158badc466303e5f66a" id="r_a0d033a30c5ad1158badc466303e5f66a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d033a30c5ad1158badc466303e5f66a">DMA_CH10_TRANS_COUNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a0d033a30c5ad1158badc466303e5f66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5608920cdcdff2c430b38a729d1e595" id="r_aa5608920cdcdff2c430b38a729d1e595"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5608920cdcdff2c430b38a729d1e595">DMA_CH10_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa5608920cdcdff2c430b38a729d1e595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef7d13ae7f92290a01a8656711b301e5" id="r_aef7d13ae7f92290a01a8656711b301e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aef7d13ae7f92290a01a8656711b301e5">DMA_CH10_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aef7d13ae7f92290a01a8656711b301e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b13889706c6ef3125909780db619685" id="r_a7b13889706c6ef3125909780db619685"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7b13889706c6ef3125909780db619685">DMA_CH10_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7b13889706c6ef3125909780db619685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ad5aee2baceb739c19ce037a320424" id="r_a91ad5aee2baceb739c19ce037a320424"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91ad5aee2baceb739c19ce037a320424">DMA_CH10_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a91ad5aee2baceb739c19ce037a320424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d4fa966cc9897f9be0a44c2d9689e3" id="r_a86d4fa966cc9897f9be0a44c2d9689e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86d4fa966cc9897f9be0a44c2d9689e3">DMA_CH10_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000284)</td></tr>
<tr class="separator:a86d4fa966cc9897f9be0a44c2d9689e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c448a89cee58199adc600345e08d80" id="r_a14c448a89cee58199adc600345e08d80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14c448a89cee58199adc600345e08d80">DMA_CH10_WRITE_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a14c448a89cee58199adc600345e08d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6590288fba613f632ffe51d449082ac0" id="r_a6590288fba613f632ffe51d449082ac0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6590288fba613f632ffe51d449082ac0">DMA_CH11_AL1_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6590288fba613f632ffe51d449082ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa73831c09541822300dcb3f0b77088c8" id="r_aa73831c09541822300dcb3f0b77088c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa73831c09541822300dcb3f0b77088c8">DMA_CH11_AL1_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa73831c09541822300dcb3f0b77088c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02a47449441c67848bc4d7f75365b9be" id="r_a02a47449441c67848bc4d7f75365b9be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02a47449441c67848bc4d7f75365b9be">DMA_CH11_AL1_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a02a47449441c67848bc4d7f75365b9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88926019fe42f92526ba0c030c0587ce" id="r_a88926019fe42f92526ba0c030c0587ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88926019fe42f92526ba0c030c0587ce">DMA_CH11_AL1_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a88926019fe42f92526ba0c030c0587ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2cc59711e5a2f5cd20887026e5291af" id="r_ad2cc59711e5a2f5cd20887026e5291af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2cc59711e5a2f5cd20887026e5291af">DMA_CH11_AL1_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002d0)</td></tr>
<tr class="separator:ad2cc59711e5a2f5cd20887026e5291af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a405774b387f802f5b62949481d170253" id="r_a405774b387f802f5b62949481d170253"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a405774b387f802f5b62949481d170253">DMA_CH11_AL1_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a405774b387f802f5b62949481d170253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6687fc1fb93fd3937171eb584ebc870" id="r_ac6687fc1fb93fd3937171eb584ebc870"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6687fc1fb93fd3937171eb584ebc870">DMA_CH11_AL1_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac6687fc1fb93fd3937171eb584ebc870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8195c6ea11bd0d61eee4a071d72648a6" id="r_a8195c6ea11bd0d61eee4a071d72648a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8195c6ea11bd0d61eee4a071d72648a6">DMA_CH11_AL1_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a8195c6ea11bd0d61eee4a071d72648a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3746784d813f0e271f039e6975790301" id="r_a3746784d813f0e271f039e6975790301"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3746784d813f0e271f039e6975790301">DMA_CH11_AL1_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3746784d813f0e271f039e6975790301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a572c637d16007b64688e22825301a619" id="r_a572c637d16007b64688e22825301a619"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a572c637d16007b64688e22825301a619">DMA_CH11_AL1_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a572c637d16007b64688e22825301a619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1900f9aa4723799a6e33dca20dc3c48" id="r_ad1900f9aa4723799a6e33dca20dc3c48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad1900f9aa4723799a6e33dca20dc3c48">DMA_CH11_AL1_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002d4)</td></tr>
<tr class="separator:ad1900f9aa4723799a6e33dca20dc3c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7a072db9e3a107cb88320981056fa03" id="r_ab7a072db9e3a107cb88320981056fa03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7a072db9e3a107cb88320981056fa03">DMA_CH11_AL1_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ab7a072db9e3a107cb88320981056fa03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1abef93e1937e00a78f3536788b54683" id="r_a1abef93e1937e00a78f3536788b54683"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1abef93e1937e00a78f3536788b54683">DMA_CH11_AL1_TRANS_COUNT_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1abef93e1937e00a78f3536788b54683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3791d21bccd991914dea102bf4a4fbc" id="r_aa3791d21bccd991914dea102bf4a4fbc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3791d21bccd991914dea102bf4a4fbc">DMA_CH11_AL1_TRANS_COUNT_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa3791d21bccd991914dea102bf4a4fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b7e9e5f612232cf2e4c5f9a5ac99e0" id="r_af2b7e9e5f612232cf2e4c5f9a5ac99e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2b7e9e5f612232cf2e4c5f9a5ac99e0">DMA_CH11_AL1_TRANS_COUNT_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af2b7e9e5f612232cf2e4c5f9a5ac99e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0bae7afe875325758aec7ad9b209550" id="r_aa0bae7afe875325758aec7ad9b209550"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa0bae7afe875325758aec7ad9b209550">DMA_CH11_AL1_TRANS_COUNT_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aa0bae7afe875325758aec7ad9b209550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff813663756594184a449da6c8cbf16" id="r_a7ff813663756594184a449da6c8cbf16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ff813663756594184a449da6c8cbf16">DMA_CH11_AL1_TRANS_COUNT_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002dc)</td></tr>
<tr class="separator:a7ff813663756594184a449da6c8cbf16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a807d8ba0b92282e748e333292c4456d1" id="r_a807d8ba0b92282e748e333292c4456d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a807d8ba0b92282e748e333292c4456d1">DMA_CH11_AL1_TRANS_COUNT_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a807d8ba0b92282e748e333292c4456d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37f2c1bc0174cdc652bc36d26a2e283d" id="r_a37f2c1bc0174cdc652bc36d26a2e283d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a37f2c1bc0174cdc652bc36d26a2e283d">DMA_CH11_AL1_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a37f2c1bc0174cdc652bc36d26a2e283d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31caa0987e66d751dc9f74227f178c7c" id="r_a31caa0987e66d751dc9f74227f178c7c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31caa0987e66d751dc9f74227f178c7c">DMA_CH11_AL1_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a31caa0987e66d751dc9f74227f178c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71cc9c2d6a6c350c21aeae8bf0681014" id="r_a71cc9c2d6a6c350c21aeae8bf0681014"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a71cc9c2d6a6c350c21aeae8bf0681014">DMA_CH11_AL1_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a71cc9c2d6a6c350c21aeae8bf0681014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7923e0de5c0baa2c8dbf0b3865d0e93" id="r_ad7923e0de5c0baa2c8dbf0b3865d0e93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7923e0de5c0baa2c8dbf0b3865d0e93">DMA_CH11_AL1_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ad7923e0de5c0baa2c8dbf0b3865d0e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eefd9617f2ac449ca46a9f2809cc3b9" id="r_a6eefd9617f2ac449ca46a9f2809cc3b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6eefd9617f2ac449ca46a9f2809cc3b9">DMA_CH11_AL1_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002d8)</td></tr>
<tr class="separator:a6eefd9617f2ac449ca46a9f2809cc3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fefbf3d96124c34d79dd7b65a573ac7" id="r_a1fefbf3d96124c34d79dd7b65a573ac7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1fefbf3d96124c34d79dd7b65a573ac7">DMA_CH11_AL1_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a1fefbf3d96124c34d79dd7b65a573ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a3a53d1601f9f07118f1f7cdc799b8" id="r_a88a3a53d1601f9f07118f1f7cdc799b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88a3a53d1601f9f07118f1f7cdc799b8">DMA_CH11_AL2_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a88a3a53d1601f9f07118f1f7cdc799b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3200c06dae0dd116facde77740d8cdc7" id="r_a3200c06dae0dd116facde77740d8cdc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3200c06dae0dd116facde77740d8cdc7">DMA_CH11_AL2_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a3200c06dae0dd116facde77740d8cdc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af48a6b76db868ca9bf1ad4880acc934c" id="r_af48a6b76db868ca9bf1ad4880acc934c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af48a6b76db868ca9bf1ad4880acc934c">DMA_CH11_AL2_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af48a6b76db868ca9bf1ad4880acc934c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7162d1391f54ad8b818f2ff72738e1be" id="r_a7162d1391f54ad8b818f2ff72738e1be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7162d1391f54ad8b818f2ff72738e1be">DMA_CH11_AL2_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a7162d1391f54ad8b818f2ff72738e1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba801d6b22dda11146f85406a09a317" id="r_a8ba801d6b22dda11146f85406a09a317"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ba801d6b22dda11146f85406a09a317">DMA_CH11_AL2_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002e0)</td></tr>
<tr class="separator:a8ba801d6b22dda11146f85406a09a317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e3c684c9d60bcbc93e4f02f827cca9" id="r_a97e3c684c9d60bcbc93e4f02f827cca9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97e3c684c9d60bcbc93e4f02f827cca9">DMA_CH11_AL2_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a97e3c684c9d60bcbc93e4f02f827cca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abefb2a2e2728bbab965000a612793664" id="r_abefb2a2e2728bbab965000a612793664"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abefb2a2e2728bbab965000a612793664">DMA_CH11_AL2_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abefb2a2e2728bbab965000a612793664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03cde245506e9deea1cce929fee3613" id="r_ae03cde245506e9deea1cce929fee3613"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae03cde245506e9deea1cce929fee3613">DMA_CH11_AL2_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ae03cde245506e9deea1cce929fee3613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1366e9efb2ebe52d2147a4490d71524" id="r_af1366e9efb2ebe52d2147a4490d71524"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1366e9efb2ebe52d2147a4490d71524">DMA_CH11_AL2_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af1366e9efb2ebe52d2147a4490d71524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0cffad1137510f7e4ebdb050fd0e95d" id="r_af0cffad1137510f7e4ebdb050fd0e95d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af0cffad1137510f7e4ebdb050fd0e95d">DMA_CH11_AL2_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:af0cffad1137510f7e4ebdb050fd0e95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd7a1df48ee797da376ed909c031d2a" id="r_a8dd7a1df48ee797da376ed909c031d2a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8dd7a1df48ee797da376ed909c031d2a">DMA_CH11_AL2_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002e8)</td></tr>
<tr class="separator:a8dd7a1df48ee797da376ed909c031d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefb8b30a5c7cfe064f2c65e233117fb9" id="r_aefb8b30a5c7cfe064f2c65e233117fb9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aefb8b30a5c7cfe064f2c65e233117fb9">DMA_CH11_AL2_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:aefb8b30a5c7cfe064f2c65e233117fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3d1a7221ff879cdc0b2dd683dd18554" id="r_ac3d1a7221ff879cdc0b2dd683dd18554"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3d1a7221ff879cdc0b2dd683dd18554">DMA_CH11_AL2_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac3d1a7221ff879cdc0b2dd683dd18554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d4f731c3a18459147094cbe034b9795" id="r_a2d4f731c3a18459147094cbe034b9795"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d4f731c3a18459147094cbe034b9795">DMA_CH11_AL2_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a2d4f731c3a18459147094cbe034b9795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a519db289ebf9a538a11494a81010635d" id="r_a519db289ebf9a538a11494a81010635d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a519db289ebf9a538a11494a81010635d">DMA_CH11_AL2_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a519db289ebf9a538a11494a81010635d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3843303f804b9d0fa7ee70c2ae04e0f" id="r_ab3843303f804b9d0fa7ee70c2ae04e0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3843303f804b9d0fa7ee70c2ae04e0f">DMA_CH11_AL2_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ab3843303f804b9d0fa7ee70c2ae04e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94bd2910f209eff6d4be383f45cfe849" id="r_a94bd2910f209eff6d4be383f45cfe849"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a94bd2910f209eff6d4be383f45cfe849">DMA_CH11_AL2_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002e4)</td></tr>
<tr class="separator:a94bd2910f209eff6d4be383f45cfe849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89fa990b74871bc41229218ca5c6256d" id="r_a89fa990b74871bc41229218ca5c6256d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89fa990b74871bc41229218ca5c6256d">DMA_CH11_AL2_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a89fa990b74871bc41229218ca5c6256d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19a0ab4ae1a36a91c621ebec95f8bce5" id="r_a19a0ab4ae1a36a91c621ebec95f8bce5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19a0ab4ae1a36a91c621ebec95f8bce5">DMA_CH11_AL2_WRITE_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a19a0ab4ae1a36a91c621ebec95f8bce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affdb8fdfd90d916f430110074b0765a0" id="r_affdb8fdfd90d916f430110074b0765a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#affdb8fdfd90d916f430110074b0765a0">DMA_CH11_AL2_WRITE_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:affdb8fdfd90d916f430110074b0765a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0aae83f8aca04472faa24942a0680ca" id="r_ae0aae83f8aca04472faa24942a0680ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0aae83f8aca04472faa24942a0680ca">DMA_CH11_AL2_WRITE_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae0aae83f8aca04472faa24942a0680ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af027cc0dffb27e730c579a73fa4e74ce" id="r_af027cc0dffb27e730c579a73fa4e74ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af027cc0dffb27e730c579a73fa4e74ce">DMA_CH11_AL2_WRITE_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:af027cc0dffb27e730c579a73fa4e74ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae883ae03b18d05efe55a30cdbf583da4" id="r_ae883ae03b18d05efe55a30cdbf583da4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae883ae03b18d05efe55a30cdbf583da4">DMA_CH11_AL2_WRITE_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002ec)</td></tr>
<tr class="separator:ae883ae03b18d05efe55a30cdbf583da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01271c9028ecc53726689c964525027a" id="r_a01271c9028ecc53726689c964525027a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a01271c9028ecc53726689c964525027a">DMA_CH11_AL2_WRITE_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a01271c9028ecc53726689c964525027a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecb25120eefdd93ec037beb3c91f6a4a" id="r_aecb25120eefdd93ec037beb3c91f6a4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aecb25120eefdd93ec037beb3c91f6a4a">DMA_CH11_AL3_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aecb25120eefdd93ec037beb3c91f6a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91c1de8a60af725fcb756734e4b3d15" id="r_af91c1de8a60af725fcb756734e4b3d15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af91c1de8a60af725fcb756734e4b3d15">DMA_CH11_AL3_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:af91c1de8a60af725fcb756734e4b3d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb643e57ad2ff493adca0b083e8f9357" id="r_aeb643e57ad2ff493adca0b083e8f9357"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb643e57ad2ff493adca0b083e8f9357">DMA_CH11_AL3_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aeb643e57ad2ff493adca0b083e8f9357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56925b96768772dbaa685c21f10a5e82" id="r_a56925b96768772dbaa685c21f10a5e82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56925b96768772dbaa685c21f10a5e82">DMA_CH11_AL3_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a56925b96768772dbaa685c21f10a5e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b68f6417f9b978b1c32e9eefa6a1f2d" id="r_a5b68f6417f9b978b1c32e9eefa6a1f2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b68f6417f9b978b1c32e9eefa6a1f2d">DMA_CH11_AL3_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002f0)</td></tr>
<tr class="separator:a5b68f6417f9b978b1c32e9eefa6a1f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a016713f40399b2b2b7e09bfcae0b258d" id="r_a016713f40399b2b2b7e09bfcae0b258d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a016713f40399b2b2b7e09bfcae0b258d">DMA_CH11_AL3_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a016713f40399b2b2b7e09bfcae0b258d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9aca6db844810a5424d9752151fb554" id="r_aa9aca6db844810a5424d9752151fb554"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa9aca6db844810a5424d9752151fb554">DMA_CH11_AL3_READ_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa9aca6db844810a5424d9752151fb554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b00fc9f5d2044df7b3d3e905a63022d" id="r_a8b00fc9f5d2044df7b3d3e905a63022d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8b00fc9f5d2044df7b3d3e905a63022d">DMA_CH11_AL3_READ_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a8b00fc9f5d2044df7b3d3e905a63022d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac13d5b9944a61bf472d44185fb0c4777" id="r_ac13d5b9944a61bf472d44185fb0c4777"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac13d5b9944a61bf472d44185fb0c4777">DMA_CH11_AL3_READ_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac13d5b9944a61bf472d44185fb0c4777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1902f61a799c3bb45381e206d06e4939" id="r_a1902f61a799c3bb45381e206d06e4939"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1902f61a799c3bb45381e206d06e4939">DMA_CH11_AL3_READ_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a1902f61a799c3bb45381e206d06e4939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d53baf170b0ec6957da716c984be647" id="r_a9d53baf170b0ec6957da716c984be647"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d53baf170b0ec6957da716c984be647">DMA_CH11_AL3_READ_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002fc)</td></tr>
<tr class="separator:a9d53baf170b0ec6957da716c984be647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f651dd040f701ff96b17151fc7f04ba" id="r_a8f651dd040f701ff96b17151fc7f04ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8f651dd040f701ff96b17151fc7f04ba">DMA_CH11_AL3_READ_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a8f651dd040f701ff96b17151fc7f04ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ba6409d33f7d4c50a96b569b02d9211" id="r_a6ba6409d33f7d4c50a96b569b02d9211"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ba6409d33f7d4c50a96b569b02d9211">DMA_CH11_AL3_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6ba6409d33f7d4c50a96b569b02d9211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a8bde5a3c171ff959f895a80966713" id="r_a85a8bde5a3c171ff959f895a80966713"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85a8bde5a3c171ff959f895a80966713">DMA_CH11_AL3_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a85a8bde5a3c171ff959f895a80966713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0349ffd03177818c4db6ed789bc98a7e" id="r_a0349ffd03177818c4db6ed789bc98a7e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0349ffd03177818c4db6ed789bc98a7e">DMA_CH11_AL3_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0349ffd03177818c4db6ed789bc98a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f49523ec5f7edec5c29e244f2ccdbd4" id="r_a2f49523ec5f7edec5c29e244f2ccdbd4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f49523ec5f7edec5c29e244f2ccdbd4">DMA_CH11_AL3_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a2f49523ec5f7edec5c29e244f2ccdbd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2244bb371631d74dc95039a2469254d" id="r_ab2244bb371631d74dc95039a2469254d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab2244bb371631d74dc95039a2469254d">DMA_CH11_AL3_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002f8)</td></tr>
<tr class="separator:ab2244bb371631d74dc95039a2469254d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0bc099c12a4f2fd3c1065e9e43b64c" id="r_afa0bc099c12a4f2fd3c1065e9e43b64c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afa0bc099c12a4f2fd3c1065e9e43b64c">DMA_CH11_AL3_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:afa0bc099c12a4f2fd3c1065e9e43b64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba7b6fecb8721e93123906a8f0d5e0a" id="r_acba7b6fecb8721e93123906a8f0d5e0a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acba7b6fecb8721e93123906a8f0d5e0a">DMA_CH11_AL3_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acba7b6fecb8721e93123906a8f0d5e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2502f43bd10c14e50a0152067e65e6a1" id="r_a2502f43bd10c14e50a0152067e65e6a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2502f43bd10c14e50a0152067e65e6a1">DMA_CH11_AL3_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a2502f43bd10c14e50a0152067e65e6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec95eb660b92e09744f408f41836f58" id="r_a1ec95eb660b92e09744f408f41836f58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ec95eb660b92e09744f408f41836f58">DMA_CH11_AL3_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1ec95eb660b92e09744f408f41836f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a961f0da1c7096e84c13116309c745ddf" id="r_a961f0da1c7096e84c13116309c745ddf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a961f0da1c7096e84c13116309c745ddf">DMA_CH11_AL3_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a961f0da1c7096e84c13116309c745ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3683b6958db6cf57d3f4e3d355839c9a" id="r_a3683b6958db6cf57d3f4e3d355839c9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3683b6958db6cf57d3f4e3d355839c9a">DMA_CH11_AL3_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002f4)</td></tr>
<tr class="separator:a3683b6958db6cf57d3f4e3d355839c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c573981dae40aec2dd99bea6ebe3386" id="r_a2c573981dae40aec2dd99bea6ebe3386"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c573981dae40aec2dd99bea6ebe3386">DMA_CH11_AL3_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a2c573981dae40aec2dd99bea6ebe3386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6918e67e554c93de4dc72fc1fc430d4" id="r_ac6918e67e554c93de4dc72fc1fc430d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6918e67e554c93de4dc72fc1fc430d4">DMA_CH11_CTRL_TRIG_AHB_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac6918e67e554c93de4dc72fc1fc430d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a154d84d6e8127c5e5a3cd04138b0ba43" id="r_a154d84d6e8127c5e5a3cd04138b0ba43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a154d84d6e8127c5e5a3cd04138b0ba43">DMA_CH11_CTRL_TRIG_AHB_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:a154d84d6e8127c5e5a3cd04138b0ba43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9660bae136f537ea40451c277bda342f" id="r_a9660bae136f537ea40451c277bda342f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9660bae136f537ea40451c277bda342f">DMA_CH11_CTRL_TRIG_AHB_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a9660bae136f537ea40451c277bda342f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad01b6a51d75ab5c0d2d878fa37a544d5" id="r_ad01b6a51d75ab5c0d2d878fa37a544d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad01b6a51d75ab5c0d2d878fa37a544d5">DMA_CH11_CTRL_TRIG_AHB_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ad01b6a51d75ab5c0d2d878fa37a544d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba36e86274a751ed1ce4da5db89ce1be" id="r_aba36e86274a751ed1ce4da5db89ce1be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba36e86274a751ed1ce4da5db89ce1be">DMA_CH11_CTRL_TRIG_AHB_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aba36e86274a751ed1ce4da5db89ce1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fcde414bb2af7a0a506b18920c33099" id="r_a9fcde414bb2af7a0a506b18920c33099"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9fcde414bb2af7a0a506b18920c33099">DMA_CH11_CTRL_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td></tr>
<tr class="separator:a9fcde414bb2af7a0a506b18920c33099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1744caf67aaaddddc2074200fe7622ee" id="r_a1744caf67aaaddddc2074200fe7622ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1744caf67aaaddddc2074200fe7622ee">DMA_CH11_CTRL_TRIG_BSWAP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1744caf67aaaddddc2074200fe7622ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b930002f15c26aa6c3178e725e7f75e" id="r_a5b930002f15c26aa6c3178e725e7f75e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b930002f15c26aa6c3178e725e7f75e">DMA_CH11_CTRL_TRIG_BSWAP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a5b930002f15c26aa6c3178e725e7f75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ef1e27f611007486b54be18ee99966" id="r_a75ef1e27f611007486b54be18ee99966"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a75ef1e27f611007486b54be18ee99966">DMA_CH11_CTRL_TRIG_BSWAP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a75ef1e27f611007486b54be18ee99966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53c5d7caa86b7a1e174451ec25f94fb4" id="r_a53c5d7caa86b7a1e174451ec25f94fb4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53c5d7caa86b7a1e174451ec25f94fb4">DMA_CH11_CTRL_TRIG_BSWAP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a53c5d7caa86b7a1e174451ec25f94fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea3a9696b27e00bc07caba3c6392cac8" id="r_aea3a9696b27e00bc07caba3c6392cac8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aea3a9696b27e00bc07caba3c6392cac8">DMA_CH11_CTRL_TRIG_BSWAP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aea3a9696b27e00bc07caba3c6392cac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af993305feb4b7154350d3271f08cd711" id="r_af993305feb4b7154350d3271f08cd711"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af993305feb4b7154350d3271f08cd711">DMA_CH11_CTRL_TRIG_BUSY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af993305feb4b7154350d3271f08cd711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d59b128885d10dd2a1c09b769fdaaad" id="r_a0d59b128885d10dd2a1c09b769fdaaad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d59b128885d10dd2a1c09b769fdaaad">DMA_CH11_CTRL_TRIG_BUSY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a0d59b128885d10dd2a1c09b769fdaaad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be3048728e3285bb3610345ca658336" id="r_a7be3048728e3285bb3610345ca658336"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7be3048728e3285bb3610345ca658336">DMA_CH11_CTRL_TRIG_BUSY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a7be3048728e3285bb3610345ca658336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045d97aac72c0312910e325f4cf333b9" id="r_a045d97aac72c0312910e325f4cf333b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a045d97aac72c0312910e325f4cf333b9">DMA_CH11_CTRL_TRIG_BUSY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a045d97aac72c0312910e325f4cf333b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661ee2120d974ca4f62effd5c6eb0bc1" id="r_a661ee2120d974ca4f62effd5c6eb0bc1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a661ee2120d974ca4f62effd5c6eb0bc1">DMA_CH11_CTRL_TRIG_BUSY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a661ee2120d974ca4f62effd5c6eb0bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bb9d38da5e34276e61320f5ee92ce5d" id="r_a1bb9d38da5e34276e61320f5ee92ce5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1bb9d38da5e34276e61320f5ee92ce5d">DMA_CH11_CTRL_TRIG_CHAIN_TO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1bb9d38da5e34276e61320f5ee92ce5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f19bf04014e611fc2540156f29dacde" id="r_a5f19bf04014e611fc2540156f29dacde"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5f19bf04014e611fc2540156f29dacde">DMA_CH11_CTRL_TRIG_CHAIN_TO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td></tr>
<tr class="separator:a5f19bf04014e611fc2540156f29dacde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed20eb6bd37256c5cc3a214ee8e6c5a5" id="r_aed20eb6bd37256c5cc3a214ee8e6c5a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aed20eb6bd37256c5cc3a214ee8e6c5a5">DMA_CH11_CTRL_TRIG_CHAIN_TO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:aed20eb6bd37256c5cc3a214ee8e6c5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a5479107183ea2d92329e82e8085cf" id="r_a47a5479107183ea2d92329e82e8085cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47a5479107183ea2d92329e82e8085cf">DMA_CH11_CTRL_TRIG_CHAIN_TO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a47a5479107183ea2d92329e82e8085cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f36b7e1dee49fa8c14c5480b5bf4cc7" id="r_a9f36b7e1dee49fa8c14c5480b5bf4cc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f36b7e1dee49fa8c14c5480b5bf4cc7">DMA_CH11_CTRL_TRIG_CHAIN_TO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9f36b7e1dee49fa8c14c5480b5bf4cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d561ac5041edc1f6829e79b09a02045" id="r_a1d561ac5041edc1f6829e79b09a02045"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d561ac5041edc1f6829e79b09a02045">DMA_CH11_CTRL_TRIG_DATA_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1d561ac5041edc1f6829e79b09a02045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63f0425a4da2386b98a096bd545ed9b6" id="r_a63f0425a4da2386b98a096bd545ed9b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a63f0425a4da2386b98a096bd545ed9b6">DMA_CH11_CTRL_TRIG_DATA_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:a63f0425a4da2386b98a096bd545ed9b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafee9c91f59610e604c05d6162ddf721" id="r_aafee9c91f59610e604c05d6162ddf721"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aafee9c91f59610e604c05d6162ddf721">DMA_CH11_CTRL_TRIG_DATA_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aafee9c91f59610e604c05d6162ddf721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf3fe26fb02e08b72898235c732881d" id="r_a4cf3fe26fb02e08b72898235c732881d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4cf3fe26fb02e08b72898235c732881d">DMA_CH11_CTRL_TRIG_DATA_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a4cf3fe26fb02e08b72898235c732881d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad23d2203a4207a93383a0caf1b457d" id="r_a9ad23d2203a4207a93383a0caf1b457d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ad23d2203a4207a93383a0caf1b457d">DMA_CH11_CTRL_TRIG_DATA_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9ad23d2203a4207a93383a0caf1b457d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9366dd5c82c4978e2c8e5b36e3e861f8" id="r_a9366dd5c82c4978e2c8e5b36e3e861f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9366dd5c82c4978e2c8e5b36e3e861f8">DMA_CH11_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9366dd5c82c4978e2c8e5b36e3e861f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2760d81ba554d634df8811666832e197" id="r_a2760d81ba554d634df8811666832e197"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2760d81ba554d634df8811666832e197">DMA_CH11_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a2760d81ba554d634df8811666832e197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88bd77d693ebb235a4117a543c62f7f0" id="r_a88bd77d693ebb235a4117a543c62f7f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88bd77d693ebb235a4117a543c62f7f0">DMA_CH11_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a88bd77d693ebb235a4117a543c62f7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7dae18dfaffb4142d08c8e9c42f5b10" id="r_aa7dae18dfaffb4142d08c8e9c42f5b10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7dae18dfaffb4142d08c8e9c42f5b10">DMA_CH11_CTRL_TRIG_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa7dae18dfaffb4142d08c8e9c42f5b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c520366ba9414d9b0b59d44def89d9f" id="r_a6c520366ba9414d9b0b59d44def89d9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c520366ba9414d9b0b59d44def89d9f">DMA_CH11_CTRL_TRIG_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a6c520366ba9414d9b0b59d44def89d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedba5fce6500160332dcac663bbc5499" id="r_aedba5fce6500160332dcac663bbc5499"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aedba5fce6500160332dcac663bbc5499">DMA_CH11_CTRL_TRIG_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aedba5fce6500160332dcac663bbc5499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88fd7a5465db43c49c9b35cf95676cd7" id="r_a88fd7a5465db43c49c9b35cf95676cd7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88fd7a5465db43c49c9b35cf95676cd7">DMA_CH11_CTRL_TRIG_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a88fd7a5465db43c49c9b35cf95676cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ad20c42325cd59b4a513cb74694d03" id="r_a76ad20c42325cd59b4a513cb74694d03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76ad20c42325cd59b4a513cb74694d03">DMA_CH11_CTRL_TRIG_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a76ad20c42325cd59b4a513cb74694d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365dcdc72441a08ebb86e2f1a59f1e26" id="r_a365dcdc72441a08ebb86e2f1a59f1e26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a365dcdc72441a08ebb86e2f1a59f1e26">DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a365dcdc72441a08ebb86e2f1a59f1e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad399eb581f2827e586bc1a777427b425" id="r_ad399eb581f2827e586bc1a777427b425"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad399eb581f2827e586bc1a777427b425">DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ad399eb581f2827e586bc1a777427b425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec9b57ec835126ce489966ba2eda87c" id="r_a1ec9b57ec835126ce489966ba2eda87c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ec9b57ec835126ce489966ba2eda87c">DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1ec9b57ec835126ce489966ba2eda87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e57eecdf9b37009bf54124b6865df16" id="r_a1e57eecdf9b37009bf54124b6865df16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1e57eecdf9b37009bf54124b6865df16">DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1e57eecdf9b37009bf54124b6865df16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa323db7d4bedc85f7c614736dca00535" id="r_aa323db7d4bedc85f7c614736dca00535"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa323db7d4bedc85f7c614736dca00535">DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa323db7d4bedc85f7c614736dca00535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c03fe2245323904b414b89b089870f1" id="r_a5c03fe2245323904b414b89b089870f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5c03fe2245323904b414b89b089870f1">DMA_CH11_CTRL_TRIG_INCR_READ_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5c03fe2245323904b414b89b089870f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc8f6260c139c64fb361e5044fab8ab5" id="r_abc8f6260c139c64fb361e5044fab8ab5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc8f6260c139c64fb361e5044fab8ab5">DMA_CH11_CTRL_TRIG_INCR_READ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:abc8f6260c139c64fb361e5044fab8ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69012c9d2cd59e8f775834e8e32b01ef" id="r_a69012c9d2cd59e8f775834e8e32b01ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69012c9d2cd59e8f775834e8e32b01ef">DMA_CH11_CTRL_TRIG_INCR_READ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a69012c9d2cd59e8f775834e8e32b01ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a302cbd9c63fa83b4a3ffd3b1bc8c7821" id="r_a302cbd9c63fa83b4a3ffd3b1bc8c7821"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a302cbd9c63fa83b4a3ffd3b1bc8c7821">DMA_CH11_CTRL_TRIG_INCR_READ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a302cbd9c63fa83b4a3ffd3b1bc8c7821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ddfb191e79d304df51ebba46c22cc0a" id="r_a2ddfb191e79d304df51ebba46c22cc0a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ddfb191e79d304df51ebba46c22cc0a">DMA_CH11_CTRL_TRIG_INCR_READ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2ddfb191e79d304df51ebba46c22cc0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172aa23a32121a786652b64cb95d2b75" id="r_a172aa23a32121a786652b64cb95d2b75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a172aa23a32121a786652b64cb95d2b75">DMA_CH11_CTRL_TRIG_INCR_WRITE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a172aa23a32121a786652b64cb95d2b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c52cca1938ad4b478557b2c4affe38d" id="r_a5c52cca1938ad4b478557b2c4affe38d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5c52cca1938ad4b478557b2c4affe38d">DMA_CH11_CTRL_TRIG_INCR_WRITE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a5c52cca1938ad4b478557b2c4affe38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac542db8d4649f449d638abfad5509ec8" id="r_ac542db8d4649f449d638abfad5509ec8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac542db8d4649f449d638abfad5509ec8">DMA_CH11_CTRL_TRIG_INCR_WRITE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ac542db8d4649f449d638abfad5509ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609951e4f7b6cf42782d2a241aa02f5c" id="r_a609951e4f7b6cf42782d2a241aa02f5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a609951e4f7b6cf42782d2a241aa02f5c">DMA_CH11_CTRL_TRIG_INCR_WRITE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a609951e4f7b6cf42782d2a241aa02f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fdef658ef9e70ad9f0fc64cc36e2740" id="r_a6fdef658ef9e70ad9f0fc64cc36e2740"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6fdef658ef9e70ad9f0fc64cc36e2740">DMA_CH11_CTRL_TRIG_INCR_WRITE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6fdef658ef9e70ad9f0fc64cc36e2740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27cc000d88cb5c1eaf1a24c7f2f52d16" id="r_a27cc000d88cb5c1eaf1a24c7f2f52d16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27cc000d88cb5c1eaf1a24c7f2f52d16">DMA_CH11_CTRL_TRIG_IRQ_QUIET_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a27cc000d88cb5c1eaf1a24c7f2f52d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2df9062fd71ba3e5166e5b18e07cb8c2" id="r_a2df9062fd71ba3e5166e5b18e07cb8c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2df9062fd71ba3e5166e5b18e07cb8c2">DMA_CH11_CTRL_TRIG_IRQ_QUIET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a2df9062fd71ba3e5166e5b18e07cb8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a16e1868e39e1fc868f0d2187eca8f" id="r_a32a16e1868e39e1fc868f0d2187eca8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32a16e1868e39e1fc868f0d2187eca8f">DMA_CH11_CTRL_TRIG_IRQ_QUIET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a32a16e1868e39e1fc868f0d2187eca8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a866a7ab4a266cca216611e86aeccb633" id="r_a866a7ab4a266cca216611e86aeccb633"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a866a7ab4a266cca216611e86aeccb633">DMA_CH11_CTRL_TRIG_IRQ_QUIET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a866a7ab4a266cca216611e86aeccb633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d284692a049ea63d564a6d65e69a1cb" id="r_a5d284692a049ea63d564a6d65e69a1cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d284692a049ea63d564a6d65e69a1cb">DMA_CH11_CTRL_TRIG_IRQ_QUIET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5d284692a049ea63d564a6d65e69a1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b22779a4e7de49816b5e47ad3f7e0b" id="r_a29b22779a4e7de49816b5e47ad3f7e0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a29b22779a4e7de49816b5e47ad3f7e0b">DMA_CH11_CTRL_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002cc)</td></tr>
<tr class="separator:a29b22779a4e7de49816b5e47ad3f7e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0623ab407a855838eda9b6403c70bd7" id="r_ae0623ab407a855838eda9b6403c70bd7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0623ab407a855838eda9b6403c70bd7">DMA_CH11_CTRL_TRIG_READ_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ae0623ab407a855838eda9b6403c70bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e6d515fb950e9bb59190c0526617a4" id="r_a55e6d515fb950e9bb59190c0526617a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55e6d515fb950e9bb59190c0526617a4">DMA_CH11_CTRL_TRIG_READ_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:a55e6d515fb950e9bb59190c0526617a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8241b400c6acedf8ca9a512fd3e954bf" id="r_a8241b400c6acedf8ca9a512fd3e954bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8241b400c6acedf8ca9a512fd3e954bf">DMA_CH11_CTRL_TRIG_READ_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a8241b400c6acedf8ca9a512fd3e954bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32c06b2c867e7c5f7b78658d8bc57cd8" id="r_a32c06b2c867e7c5f7b78658d8bc57cd8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32c06b2c867e7c5f7b78658d8bc57cd8">DMA_CH11_CTRL_TRIG_READ_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a32c06b2c867e7c5f7b78658d8bc57cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4daae1b7694d8f94d42c92897c1ee302" id="r_a4daae1b7694d8f94d42c92897c1ee302"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4daae1b7694d8f94d42c92897c1ee302">DMA_CH11_CTRL_TRIG_READ_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4daae1b7694d8f94d42c92897c1ee302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed6685d0d18d265694efcbf75ddd75b" id="r_abed6685d0d18d265694efcbf75ddd75b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abed6685d0d18d265694efcbf75ddd75b">DMA_CH11_CTRL_TRIG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:abed6685d0d18d265694efcbf75ddd75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e3ebd91983612c8405d52d74b3b7b1d" id="r_a6e3ebd91983612c8405d52d74b3b7b1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e3ebd91983612c8405d52d74b3b7b1d">DMA_CH11_CTRL_TRIG_RING_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6e3ebd91983612c8405d52d74b3b7b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3165078d006edaf22962127f07bb872" id="r_ae3165078d006edaf22962127f07bb872"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae3165078d006edaf22962127f07bb872">DMA_CH11_CTRL_TRIG_RING_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:ae3165078d006edaf22962127f07bb872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f07e1cc20730021034a47d8a19980f9" id="r_a2f07e1cc20730021034a47d8a19980f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f07e1cc20730021034a47d8a19980f9">DMA_CH11_CTRL_TRIG_RING_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a2f07e1cc20730021034a47d8a19980f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe2298e1d7f16fdfab1151db4270d63b" id="r_afe2298e1d7f16fdfab1151db4270d63b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afe2298e1d7f16fdfab1151db4270d63b">DMA_CH11_CTRL_TRIG_RING_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:afe2298e1d7f16fdfab1151db4270d63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1676a0963aa053d85a7725586772bd37" id="r_a1676a0963aa053d85a7725586772bd37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1676a0963aa053d85a7725586772bd37">DMA_CH11_CTRL_TRIG_RING_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1676a0963aa053d85a7725586772bd37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46ba5b98ef0c38751850511ca8e6204c" id="r_a46ba5b98ef0c38751850511ca8e6204c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46ba5b98ef0c38751850511ca8e6204c">DMA_CH11_CTRL_TRIG_RING_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a46ba5b98ef0c38751850511ca8e6204c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417ee0bff415938afd1db41476314c04" id="r_a417ee0bff415938afd1db41476314c04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a417ee0bff415938afd1db41476314c04">DMA_CH11_CTRL_TRIG_RING_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td></tr>
<tr class="separator:a417ee0bff415938afd1db41476314c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f5da7a0fb4af4384dcf78475cfa582b" id="r_a9f5da7a0fb4af4384dcf78475cfa582b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f5da7a0fb4af4384dcf78475cfa582b">DMA_CH11_CTRL_TRIG_RING_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a9f5da7a0fb4af4384dcf78475cfa582b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64bc895d8e44dbfff15a84a928f222f9" id="r_a64bc895d8e44dbfff15a84a928f222f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a64bc895d8e44dbfff15a84a928f222f9">DMA_CH11_CTRL_TRIG_RING_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a64bc895d8e44dbfff15a84a928f222f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ecdc4c63be4c4fb40cc38ad9b1b1fac" id="r_a4ecdc4c63be4c4fb40cc38ad9b1b1fac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ecdc4c63be4c4fb40cc38ad9b1b1fac">DMA_CH11_CTRL_TRIG_RING_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4ecdc4c63be4c4fb40cc38ad9b1b1fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb7b0f9ed1dfe1f1005bc79ceb80b3dc" id="r_aeb7b0f9ed1dfe1f1005bc79ceb80b3dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb7b0f9ed1dfe1f1005bc79ceb80b3dc">DMA_CH11_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aeb7b0f9ed1dfe1f1005bc79ceb80b3dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d42ad32b372cd8ddcdfa4c047ed168" id="r_a84d42ad32b372cd8ddcdfa4c047ed168"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a84d42ad32b372cd8ddcdfa4c047ed168">DMA_CH11_CTRL_TRIG_SNIFF_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a84d42ad32b372cd8ddcdfa4c047ed168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac17a21e2222525f1d9fe0f4bd753f63e" id="r_ac17a21e2222525f1d9fe0f4bd753f63e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac17a21e2222525f1d9fe0f4bd753f63e">DMA_CH11_CTRL_TRIG_SNIFF_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:ac17a21e2222525f1d9fe0f4bd753f63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c8204e4e9d1faa8dab2f6e2edc75ef1" id="r_a0c8204e4e9d1faa8dab2f6e2edc75ef1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c8204e4e9d1faa8dab2f6e2edc75ef1">DMA_CH11_CTRL_TRIG_SNIFF_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a0c8204e4e9d1faa8dab2f6e2edc75ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1d110e1ae6c19fefa017c095fb49a5f" id="r_af1d110e1ae6c19fefa017c095fb49a5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1d110e1ae6c19fefa017c095fb49a5f">DMA_CH11_CTRL_TRIG_SNIFF_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:af1d110e1ae6c19fefa017c095fb49a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af741d6af6954718c5045b100c933fa36" id="r_af741d6af6954718c5045b100c933fa36"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af741d6af6954718c5045b100c933fa36">DMA_CH11_CTRL_TRIG_SNIFF_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af741d6af6954718c5045b100c933fa36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeefabc8d83ed4a73f4aa4af997eb083c" id="r_aeefabc8d83ed4a73f4aa4af997eb083c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeefabc8d83ed4a73f4aa4af997eb083c">DMA_CH11_CTRL_TRIG_TREQ_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aeefabc8d83ed4a73f4aa4af997eb083c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dcbc6882a5ff70ce6432ca8d2d193a8" id="r_a6dcbc6882a5ff70ce6432ca8d2d193a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6dcbc6882a5ff70ce6432ca8d2d193a8">DMA_CH11_CTRL_TRIG_TREQ_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td></tr>
<tr class="separator:a6dcbc6882a5ff70ce6432ca8d2d193a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bdcfa6cc28801789b9c97b629762952" id="r_a3bdcfa6cc28801789b9c97b629762952"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3bdcfa6cc28801789b9c97b629762952">DMA_CH11_CTRL_TRIG_TREQ_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a3bdcfa6cc28801789b9c97b629762952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a556f0a8a5dc3a10cba780f7019d37265" id="r_a556f0a8a5dc3a10cba780f7019d37265"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a556f0a8a5dc3a10cba780f7019d37265">DMA_CH11_CTRL_TRIG_TREQ_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a556f0a8a5dc3a10cba780f7019d37265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa787ccb4ae6ace36aa087d382988d571" id="r_aa787ccb4ae6ace36aa087d382988d571"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa787ccb4ae6ace36aa087d382988d571">DMA_CH11_CTRL_TRIG_TREQ_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:aa787ccb4ae6ace36aa087d382988d571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53e63c863867386a784376f494b753bb" id="r_a53e63c863867386a784376f494b753bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53e63c863867386a784376f494b753bb">DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td></tr>
<tr class="separator:a53e63c863867386a784376f494b753bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac3c7172be5ccdf2bff01de5e1121fad" id="r_aac3c7172be5ccdf2bff01de5e1121fad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aac3c7172be5ccdf2bff01de5e1121fad">DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td></tr>
<tr class="separator:aac3c7172be5ccdf2bff01de5e1121fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d58624c56b90326ed0b87ac1e9b2a2" id="r_a65d58624c56b90326ed0b87ac1e9b2a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a65d58624c56b90326ed0b87ac1e9b2a2">DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td></tr>
<tr class="separator:a65d58624c56b90326ed0b87ac1e9b2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d5fe5bc118e7cb3ad09b6d40aeb0006" id="r_a1d5fe5bc118e7cb3ad09b6d40aeb0006"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d5fe5bc118e7cb3ad09b6d40aeb0006">DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td></tr>
<tr class="separator:a1d5fe5bc118e7cb3ad09b6d40aeb0006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d44a8110ee56debefe008cdd9c8999" id="r_ab3d44a8110ee56debefe008cdd9c8999"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3d44a8110ee56debefe008cdd9c8999">DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td></tr>
<tr class="separator:ab3d44a8110ee56debefe008cdd9c8999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc7be3f48b27a99892a8a4f84f3919f" id="r_a5bc7be3f48b27a99892a8a4f84f3919f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5bc7be3f48b27a99892a8a4f84f3919f">DMA_CH11_CTRL_TRIG_WRITE_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a5bc7be3f48b27a99892a8a4f84f3919f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af928e41f96710c02f60ce8a2d2b23640" id="r_af928e41f96710c02f60ce8a2d2b23640"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af928e41f96710c02f60ce8a2d2b23640">DMA_CH11_CTRL_TRIG_WRITE_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:af928e41f96710c02f60ce8a2d2b23640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ea610cd05dcfd2a1b712f126583b033" id="r_a9ea610cd05dcfd2a1b712f126583b033"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ea610cd05dcfd2a1b712f126583b033">DMA_CH11_CTRL_TRIG_WRITE_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a9ea610cd05dcfd2a1b712f126583b033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4bef4ae2c0be4fc5fddddf6cd4633f" id="r_a8a4bef4ae2c0be4fc5fddddf6cd4633f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8a4bef4ae2c0be4fc5fddddf6cd4633f">DMA_CH11_CTRL_TRIG_WRITE_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a8a4bef4ae2c0be4fc5fddddf6cd4633f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b1d5d5385d93dbb71a4cbc979d8a06" id="r_a27b1d5d5385d93dbb71a4cbc979d8a06"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27b1d5d5385d93dbb71a4cbc979d8a06">DMA_CH11_CTRL_TRIG_WRITE_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a27b1d5d5385d93dbb71a4cbc979d8a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f15bf43c6e0c50360e1c50b306062a" id="r_ac5f15bf43c6e0c50360e1c50b306062a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac5f15bf43c6e0c50360e1c50b306062a">DMA_CH11_DBG_CTDREQ_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ac5f15bf43c6e0c50360e1c50b306062a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8f480ab33f997a18a8c8df527f34b17" id="r_aa8f480ab33f997a18a8c8df527f34b17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8f480ab33f997a18a8c8df527f34b17">DMA_CH11_DBG_CTDREQ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td></tr>
<tr class="separator:aa8f480ab33f997a18a8c8df527f34b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaba5351973f88292e6e8c6bb9badfcaa" id="r_aaba5351973f88292e6e8c6bb9badfcaa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaba5351973f88292e6e8c6bb9badfcaa">DMA_CH11_DBG_CTDREQ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aaba5351973f88292e6e8c6bb9badfcaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adefd8aae4ecc66cfd866bdff4b7bb0ba" id="r_adefd8aae4ecc66cfd866bdff4b7bb0ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adefd8aae4ecc66cfd866bdff4b7bb0ba">DMA_CH11_DBG_CTDREQ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:adefd8aae4ecc66cfd866bdff4b7bb0ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383a9aaf0ccc3e9be940c64cbbb39c8b" id="r_a383a9aaf0ccc3e9be940c64cbbb39c8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a383a9aaf0ccc3e9be940c64cbbb39c8b">DMA_CH11_DBG_CTDREQ_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ac0)</td></tr>
<tr class="separator:a383a9aaf0ccc3e9be940c64cbbb39c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7b6a292069d02968791f46872890668" id="r_ac7b6a292069d02968791f46872890668"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac7b6a292069d02968791f46872890668">DMA_CH11_DBG_CTDREQ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ac7b6a292069d02968791f46872890668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad668c16fe57b727a92c2e72df497e34e" id="r_ad668c16fe57b727a92c2e72df497e34e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad668c16fe57b727a92c2e72df497e34e">DMA_CH11_DBG_TCR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad668c16fe57b727a92c2e72df497e34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa63d325ae7f492a7952ffb81380f35c3" id="r_aa63d325ae7f492a7952ffb81380f35c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa63d325ae7f492a7952ffb81380f35c3">DMA_CH11_DBG_TCR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa63d325ae7f492a7952ffb81380f35c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69f689b9c3c9b12f8fb1f8addd878f73" id="r_a69f689b9c3c9b12f8fb1f8addd878f73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69f689b9c3c9b12f8fb1f8addd878f73">DMA_CH11_DBG_TCR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a69f689b9c3c9b12f8fb1f8addd878f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16eaf646dff8a2d6d6f90980cc130a68" id="r_a16eaf646dff8a2d6d6f90980cc130a68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a16eaf646dff8a2d6d6f90980cc130a68">DMA_CH11_DBG_TCR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a16eaf646dff8a2d6d6f90980cc130a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74ae9767a672cdf41be4f8408bb5185a" id="r_a74ae9767a672cdf41be4f8408bb5185a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74ae9767a672cdf41be4f8408bb5185a">DMA_CH11_DBG_TCR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ac4)</td></tr>
<tr class="separator:a74ae9767a672cdf41be4f8408bb5185a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad54867c8293bd26f828a2f433d5c8b3d" id="r_ad54867c8293bd26f828a2f433d5c8b3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad54867c8293bd26f828a2f433d5c8b3d">DMA_CH11_DBG_TCR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ad54867c8293bd26f828a2f433d5c8b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca8a29293b44c4b93c09186139c3e6b0" id="r_aca8a29293b44c4b93c09186139c3e6b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aca8a29293b44c4b93c09186139c3e6b0">DMA_CH11_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aca8a29293b44c4b93c09186139c3e6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a757c1eb68d07c2709cd12158b42268d7" id="r_a757c1eb68d07c2709cd12158b42268d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a757c1eb68d07c2709cd12158b42268d7">DMA_CH11_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a757c1eb68d07c2709cd12158b42268d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e45ce5d9af971ccb26f527dbe64443f" id="r_a4e45ce5d9af971ccb26f527dbe64443f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e45ce5d9af971ccb26f527dbe64443f">DMA_CH11_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4e45ce5d9af971ccb26f527dbe64443f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefb8c937bcc0b601e11af915ddeb5368" id="r_aefb8c937bcc0b601e11af915ddeb5368"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aefb8c937bcc0b601e11af915ddeb5368">DMA_CH11_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aefb8c937bcc0b601e11af915ddeb5368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a9a744587532c896058387899b08ec" id="r_ac6a9a744587532c896058387899b08ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6a9a744587532c896058387899b08ec">DMA_CH11_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002c0)</td></tr>
<tr class="separator:ac6a9a744587532c896058387899b08ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355cc24ed40bb59c7ad9c9d5e34c9e93" id="r_a355cc24ed40bb59c7ad9c9d5e34c9e93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a355cc24ed40bb59c7ad9c9d5e34c9e93">DMA_CH11_READ_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a355cc24ed40bb59c7ad9c9d5e34c9e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0951c22ca3f8bab8ad3983995fd0949e" id="r_a0951c22ca3f8bab8ad3983995fd0949e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0951c22ca3f8bab8ad3983995fd0949e">DMA_CH11_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0951c22ca3f8bab8ad3983995fd0949e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa555c837676c7f8fb6a8d4caba5d017a" id="r_aa555c837676c7f8fb6a8d4caba5d017a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa555c837676c7f8fb6a8d4caba5d017a">DMA_CH11_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa555c837676c7f8fb6a8d4caba5d017a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4acd46d9ebed3e76307009348fcb40d5" id="r_a4acd46d9ebed3e76307009348fcb40d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4acd46d9ebed3e76307009348fcb40d5">DMA_CH11_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4acd46d9ebed3e76307009348fcb40d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7ccc88274f212a030819638305d47a7" id="r_ae7ccc88274f212a030819638305d47a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7ccc88274f212a030819638305d47a7">DMA_CH11_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ae7ccc88274f212a030819638305d47a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a966a9e765f4ee4890f35b8cadfaa1da7" id="r_a966a9e765f4ee4890f35b8cadfaa1da7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a966a9e765f4ee4890f35b8cadfaa1da7">DMA_CH11_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002c8)</td></tr>
<tr class="separator:a966a9e765f4ee4890f35b8cadfaa1da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4379c2808003ef0910983d2057bfe83" id="r_aa4379c2808003ef0910983d2057bfe83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4379c2808003ef0910983d2057bfe83">DMA_CH11_TRANS_COUNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aa4379c2808003ef0910983d2057bfe83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39da055f3eaacc43b52d81d1c21bf50b" id="r_a39da055f3eaacc43b52d81d1c21bf50b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39da055f3eaacc43b52d81d1c21bf50b">DMA_CH11_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a39da055f3eaacc43b52d81d1c21bf50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a8951bd82e55280a12153725dcc6638" id="r_a4a8951bd82e55280a12153725dcc6638"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a8951bd82e55280a12153725dcc6638">DMA_CH11_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a4a8951bd82e55280a12153725dcc6638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7729109e47217fcea9552ec7a4954de7" id="r_a7729109e47217fcea9552ec7a4954de7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7729109e47217fcea9552ec7a4954de7">DMA_CH11_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7729109e47217fcea9552ec7a4954de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefca7f63515def4e7734fd6c15275dea" id="r_aefca7f63515def4e7734fd6c15275dea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aefca7f63515def4e7734fd6c15275dea">DMA_CH11_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aefca7f63515def4e7734fd6c15275dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabce42f72a3e3fe8f3ab2006695ccda7" id="r_aabce42f72a3e3fe8f3ab2006695ccda7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aabce42f72a3e3fe8f3ab2006695ccda7">DMA_CH11_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002c4)</td></tr>
<tr class="separator:aabce42f72a3e3fe8f3ab2006695ccda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96daf02ae79ee9575163146f2c4165fb" id="r_a96daf02ae79ee9575163146f2c4165fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a96daf02ae79ee9575163146f2c4165fb">DMA_CH11_WRITE_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a96daf02ae79ee9575163146f2c4165fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08ccbfb980590ef597f1ec9dd1cc8332" id="r_a08ccbfb980590ef597f1ec9dd1cc8332"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08ccbfb980590ef597f1ec9dd1cc8332">DMA_CH1_AL1_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a08ccbfb980590ef597f1ec9dd1cc8332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a13ce645dc6f2594ba13b7e1d361264" id="r_a2a13ce645dc6f2594ba13b7e1d361264"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2a13ce645dc6f2594ba13b7e1d361264">DMA_CH1_AL1_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a2a13ce645dc6f2594ba13b7e1d361264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac769e0765a24391daa46c9ffa74f27fb" id="r_ac769e0765a24391daa46c9ffa74f27fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac769e0765a24391daa46c9ffa74f27fb">DMA_CH1_AL1_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac769e0765a24391daa46c9ffa74f27fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6d3edd3db7b22a07dc09978a736a101" id="r_ad6d3edd3db7b22a07dc09978a736a101"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6d3edd3db7b22a07dc09978a736a101">DMA_CH1_AL1_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ad6d3edd3db7b22a07dc09978a736a101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbf11c1cba7aa5d9504cb2930fe3d6c8" id="r_adbf11c1cba7aa5d9504cb2930fe3d6c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adbf11c1cba7aa5d9504cb2930fe3d6c8">DMA_CH1_AL1_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000050)</td></tr>
<tr class="separator:adbf11c1cba7aa5d9504cb2930fe3d6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a301bd85756caf38efc6618c43ef11c09" id="r_a301bd85756caf38efc6618c43ef11c09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a301bd85756caf38efc6618c43ef11c09">DMA_CH1_AL1_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a301bd85756caf38efc6618c43ef11c09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9fe4d21fca2f59171aa9374cbbfc49" id="r_a3b9fe4d21fca2f59171aa9374cbbfc49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3b9fe4d21fca2f59171aa9374cbbfc49">DMA_CH1_AL1_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3b9fe4d21fca2f59171aa9374cbbfc49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abab56bc62f91ce6d3f9dca7d8f57bf69" id="r_abab56bc62f91ce6d3f9dca7d8f57bf69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abab56bc62f91ce6d3f9dca7d8f57bf69">DMA_CH1_AL1_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:abab56bc62f91ce6d3f9dca7d8f57bf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acffb1542d146fe807d485566805924fe" id="r_acffb1542d146fe807d485566805924fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acffb1542d146fe807d485566805924fe">DMA_CH1_AL1_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acffb1542d146fe807d485566805924fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa601a8a58ffe04d5caea5ccf6631f2" id="r_a0aa601a8a58ffe04d5caea5ccf6631f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0aa601a8a58ffe04d5caea5ccf6631f2">DMA_CH1_AL1_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a0aa601a8a58ffe04d5caea5ccf6631f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e8a515073adcfa9b14395fc595e7d8b" id="r_a1e8a515073adcfa9b14395fc595e7d8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1e8a515073adcfa9b14395fc595e7d8b">DMA_CH1_AL1_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000054)</td></tr>
<tr class="separator:a1e8a515073adcfa9b14395fc595e7d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b7c60fa051a6394e1ac7465546c057a" id="r_a7b7c60fa051a6394e1ac7465546c057a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7b7c60fa051a6394e1ac7465546c057a">DMA_CH1_AL1_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a7b7c60fa051a6394e1ac7465546c057a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a95e8d328e8cec64d0ebaef2c635b5" id="r_a52a95e8d328e8cec64d0ebaef2c635b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52a95e8d328e8cec64d0ebaef2c635b5">DMA_CH1_AL1_TRANS_COUNT_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a52a95e8d328e8cec64d0ebaef2c635b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3892e414fe45550d8d66d1385060882b" id="r_a3892e414fe45550d8d66d1385060882b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3892e414fe45550d8d66d1385060882b">DMA_CH1_AL1_TRANS_COUNT_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a3892e414fe45550d8d66d1385060882b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6979977839d4b0630aef4f2a3d2df25d" id="r_a6979977839d4b0630aef4f2a3d2df25d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6979977839d4b0630aef4f2a3d2df25d">DMA_CH1_AL1_TRANS_COUNT_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6979977839d4b0630aef4f2a3d2df25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86cf56cd30f5b226622f186deac34775" id="r_a86cf56cd30f5b226622f186deac34775"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86cf56cd30f5b226622f186deac34775">DMA_CH1_AL1_TRANS_COUNT_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a86cf56cd30f5b226622f186deac34775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fd4a1cecbebdc3dac8c8a467ec5ace6" id="r_a8fd4a1cecbebdc3dac8c8a467ec5ace6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8fd4a1cecbebdc3dac8c8a467ec5ace6">DMA_CH1_AL1_TRANS_COUNT_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000005c)</td></tr>
<tr class="separator:a8fd4a1cecbebdc3dac8c8a467ec5ace6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ac2121d124bd97ebb4d2f3fe34b21d0" id="r_a7ac2121d124bd97ebb4d2f3fe34b21d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ac2121d124bd97ebb4d2f3fe34b21d0">DMA_CH1_AL1_TRANS_COUNT_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a7ac2121d124bd97ebb4d2f3fe34b21d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c7c82eb9e9f72a79c650b8c42e9015" id="r_ad1c7c82eb9e9f72a79c650b8c42e9015"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad1c7c82eb9e9f72a79c650b8c42e9015">DMA_CH1_AL1_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad1c7c82eb9e9f72a79c650b8c42e9015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a5f5a8df05727aa7c40f2553da87547" id="r_a8a5f5a8df05727aa7c40f2553da87547"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8a5f5a8df05727aa7c40f2553da87547">DMA_CH1_AL1_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a8a5f5a8df05727aa7c40f2553da87547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a802c3399537c5f3c318c08d04bb3d9a3" id="r_a802c3399537c5f3c318c08d04bb3d9a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a802c3399537c5f3c318c08d04bb3d9a3">DMA_CH1_AL1_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a802c3399537c5f3c318c08d04bb3d9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3566579dc3b664265137189c026cbf79" id="r_a3566579dc3b664265137189c026cbf79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3566579dc3b664265137189c026cbf79">DMA_CH1_AL1_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a3566579dc3b664265137189c026cbf79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4923879f7b7334b000d3c4b631630120" id="r_a4923879f7b7334b000d3c4b631630120"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4923879f7b7334b000d3c4b631630120">DMA_CH1_AL1_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000058)</td></tr>
<tr class="separator:a4923879f7b7334b000d3c4b631630120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae87ae1ad4bc54898601cf894b02ea7b" id="r_aae87ae1ad4bc54898601cf894b02ea7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae87ae1ad4bc54898601cf894b02ea7b">DMA_CH1_AL1_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:aae87ae1ad4bc54898601cf894b02ea7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50b3b93a765f08116e7c825f6fdac25" id="r_aa50b3b93a765f08116e7c825f6fdac25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa50b3b93a765f08116e7c825f6fdac25">DMA_CH1_AL2_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa50b3b93a765f08116e7c825f6fdac25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b889d625e5608d823ffd0a013964d7d" id="r_a2b889d625e5608d823ffd0a013964d7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b889d625e5608d823ffd0a013964d7d">DMA_CH1_AL2_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a2b889d625e5608d823ffd0a013964d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c0817e6d23e8b432663df33c984d58" id="r_a22c0817e6d23e8b432663df33c984d58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a22c0817e6d23e8b432663df33c984d58">DMA_CH1_AL2_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a22c0817e6d23e8b432663df33c984d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af99bf8d4c60c591866c194182a17b05d" id="r_af99bf8d4c60c591866c194182a17b05d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af99bf8d4c60c591866c194182a17b05d">DMA_CH1_AL2_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:af99bf8d4c60c591866c194182a17b05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2851f3a6159129cd51df5072fc7b93f" id="r_ac2851f3a6159129cd51df5072fc7b93f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac2851f3a6159129cd51df5072fc7b93f">DMA_CH1_AL2_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000060)</td></tr>
<tr class="separator:ac2851f3a6159129cd51df5072fc7b93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a313d47d8f16e148aa25ee1f5949df281" id="r_a313d47d8f16e148aa25ee1f5949df281"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a313d47d8f16e148aa25ee1f5949df281">DMA_CH1_AL2_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a313d47d8f16e148aa25ee1f5949df281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf58a086ce98fc94280b43645cc4ddea" id="r_aaf58a086ce98fc94280b43645cc4ddea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf58a086ce98fc94280b43645cc4ddea">DMA_CH1_AL2_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaf58a086ce98fc94280b43645cc4ddea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57be975b7736b68cb7dad633dd6ee8c2" id="r_a57be975b7736b68cb7dad633dd6ee8c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a57be975b7736b68cb7dad633dd6ee8c2">DMA_CH1_AL2_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a57be975b7736b68cb7dad633dd6ee8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef5803708aa5fa17b1f393976d60684" id="r_a0ef5803708aa5fa17b1f393976d60684"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ef5803708aa5fa17b1f393976d60684">DMA_CH1_AL2_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0ef5803708aa5fa17b1f393976d60684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad385f9abd9c26ce96124021793cb310" id="r_aad385f9abd9c26ce96124021793cb310"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aad385f9abd9c26ce96124021793cb310">DMA_CH1_AL2_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aad385f9abd9c26ce96124021793cb310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0acb4395172ce129b59f44483ffeaf45" id="r_a0acb4395172ce129b59f44483ffeaf45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0acb4395172ce129b59f44483ffeaf45">DMA_CH1_AL2_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000068)</td></tr>
<tr class="separator:a0acb4395172ce129b59f44483ffeaf45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a063077dd6730eedb4f1aee3748e063f9" id="r_a063077dd6730eedb4f1aee3748e063f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a063077dd6730eedb4f1aee3748e063f9">DMA_CH1_AL2_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a063077dd6730eedb4f1aee3748e063f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a94b90c2e651df4ea0a8fb20c4585fb" id="r_a7a94b90c2e651df4ea0a8fb20c4585fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a94b90c2e651df4ea0a8fb20c4585fb">DMA_CH1_AL2_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7a94b90c2e651df4ea0a8fb20c4585fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9526f601fdf3fffe26f034072c53abfe" id="r_a9526f601fdf3fffe26f034072c53abfe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9526f601fdf3fffe26f034072c53abfe">DMA_CH1_AL2_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a9526f601fdf3fffe26f034072c53abfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5270f13a8cb035807476a97fe66e4c3b" id="r_a5270f13a8cb035807476a97fe66e4c3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5270f13a8cb035807476a97fe66e4c3b">DMA_CH1_AL2_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5270f13a8cb035807476a97fe66e4c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3163ef56ef28b3c4b9e67abe9e2e3ad1" id="r_a3163ef56ef28b3c4b9e67abe9e2e3ad1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3163ef56ef28b3c4b9e67abe9e2e3ad1">DMA_CH1_AL2_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a3163ef56ef28b3c4b9e67abe9e2e3ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ab30016886e699e120beca5c497cb76" id="r_a0ab30016886e699e120beca5c497cb76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ab30016886e699e120beca5c497cb76">DMA_CH1_AL2_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000064)</td></tr>
<tr class="separator:a0ab30016886e699e120beca5c497cb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31bfa40e157c05116c400bf6391e1148" id="r_a31bfa40e157c05116c400bf6391e1148"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31bfa40e157c05116c400bf6391e1148">DMA_CH1_AL2_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a31bfa40e157c05116c400bf6391e1148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a792e75e9df10542708ef0f8d2716e4e5" id="r_a792e75e9df10542708ef0f8d2716e4e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a792e75e9df10542708ef0f8d2716e4e5">DMA_CH1_AL2_WRITE_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a792e75e9df10542708ef0f8d2716e4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9734efdfbecbd783870ddaabb734a62" id="r_ad9734efdfbecbd783870ddaabb734a62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad9734efdfbecbd783870ddaabb734a62">DMA_CH1_AL2_WRITE_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ad9734efdfbecbd783870ddaabb734a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec4d6afd5bef16b220b69d6337432874" id="r_aec4d6afd5bef16b220b69d6337432874"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aec4d6afd5bef16b220b69d6337432874">DMA_CH1_AL2_WRITE_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aec4d6afd5bef16b220b69d6337432874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae91d6819195ddc99877bd4cd6a1cbb39" id="r_ae91d6819195ddc99877bd4cd6a1cbb39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae91d6819195ddc99877bd4cd6a1cbb39">DMA_CH1_AL2_WRITE_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ae91d6819195ddc99877bd4cd6a1cbb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb532b0d7be13a4ede82cae22f3d3b3" id="r_a3cb532b0d7be13a4ede82cae22f3d3b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3cb532b0d7be13a4ede82cae22f3d3b3">DMA_CH1_AL2_WRITE_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000006c)</td></tr>
<tr class="separator:a3cb532b0d7be13a4ede82cae22f3d3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ebb4f3c4edcb7da10af215e4c09b3f" id="r_a44ebb4f3c4edcb7da10af215e4c09b3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44ebb4f3c4edcb7da10af215e4c09b3f">DMA_CH1_AL2_WRITE_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a44ebb4f3c4edcb7da10af215e4c09b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b7cb95028e621725e220416e1e4006d" id="r_a1b7cb95028e621725e220416e1e4006d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b7cb95028e621725e220416e1e4006d">DMA_CH1_AL3_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1b7cb95028e621725e220416e1e4006d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c53bfa2e88ae9dd614bd9c4522f2ac8" id="r_a9c53bfa2e88ae9dd614bd9c4522f2ac8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c53bfa2e88ae9dd614bd9c4522f2ac8">DMA_CH1_AL3_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a9c53bfa2e88ae9dd614bd9c4522f2ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff4ba490499247f3878f24900dee3519" id="r_aff4ba490499247f3878f24900dee3519"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff4ba490499247f3878f24900dee3519">DMA_CH1_AL3_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aff4ba490499247f3878f24900dee3519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4740114a0d54201f1a3c2512cc762dd" id="r_ac4740114a0d54201f1a3c2512cc762dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4740114a0d54201f1a3c2512cc762dd">DMA_CH1_AL3_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ac4740114a0d54201f1a3c2512cc762dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352ed7ccea7a7f06da0d0a1fafed0683" id="r_a352ed7ccea7a7f06da0d0a1fafed0683"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a352ed7ccea7a7f06da0d0a1fafed0683">DMA_CH1_AL3_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000070)</td></tr>
<tr class="separator:a352ed7ccea7a7f06da0d0a1fafed0683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6265aef574dcafdcb11ac4a59b27ba2" id="r_ae6265aef574dcafdcb11ac4a59b27ba2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae6265aef574dcafdcb11ac4a59b27ba2">DMA_CH1_AL3_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ae6265aef574dcafdcb11ac4a59b27ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fcfb4ab6b6312d442b69ab1d18e7b85" id="r_a1fcfb4ab6b6312d442b69ab1d18e7b85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1fcfb4ab6b6312d442b69ab1d18e7b85">DMA_CH1_AL3_READ_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1fcfb4ab6b6312d442b69ab1d18e7b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc9eac1b9c1a26fc408e7cb0d79f185" id="r_a3dc9eac1b9c1a26fc408e7cb0d79f185"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3dc9eac1b9c1a26fc408e7cb0d79f185">DMA_CH1_AL3_READ_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a3dc9eac1b9c1a26fc408e7cb0d79f185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fda5b29dc774bab67f707c191a85a1" id="r_a56fda5b29dc774bab67f707c191a85a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56fda5b29dc774bab67f707c191a85a1">DMA_CH1_AL3_READ_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a56fda5b29dc774bab67f707c191a85a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae4419ea3d2dc4548eb81dd5758ce8b" id="r_abae4419ea3d2dc4548eb81dd5758ce8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abae4419ea3d2dc4548eb81dd5758ce8b">DMA_CH1_AL3_READ_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:abae4419ea3d2dc4548eb81dd5758ce8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49242b160cbdcd630e3e8620f655459c" id="r_a49242b160cbdcd630e3e8620f655459c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a49242b160cbdcd630e3e8620f655459c">DMA_CH1_AL3_READ_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000007c)</td></tr>
<tr class="separator:a49242b160cbdcd630e3e8620f655459c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db1b9372a40bfde7fb5cd205463ca62" id="r_a5db1b9372a40bfde7fb5cd205463ca62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5db1b9372a40bfde7fb5cd205463ca62">DMA_CH1_AL3_READ_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a5db1b9372a40bfde7fb5cd205463ca62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd7f22660a74efba590f51a9e9ae85cc" id="r_afd7f22660a74efba590f51a9e9ae85cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd7f22660a74efba590f51a9e9ae85cc">DMA_CH1_AL3_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afd7f22660a74efba590f51a9e9ae85cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0056d08bdce27e3674a2619d8c065ad8" id="r_a0056d08bdce27e3674a2619d8c065ad8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0056d08bdce27e3674a2619d8c065ad8">DMA_CH1_AL3_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a0056d08bdce27e3674a2619d8c065ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66075ea8db401694aab6acf8015891c9" id="r_a66075ea8db401694aab6acf8015891c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a66075ea8db401694aab6acf8015891c9">DMA_CH1_AL3_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a66075ea8db401694aab6acf8015891c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7193cfe53c8c90a8ef6ab107ebb19046" id="r_a7193cfe53c8c90a8ef6ab107ebb19046"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7193cfe53c8c90a8ef6ab107ebb19046">DMA_CH1_AL3_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a7193cfe53c8c90a8ef6ab107ebb19046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8fa9be0a6da2f8731e9eda9e9366943" id="r_ab8fa9be0a6da2f8731e9eda9e9366943"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8fa9be0a6da2f8731e9eda9e9366943">DMA_CH1_AL3_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000078)</td></tr>
<tr class="separator:ab8fa9be0a6da2f8731e9eda9e9366943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82be5af1a12290621ca9ac5eb21a3936" id="r_a82be5af1a12290621ca9ac5eb21a3936"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82be5af1a12290621ca9ac5eb21a3936">DMA_CH1_AL3_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a82be5af1a12290621ca9ac5eb21a3936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6387e499e587a4069b29028fc8ead7a" id="r_ab6387e499e587a4069b29028fc8ead7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab6387e499e587a4069b29028fc8ead7a">DMA_CH1_AL3_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab6387e499e587a4069b29028fc8ead7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb9cb81bc9c6cd5f86b4e7acd49f9610" id="r_afb9cb81bc9c6cd5f86b4e7acd49f9610"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afb9cb81bc9c6cd5f86b4e7acd49f9610">DMA_CH1_AL3_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:afb9cb81bc9c6cd5f86b4e7acd49f9610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab300bc5b4a109c8ff96d98cf70d2ce88" id="r_ab300bc5b4a109c8ff96d98cf70d2ce88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab300bc5b4a109c8ff96d98cf70d2ce88">DMA_CH1_AL3_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab300bc5b4a109c8ff96d98cf70d2ce88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa853c65e8fb7d3739938ae242eb6782b" id="r_aa853c65e8fb7d3739938ae242eb6782b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa853c65e8fb7d3739938ae242eb6782b">DMA_CH1_AL3_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aa853c65e8fb7d3739938ae242eb6782b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d741fa4c4b9a4fe288acb0c1f8c5b5c" id="r_a8d741fa4c4b9a4fe288acb0c1f8c5b5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8d741fa4c4b9a4fe288acb0c1f8c5b5c">DMA_CH1_AL3_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000074)</td></tr>
<tr class="separator:a8d741fa4c4b9a4fe288acb0c1f8c5b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640f0b2a21adbdabf615bc4869e3a7ae" id="r_a640f0b2a21adbdabf615bc4869e3a7ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a640f0b2a21adbdabf615bc4869e3a7ae">DMA_CH1_AL3_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a640f0b2a21adbdabf615bc4869e3a7ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607cb3731640b000f9e1c43af4764ef3" id="r_a607cb3731640b000f9e1c43af4764ef3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a607cb3731640b000f9e1c43af4764ef3">DMA_CH1_CTRL_TRIG_AHB_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a607cb3731640b000f9e1c43af4764ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad70259a55e95be8ebd492e17d55c7bc8" id="r_ad70259a55e95be8ebd492e17d55c7bc8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad70259a55e95be8ebd492e17d55c7bc8">DMA_CH1_CTRL_TRIG_AHB_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:ad70259a55e95be8ebd492e17d55c7bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d5b9d1d0c57368f6d3638f169ceb5b" id="r_a23d5b9d1d0c57368f6d3638f169ceb5b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23d5b9d1d0c57368f6d3638f169ceb5b">DMA_CH1_CTRL_TRIG_AHB_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a23d5b9d1d0c57368f6d3638f169ceb5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af719ebf990cb8824adf9ce39398a85b0" id="r_af719ebf990cb8824adf9ce39398a85b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af719ebf990cb8824adf9ce39398a85b0">DMA_CH1_CTRL_TRIG_AHB_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:af719ebf990cb8824adf9ce39398a85b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23416220ef49a0de77e19a72cee5aff8" id="r_a23416220ef49a0de77e19a72cee5aff8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23416220ef49a0de77e19a72cee5aff8">DMA_CH1_CTRL_TRIG_AHB_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a23416220ef49a0de77e19a72cee5aff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae84d0eb1315ca0dabc6cc1c099697e7f" id="r_ae84d0eb1315ca0dabc6cc1c099697e7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae84d0eb1315ca0dabc6cc1c099697e7f">DMA_CH1_CTRL_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td></tr>
<tr class="separator:ae84d0eb1315ca0dabc6cc1c099697e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a186e42c5eb4ac9571bf1eae4e3aa0ded" id="r_a186e42c5eb4ac9571bf1eae4e3aa0ded"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a186e42c5eb4ac9571bf1eae4e3aa0ded">DMA_CH1_CTRL_TRIG_BSWAP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a186e42c5eb4ac9571bf1eae4e3aa0ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe75f4d2df890eec00addce88c925f4" id="r_a8fe75f4d2df890eec00addce88c925f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8fe75f4d2df890eec00addce88c925f4">DMA_CH1_CTRL_TRIG_BSWAP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a8fe75f4d2df890eec00addce88c925f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d8d110bc9316f935fcf22bacbf7dc2" id="r_a04d8d110bc9316f935fcf22bacbf7dc2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04d8d110bc9316f935fcf22bacbf7dc2">DMA_CH1_CTRL_TRIG_BSWAP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a04d8d110bc9316f935fcf22bacbf7dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aa4730078468027a8f844924132b0fc" id="r_a0aa4730078468027a8f844924132b0fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0aa4730078468027a8f844924132b0fc">DMA_CH1_CTRL_TRIG_BSWAP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a0aa4730078468027a8f844924132b0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60588f2b1df43ea5ef34e9eed06a588e" id="r_a60588f2b1df43ea5ef34e9eed06a588e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60588f2b1df43ea5ef34e9eed06a588e">DMA_CH1_CTRL_TRIG_BSWAP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a60588f2b1df43ea5ef34e9eed06a588e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d9d21d641b83ddbe3e5b8aa2e6e44c" id="r_aa8d9d21d641b83ddbe3e5b8aa2e6e44c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8d9d21d641b83ddbe3e5b8aa2e6e44c">DMA_CH1_CTRL_TRIG_BUSY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa8d9d21d641b83ddbe3e5b8aa2e6e44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35d514af53d709bb8a1e653dd65f6957" id="r_a35d514af53d709bb8a1e653dd65f6957"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35d514af53d709bb8a1e653dd65f6957">DMA_CH1_CTRL_TRIG_BUSY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a35d514af53d709bb8a1e653dd65f6957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51de8e666fbcd9fda14a5b99595d6db7" id="r_a51de8e666fbcd9fda14a5b99595d6db7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51de8e666fbcd9fda14a5b99595d6db7">DMA_CH1_CTRL_TRIG_BUSY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a51de8e666fbcd9fda14a5b99595d6db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a783e372f6caa53fb74e26eaac871f50d" id="r_a783e372f6caa53fb74e26eaac871f50d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a783e372f6caa53fb74e26eaac871f50d">DMA_CH1_CTRL_TRIG_BUSY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a783e372f6caa53fb74e26eaac871f50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43742f37137a6353241d953d4f20e0a0" id="r_a43742f37137a6353241d953d4f20e0a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43742f37137a6353241d953d4f20e0a0">DMA_CH1_CTRL_TRIG_BUSY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a43742f37137a6353241d953d4f20e0a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06cbb6644ded7a01416d15b2dae860dd" id="r_a06cbb6644ded7a01416d15b2dae860dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a06cbb6644ded7a01416d15b2dae860dd">DMA_CH1_CTRL_TRIG_CHAIN_TO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a06cbb6644ded7a01416d15b2dae860dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b316dadba06838bc47a1f6fd0e73806" id="r_a8b316dadba06838bc47a1f6fd0e73806"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8b316dadba06838bc47a1f6fd0e73806">DMA_CH1_CTRL_TRIG_CHAIN_TO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td></tr>
<tr class="separator:a8b316dadba06838bc47a1f6fd0e73806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ff4743f739952f5e24138d277c1fb99" id="r_a3ff4743f739952f5e24138d277c1fb99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ff4743f739952f5e24138d277c1fb99">DMA_CH1_CTRL_TRIG_CHAIN_TO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a3ff4743f739952f5e24138d277c1fb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9d5aa3a606e1cc26d3cce24b55820cd" id="r_ac9d5aa3a606e1cc26d3cce24b55820cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9d5aa3a606e1cc26d3cce24b55820cd">DMA_CH1_CTRL_TRIG_CHAIN_TO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:ac9d5aa3a606e1cc26d3cce24b55820cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9454417c4e9191c84b3898126692b3e7" id="r_a9454417c4e9191c84b3898126692b3e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9454417c4e9191c84b3898126692b3e7">DMA_CH1_CTRL_TRIG_CHAIN_TO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9454417c4e9191c84b3898126692b3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a80efb7ed5b33a9203cd53614eec4a0" id="r_a5a80efb7ed5b33a9203cd53614eec4a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5a80efb7ed5b33a9203cd53614eec4a0">DMA_CH1_CTRL_TRIG_DATA_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5a80efb7ed5b33a9203cd53614eec4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a203b41af7dd95cbf5daf28227a056131" id="r_a203b41af7dd95cbf5daf28227a056131"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a203b41af7dd95cbf5daf28227a056131">DMA_CH1_CTRL_TRIG_DATA_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:a203b41af7dd95cbf5daf28227a056131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20ff41991bb714813a1c1e697ffed876" id="r_a20ff41991bb714813a1c1e697ffed876"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a20ff41991bb714813a1c1e697ffed876">DMA_CH1_CTRL_TRIG_DATA_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a20ff41991bb714813a1c1e697ffed876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1fb38793fa3da0ad00166222eb5771c" id="r_ab1fb38793fa3da0ad00166222eb5771c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab1fb38793fa3da0ad00166222eb5771c">DMA_CH1_CTRL_TRIG_DATA_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ab1fb38793fa3da0ad00166222eb5771c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2825e4ef5e6f1ab411cca2613c842d48" id="r_a2825e4ef5e6f1ab411cca2613c842d48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2825e4ef5e6f1ab411cca2613c842d48">DMA_CH1_CTRL_TRIG_DATA_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2825e4ef5e6f1ab411cca2613c842d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d97468961b3bbf187f2bc7e6b19de10" id="r_a6d97468961b3bbf187f2bc7e6b19de10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d97468961b3bbf187f2bc7e6b19de10">DMA_CH1_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6d97468961b3bbf187f2bc7e6b19de10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f3febe911252a2d2298c97b082b0b7" id="r_a75f3febe911252a2d2298c97b082b0b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a75f3febe911252a2d2298c97b082b0b7">DMA_CH1_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a75f3febe911252a2d2298c97b082b0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ce7f7580973017c0b3e6e564305b773" id="r_a1ce7f7580973017c0b3e6e564305b773"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ce7f7580973017c0b3e6e564305b773">DMA_CH1_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a1ce7f7580973017c0b3e6e564305b773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a106ac74f6a1dbdbd2b55e27f069b0d53" id="r_a106ac74f6a1dbdbd2b55e27f069b0d53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a106ac74f6a1dbdbd2b55e27f069b0d53">DMA_CH1_CTRL_TRIG_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a106ac74f6a1dbdbd2b55e27f069b0d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a775ae78a379b770e215cff8fd551ab85" id="r_a775ae78a379b770e215cff8fd551ab85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a775ae78a379b770e215cff8fd551ab85">DMA_CH1_CTRL_TRIG_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a775ae78a379b770e215cff8fd551ab85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae8dca07a4c8ecb635a72f3a4eb1028" id="r_a9ae8dca07a4c8ecb635a72f3a4eb1028"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ae8dca07a4c8ecb635a72f3a4eb1028">DMA_CH1_CTRL_TRIG_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9ae8dca07a4c8ecb635a72f3a4eb1028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c7fd1f1a70f66ee88cd4483db9b4d4" id="r_ab8c7fd1f1a70f66ee88cd4483db9b4d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8c7fd1f1a70f66ee88cd4483db9b4d4">DMA_CH1_CTRL_TRIG_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab8c7fd1f1a70f66ee88cd4483db9b4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3509875435e40c7a61c12d46eb60e4b" id="r_ac3509875435e40c7a61c12d46eb60e4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3509875435e40c7a61c12d46eb60e4b">DMA_CH1_CTRL_TRIG_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac3509875435e40c7a61c12d46eb60e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f710ad346eb95e947dc34e0713e7391" id="r_a0f710ad346eb95e947dc34e0713e7391"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f710ad346eb95e947dc34e0713e7391">DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0f710ad346eb95e947dc34e0713e7391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af56b27eaf5d5e7d8105704fb3ae72a09" id="r_af56b27eaf5d5e7d8105704fb3ae72a09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af56b27eaf5d5e7d8105704fb3ae72a09">DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:af56b27eaf5d5e7d8105704fb3ae72a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8a467f0ad1933b3452351d259df78fb" id="r_af8a467f0ad1933b3452351d259df78fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8a467f0ad1933b3452351d259df78fb">DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:af8a467f0ad1933b3452351d259df78fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89698221f88e6f9d0ad554393f32537d" id="r_a89698221f88e6f9d0ad554393f32537d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89698221f88e6f9d0ad554393f32537d">DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a89698221f88e6f9d0ad554393f32537d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b03c29362126e7fe55368f080d2d90a" id="r_a5b03c29362126e7fe55368f080d2d90a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b03c29362126e7fe55368f080d2d90a">DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5b03c29362126e7fe55368f080d2d90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a563b77986df0a68760f597feb1a34c3a" id="r_a563b77986df0a68760f597feb1a34c3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a563b77986df0a68760f597feb1a34c3a">DMA_CH1_CTRL_TRIG_INCR_READ_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a563b77986df0a68760f597feb1a34c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b7b4e147ecad92d4bca6097764e06cc" id="r_a1b7b4e147ecad92d4bca6097764e06cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b7b4e147ecad92d4bca6097764e06cc">DMA_CH1_CTRL_TRIG_INCR_READ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a1b7b4e147ecad92d4bca6097764e06cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51407770a5982f03545265d9ab3affe" id="r_aa51407770a5982f03545265d9ab3affe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa51407770a5982f03545265d9ab3affe">DMA_CH1_CTRL_TRIG_INCR_READ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aa51407770a5982f03545265d9ab3affe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a0ccecd6fa7e2e7b94b9755fd60d07" id="r_aa9a0ccecd6fa7e2e7b94b9755fd60d07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa9a0ccecd6fa7e2e7b94b9755fd60d07">DMA_CH1_CTRL_TRIG_INCR_READ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aa9a0ccecd6fa7e2e7b94b9755fd60d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b3e5603df4bc2fdcd03c411ea97482c" id="r_a6b3e5603df4bc2fdcd03c411ea97482c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b3e5603df4bc2fdcd03c411ea97482c">DMA_CH1_CTRL_TRIG_INCR_READ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6b3e5603df4bc2fdcd03c411ea97482c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dbda769c35b71d12c68f23f6c02fd9c" id="r_a9dbda769c35b71d12c68f23f6c02fd9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9dbda769c35b71d12c68f23f6c02fd9c">DMA_CH1_CTRL_TRIG_INCR_WRITE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9dbda769c35b71d12c68f23f6c02fd9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a314bcc8eadd2eb11d03b2ac45cbcc9bd" id="r_a314bcc8eadd2eb11d03b2ac45cbcc9bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a314bcc8eadd2eb11d03b2ac45cbcc9bd">DMA_CH1_CTRL_TRIG_INCR_WRITE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a314bcc8eadd2eb11d03b2ac45cbcc9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49516f7b773a5fefa6dc88d1db92e2a" id="r_ac49516f7b773a5fefa6dc88d1db92e2a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac49516f7b773a5fefa6dc88d1db92e2a">DMA_CH1_CTRL_TRIG_INCR_WRITE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ac49516f7b773a5fefa6dc88d1db92e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53a67ce4e7bed87f96d12667248ec121" id="r_a53a67ce4e7bed87f96d12667248ec121"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53a67ce4e7bed87f96d12667248ec121">DMA_CH1_CTRL_TRIG_INCR_WRITE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a53a67ce4e7bed87f96d12667248ec121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea0bd3c15ae0f31f390fb86b2ab72df5" id="r_aea0bd3c15ae0f31f390fb86b2ab72df5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aea0bd3c15ae0f31f390fb86b2ab72df5">DMA_CH1_CTRL_TRIG_INCR_WRITE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aea0bd3c15ae0f31f390fb86b2ab72df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0589b0de301129999165d0ced25e1659" id="r_a0589b0de301129999165d0ced25e1659"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0589b0de301129999165d0ced25e1659">DMA_CH1_CTRL_TRIG_IRQ_QUIET_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0589b0de301129999165d0ced25e1659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a022f6e878b2b273c83bb803017062a" id="r_a0a022f6e878b2b273c83bb803017062a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0a022f6e878b2b273c83bb803017062a">DMA_CH1_CTRL_TRIG_IRQ_QUIET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a0a022f6e878b2b273c83bb803017062a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac51a83bac70fc9fcbda5bc66428076" id="r_a2ac51a83bac70fc9fcbda5bc66428076"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ac51a83bac70fc9fcbda5bc66428076">DMA_CH1_CTRL_TRIG_IRQ_QUIET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a2ac51a83bac70fc9fcbda5bc66428076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35613da3bce0ffa6673b02c60767d3d2" id="r_a35613da3bce0ffa6673b02c60767d3d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35613da3bce0ffa6673b02c60767d3d2">DMA_CH1_CTRL_TRIG_IRQ_QUIET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a35613da3bce0ffa6673b02c60767d3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2bed36cbc066637545489ee58a68fbe" id="r_ab2bed36cbc066637545489ee58a68fbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab2bed36cbc066637545489ee58a68fbe">DMA_CH1_CTRL_TRIG_IRQ_QUIET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab2bed36cbc066637545489ee58a68fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab69c33269420c8d7f6790f69718d0d9c" id="r_ab69c33269420c8d7f6790f69718d0d9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab69c33269420c8d7f6790f69718d0d9c">DMA_CH1_CTRL_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000004c)</td></tr>
<tr class="separator:ab69c33269420c8d7f6790f69718d0d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7621640d800ad0f853b6e977cdc62cac" id="r_a7621640d800ad0f853b6e977cdc62cac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7621640d800ad0f853b6e977cdc62cac">DMA_CH1_CTRL_TRIG_READ_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a7621640d800ad0f853b6e977cdc62cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4670a878ddfa633f9e1421bbdb7fbc80" id="r_a4670a878ddfa633f9e1421bbdb7fbc80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4670a878ddfa633f9e1421bbdb7fbc80">DMA_CH1_CTRL_TRIG_READ_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:a4670a878ddfa633f9e1421bbdb7fbc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff677371ebfde9b1d116c35ee1534481" id="r_aff677371ebfde9b1d116c35ee1534481"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff677371ebfde9b1d116c35ee1534481">DMA_CH1_CTRL_TRIG_READ_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:aff677371ebfde9b1d116c35ee1534481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c4a427cfe8f8bb149b19072edeef1ac" id="r_a4c4a427cfe8f8bb149b19072edeef1ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c4a427cfe8f8bb149b19072edeef1ac">DMA_CH1_CTRL_TRIG_READ_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a4c4a427cfe8f8bb149b19072edeef1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0447633294360e837eae30e1aa4d350" id="r_ad0447633294360e837eae30e1aa4d350"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad0447633294360e837eae30e1aa4d350">DMA_CH1_CTRL_TRIG_READ_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad0447633294360e837eae30e1aa4d350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ac28f4f400fec9337e9aecbf586ce5" id="r_ac6ac28f4f400fec9337e9aecbf586ce5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6ac28f4f400fec9337e9aecbf586ce5">DMA_CH1_CTRL_TRIG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ac6ac28f4f400fec9337e9aecbf586ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7494f0d55b22085894da68bf339da7f" id="r_af7494f0d55b22085894da68bf339da7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af7494f0d55b22085894da68bf339da7f">DMA_CH1_CTRL_TRIG_RING_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af7494f0d55b22085894da68bf339da7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e70efd6a982217f50c5b3846c4eb839" id="r_a6e70efd6a982217f50c5b3846c4eb839"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e70efd6a982217f50c5b3846c4eb839">DMA_CH1_CTRL_TRIG_RING_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a6e70efd6a982217f50c5b3846c4eb839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e1b448a2acb400a83a1e6a7d7f82f08" id="r_a4e1b448a2acb400a83a1e6a7d7f82f08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e1b448a2acb400a83a1e6a7d7f82f08">DMA_CH1_CTRL_TRIG_RING_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a4e1b448a2acb400a83a1e6a7d7f82f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c9719822cf4da3836dce8ed4e1c37f5" id="r_a6c9719822cf4da3836dce8ed4e1c37f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c9719822cf4da3836dce8ed4e1c37f5">DMA_CH1_CTRL_TRIG_RING_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a6c9719822cf4da3836dce8ed4e1c37f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82287bf265e16ad45dde9da440144a89" id="r_a82287bf265e16ad45dde9da440144a89"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82287bf265e16ad45dde9da440144a89">DMA_CH1_CTRL_TRIG_RING_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a82287bf265e16ad45dde9da440144a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9886425432871165d58889af87f9baf" id="r_ad9886425432871165d58889af87f9baf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad9886425432871165d58889af87f9baf">DMA_CH1_CTRL_TRIG_RING_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad9886425432871165d58889af87f9baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b9e55937787fa892c8878d794515ea3" id="r_a1b9e55937787fa892c8878d794515ea3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b9e55937787fa892c8878d794515ea3">DMA_CH1_CTRL_TRIG_RING_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td></tr>
<tr class="separator:a1b9e55937787fa892c8878d794515ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674d123c8eac006063c92f7cba21cd05" id="r_a674d123c8eac006063c92f7cba21cd05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a674d123c8eac006063c92f7cba21cd05">DMA_CH1_CTRL_TRIG_RING_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a674d123c8eac006063c92f7cba21cd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2033d8c42e3e0f43a3f7abc918b8499" id="r_ad2033d8c42e3e0f43a3f7abc918b8499"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2033d8c42e3e0f43a3f7abc918b8499">DMA_CH1_CTRL_TRIG_RING_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ad2033d8c42e3e0f43a3f7abc918b8499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb624082cea1d0c07c4d4ab609766cd" id="r_a3cb624082cea1d0c07c4d4ab609766cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3cb624082cea1d0c07c4d4ab609766cd">DMA_CH1_CTRL_TRIG_RING_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3cb624082cea1d0c07c4d4ab609766cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c5179977c4ffca939dfd7c37727790" id="r_a24c5179977c4ffca939dfd7c37727790"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24c5179977c4ffca939dfd7c37727790">DMA_CH1_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a24c5179977c4ffca939dfd7c37727790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a136361d92c18358bcf19b8ad0bf23010" id="r_a136361d92c18358bcf19b8ad0bf23010"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a136361d92c18358bcf19b8ad0bf23010">DMA_CH1_CTRL_TRIG_SNIFF_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a136361d92c18358bcf19b8ad0bf23010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae18276e4d7a5e792151524c66e347183" id="r_ae18276e4d7a5e792151524c66e347183"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae18276e4d7a5e792151524c66e347183">DMA_CH1_CTRL_TRIG_SNIFF_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:ae18276e4d7a5e792151524c66e347183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1480f7ef46c950e4ee94dbb17005442f" id="r_a1480f7ef46c950e4ee94dbb17005442f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1480f7ef46c950e4ee94dbb17005442f">DMA_CH1_CTRL_TRIG_SNIFF_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a1480f7ef46c950e4ee94dbb17005442f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6799fa2192e248fb73114dc48316c008" id="r_a6799fa2192e248fb73114dc48316c008"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6799fa2192e248fb73114dc48316c008">DMA_CH1_CTRL_TRIG_SNIFF_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a6799fa2192e248fb73114dc48316c008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5001da42a1b442e370405c333b8b7a02" id="r_a5001da42a1b442e370405c333b8b7a02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5001da42a1b442e370405c333b8b7a02">DMA_CH1_CTRL_TRIG_SNIFF_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5001da42a1b442e370405c333b8b7a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2d3eb54da2698ead8e361e93492ff09" id="r_ad2d3eb54da2698ead8e361e93492ff09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2d3eb54da2698ead8e361e93492ff09">DMA_CH1_CTRL_TRIG_TREQ_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad2d3eb54da2698ead8e361e93492ff09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab988b50c52cff0fe559a93975a88c1c5" id="r_ab988b50c52cff0fe559a93975a88c1c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab988b50c52cff0fe559a93975a88c1c5">DMA_CH1_CTRL_TRIG_TREQ_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td></tr>
<tr class="separator:ab988b50c52cff0fe559a93975a88c1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a762fc519c6e84fd17c1bb6cbe5fbdfbe" id="r_a762fc519c6e84fd17c1bb6cbe5fbdfbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a762fc519c6e84fd17c1bb6cbe5fbdfbe">DMA_CH1_CTRL_TRIG_TREQ_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a762fc519c6e84fd17c1bb6cbe5fbdfbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84af0d17e7ddd11a3420e5e18fbfc736" id="r_a84af0d17e7ddd11a3420e5e18fbfc736"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a84af0d17e7ddd11a3420e5e18fbfc736">DMA_CH1_CTRL_TRIG_TREQ_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a84af0d17e7ddd11a3420e5e18fbfc736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e57e6387aa9c42657c5735409e0192" id="r_a78e57e6387aa9c42657c5735409e0192"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78e57e6387aa9c42657c5735409e0192">DMA_CH1_CTRL_TRIG_TREQ_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a78e57e6387aa9c42657c5735409e0192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d0f1ca4c365fbd1aa69dbcd858438bd" id="r_a1d0f1ca4c365fbd1aa69dbcd858438bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d0f1ca4c365fbd1aa69dbcd858438bd">DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td></tr>
<tr class="separator:a1d0f1ca4c365fbd1aa69dbcd858438bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d22a5d1304fddadf5c040b483fecba0" id="r_a7d22a5d1304fddadf5c040b483fecba0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7d22a5d1304fddadf5c040b483fecba0">DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td></tr>
<tr class="separator:a7d22a5d1304fddadf5c040b483fecba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e37f0fe54d87763fa47a68c35fce5b1" id="r_a0e37f0fe54d87763fa47a68c35fce5b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0e37f0fe54d87763fa47a68c35fce5b1">DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td></tr>
<tr class="separator:a0e37f0fe54d87763fa47a68c35fce5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7263a4a5cedaae518a82583df480bcb" id="r_aa7263a4a5cedaae518a82583df480bcb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7263a4a5cedaae518a82583df480bcb">DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td></tr>
<tr class="separator:aa7263a4a5cedaae518a82583df480bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682b22feecec7c3885f5f7ad3d265306" id="r_a682b22feecec7c3885f5f7ad3d265306"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a682b22feecec7c3885f5f7ad3d265306">DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td></tr>
<tr class="separator:a682b22feecec7c3885f5f7ad3d265306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb83bffd04f2fae4ef100de39ef5e86a" id="r_abb83bffd04f2fae4ef100de39ef5e86a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb83bffd04f2fae4ef100de39ef5e86a">DMA_CH1_CTRL_TRIG_WRITE_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:abb83bffd04f2fae4ef100de39ef5e86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47063715a2cb27788596d9c15ddad6d6" id="r_a47063715a2cb27788596d9c15ddad6d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47063715a2cb27788596d9c15ddad6d6">DMA_CH1_CTRL_TRIG_WRITE_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:a47063715a2cb27788596d9c15ddad6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a577525fa186dab2b7f289f424ba2d10e" id="r_a577525fa186dab2b7f289f424ba2d10e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a577525fa186dab2b7f289f424ba2d10e">DMA_CH1_CTRL_TRIG_WRITE_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a577525fa186dab2b7f289f424ba2d10e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da2af40c18ed1bfc84972e592c48f05" id="r_a0da2af40c18ed1bfc84972e592c48f05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0da2af40c18ed1bfc84972e592c48f05">DMA_CH1_CTRL_TRIG_WRITE_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a0da2af40c18ed1bfc84972e592c48f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a162b4c4aa76ff0af880a60a75ae0a59b" id="r_a162b4c4aa76ff0af880a60a75ae0a59b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a162b4c4aa76ff0af880a60a75ae0a59b">DMA_CH1_CTRL_TRIG_WRITE_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a162b4c4aa76ff0af880a60a75ae0a59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63919f4a67e172e25de5fdd1c93fe9c" id="r_ac63919f4a67e172e25de5fdd1c93fe9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac63919f4a67e172e25de5fdd1c93fe9c">DMA_CH1_DBG_CTDREQ_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ac63919f4a67e172e25de5fdd1c93fe9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed4821d0d6793df172fea2371d07df62" id="r_aed4821d0d6793df172fea2371d07df62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aed4821d0d6793df172fea2371d07df62">DMA_CH1_DBG_CTDREQ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td></tr>
<tr class="separator:aed4821d0d6793df172fea2371d07df62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dfc19693a16eb9d769842767ca7fbd7" id="r_a6dfc19693a16eb9d769842767ca7fbd7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6dfc19693a16eb9d769842767ca7fbd7">DMA_CH1_DBG_CTDREQ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6dfc19693a16eb9d769842767ca7fbd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73c9327dfeb23a6b32c75510331f7579" id="r_a73c9327dfeb23a6b32c75510331f7579"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a73c9327dfeb23a6b32c75510331f7579">DMA_CH1_DBG_CTDREQ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a73c9327dfeb23a6b32c75510331f7579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14d2907b67693ba96da5870f1ba55a42" id="r_a14d2907b67693ba96da5870f1ba55a42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14d2907b67693ba96da5870f1ba55a42">DMA_CH1_DBG_CTDREQ_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000840)</td></tr>
<tr class="separator:a14d2907b67693ba96da5870f1ba55a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ecef1acdb2e96b143d1befa7eef6cc7" id="r_a8ecef1acdb2e96b143d1befa7eef6cc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ecef1acdb2e96b143d1befa7eef6cc7">DMA_CH1_DBG_CTDREQ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a8ecef1acdb2e96b143d1befa7eef6cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76eeedcf35bc02e5519dc8ffd6ea17d" id="r_ac76eeedcf35bc02e5519dc8ffd6ea17d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac76eeedcf35bc02e5519dc8ffd6ea17d">DMA_CH1_DBG_TCR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac76eeedcf35bc02e5519dc8ffd6ea17d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac77efbc2d9ff0c857afd38ff784b07d1" id="r_ac77efbc2d9ff0c857afd38ff784b07d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac77efbc2d9ff0c857afd38ff784b07d1">DMA_CH1_DBG_TCR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ac77efbc2d9ff0c857afd38ff784b07d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8bdd943e7fb6807a116d46941f9d9d" id="r_abf8bdd943e7fb6807a116d46941f9d9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abf8bdd943e7fb6807a116d46941f9d9d">DMA_CH1_DBG_TCR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:abf8bdd943e7fb6807a116d46941f9d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7773a4774802248713bd8a95f4335e1" id="r_ab7773a4774802248713bd8a95f4335e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7773a4774802248713bd8a95f4335e1">DMA_CH1_DBG_TCR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ab7773a4774802248713bd8a95f4335e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206816d2fad6dde99167a3c573ab6c6e" id="r_a206816d2fad6dde99167a3c573ab6c6e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a206816d2fad6dde99167a3c573ab6c6e">DMA_CH1_DBG_TCR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000844)</td></tr>
<tr class="separator:a206816d2fad6dde99167a3c573ab6c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb25f6c0ed9eb03754e63ce0e77e5adf" id="r_abb25f6c0ed9eb03754e63ce0e77e5adf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb25f6c0ed9eb03754e63ce0e77e5adf">DMA_CH1_DBG_TCR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:abb25f6c0ed9eb03754e63ce0e77e5adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86b901a743e051b96d9c0362eecdfe98" id="r_a86b901a743e051b96d9c0362eecdfe98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86b901a743e051b96d9c0362eecdfe98">DMA_CH1_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a86b901a743e051b96d9c0362eecdfe98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0124f169d185400800cb084dc651ea97" id="r_a0124f169d185400800cb084dc651ea97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0124f169d185400800cb084dc651ea97">DMA_CH1_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a0124f169d185400800cb084dc651ea97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4e355db60707fc17b85436cc5d81ec4" id="r_af4e355db60707fc17b85436cc5d81ec4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af4e355db60707fc17b85436cc5d81ec4">DMA_CH1_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af4e355db60707fc17b85436cc5d81ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adabab260871d5af922659f0246b269d6" id="r_adabab260871d5af922659f0246b269d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adabab260871d5af922659f0246b269d6">DMA_CH1_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:adabab260871d5af922659f0246b269d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35fd231dfb9ae32b1514f7efa49529b0" id="r_a35fd231dfb9ae32b1514f7efa49529b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35fd231dfb9ae32b1514f7efa49529b0">DMA_CH1_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a35fd231dfb9ae32b1514f7efa49529b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e18d856ff9e3cbb6d0b6a12a8ccc2b" id="r_a78e18d856ff9e3cbb6d0b6a12a8ccc2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78e18d856ff9e3cbb6d0b6a12a8ccc2b">DMA_CH1_READ_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a78e18d856ff9e3cbb6d0b6a12a8ccc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab283091402738f54c3a426014d58ed4a" id="r_ab283091402738f54c3a426014d58ed4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab283091402738f54c3a426014d58ed4a">DMA_CH1_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab283091402738f54c3a426014d58ed4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e4990d17700d17513a33f99e5b7ba2c" id="r_a1e4990d17700d17513a33f99e5b7ba2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1e4990d17700d17513a33f99e5b7ba2c">DMA_CH1_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a1e4990d17700d17513a33f99e5b7ba2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeed7af9da82abe2bde2b92a3422fa9cc" id="r_aeed7af9da82abe2bde2b92a3422fa9cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeed7af9da82abe2bde2b92a3422fa9cc">DMA_CH1_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aeed7af9da82abe2bde2b92a3422fa9cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a666ef236dbc2ef5348a0115a59247d19" id="r_a666ef236dbc2ef5348a0115a59247d19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a666ef236dbc2ef5348a0115a59247d19">DMA_CH1_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a666ef236dbc2ef5348a0115a59247d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a0e331a9e54964217be8ffbda778f18" id="r_a3a0e331a9e54964217be8ffbda778f18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3a0e331a9e54964217be8ffbda778f18">DMA_CH1_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000048)</td></tr>
<tr class="separator:a3a0e331a9e54964217be8ffbda778f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3834f8ce6bcd79226aa2ba69f320328" id="r_ac3834f8ce6bcd79226aa2ba69f320328"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3834f8ce6bcd79226aa2ba69f320328">DMA_CH1_TRANS_COUNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ac3834f8ce6bcd79226aa2ba69f320328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae394e44e6a9337f5599ff10cf7a2dce5" id="r_ae394e44e6a9337f5599ff10cf7a2dce5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae394e44e6a9337f5599ff10cf7a2dce5">DMA_CH1_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae394e44e6a9337f5599ff10cf7a2dce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61c27c56ee9bb39a18779c65385379e5" id="r_a61c27c56ee9bb39a18779c65385379e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a61c27c56ee9bb39a18779c65385379e5">DMA_CH1_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a61c27c56ee9bb39a18779c65385379e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6803256f70d54c2d36efca2b33ecd73" id="r_ab6803256f70d54c2d36efca2b33ecd73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab6803256f70d54c2d36efca2b33ecd73">DMA_CH1_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab6803256f70d54c2d36efca2b33ecd73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8265baa2ed525cc846afb883e6c5dcf" id="r_aa8265baa2ed525cc846afb883e6c5dcf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8265baa2ed525cc846afb883e6c5dcf">DMA_CH1_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aa8265baa2ed525cc846afb883e6c5dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a5b8bbcc7336643f952f90ae753870" id="r_a67a5b8bbcc7336643f952f90ae753870"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67a5b8bbcc7336643f952f90ae753870">DMA_CH1_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000044)</td></tr>
<tr class="separator:a67a5b8bbcc7336643f952f90ae753870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a57f736ed4943b19a0122973c65ebff" id="r_a7a57f736ed4943b19a0122973c65ebff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a57f736ed4943b19a0122973c65ebff">DMA_CH1_WRITE_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a7a57f736ed4943b19a0122973c65ebff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1737ab26d8584e97a8e131a70882122" id="r_af1737ab26d8584e97a8e131a70882122"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1737ab26d8584e97a8e131a70882122">DMA_CH2_AL1_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af1737ab26d8584e97a8e131a70882122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf19da4e666cf14c1b135d2f76be1c0c" id="r_aaf19da4e666cf14c1b135d2f76be1c0c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf19da4e666cf14c1b135d2f76be1c0c">DMA_CH2_AL1_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aaf19da4e666cf14c1b135d2f76be1c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6e9cb912762b4a630a93b8a4d77c093" id="r_ad6e9cb912762b4a630a93b8a4d77c093"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6e9cb912762b4a630a93b8a4d77c093">DMA_CH2_AL1_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad6e9cb912762b4a630a93b8a4d77c093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1249cb1070bb4662b3f27843aacf55a" id="r_ae1249cb1070bb4662b3f27843aacf55a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae1249cb1070bb4662b3f27843aacf55a">DMA_CH2_AL1_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ae1249cb1070bb4662b3f27843aacf55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0481ccde8c9fe246ed62f4e4b821735" id="r_aa0481ccde8c9fe246ed62f4e4b821735"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa0481ccde8c9fe246ed62f4e4b821735">DMA_CH2_AL1_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000090)</td></tr>
<tr class="separator:aa0481ccde8c9fe246ed62f4e4b821735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0b9dc7ca4b5f4eafb9172afc7b46197" id="r_ac0b9dc7ca4b5f4eafb9172afc7b46197"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac0b9dc7ca4b5f4eafb9172afc7b46197">DMA_CH2_AL1_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ac0b9dc7ca4b5f4eafb9172afc7b46197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a743618d1433ffe75f3e5bafad3a1ea01" id="r_a743618d1433ffe75f3e5bafad3a1ea01"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a743618d1433ffe75f3e5bafad3a1ea01">DMA_CH2_AL1_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a743618d1433ffe75f3e5bafad3a1ea01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee70482dbadc4769c4b5fb5ad6a8e8c5" id="r_aee70482dbadc4769c4b5fb5ad6a8e8c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee70482dbadc4769c4b5fb5ad6a8e8c5">DMA_CH2_AL1_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aee70482dbadc4769c4b5fb5ad6a8e8c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a287a21d6a3c22bebf9317f6dfb370b4e" id="r_a287a21d6a3c22bebf9317f6dfb370b4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a287a21d6a3c22bebf9317f6dfb370b4e">DMA_CH2_AL1_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a287a21d6a3c22bebf9317f6dfb370b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78f6ef1116601977fd30d79819167336" id="r_a78f6ef1116601977fd30d79819167336"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78f6ef1116601977fd30d79819167336">DMA_CH2_AL1_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a78f6ef1116601977fd30d79819167336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a2c071906c371a66b1c695835ad01a" id="r_a42a2c071906c371a66b1c695835ad01a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a42a2c071906c371a66b1c695835ad01a">DMA_CH2_AL1_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000094)</td></tr>
<tr class="separator:a42a2c071906c371a66b1c695835ad01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787045576ea2ccf28d6de3501777af69" id="r_a787045576ea2ccf28d6de3501777af69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a787045576ea2ccf28d6de3501777af69">DMA_CH2_AL1_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a787045576ea2ccf28d6de3501777af69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa87b0ffdf6a0903a1177031bbe03a88b" id="r_aa87b0ffdf6a0903a1177031bbe03a88b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa87b0ffdf6a0903a1177031bbe03a88b">DMA_CH2_AL1_TRANS_COUNT_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa87b0ffdf6a0903a1177031bbe03a88b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8aed3c128f536ab7fe1a72af2bd9462" id="r_aa8aed3c128f536ab7fe1a72af2bd9462"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8aed3c128f536ab7fe1a72af2bd9462">DMA_CH2_AL1_TRANS_COUNT_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa8aed3c128f536ab7fe1a72af2bd9462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd924fa5019cbc025a02d39ce8cfd702" id="r_afd924fa5019cbc025a02d39ce8cfd702"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd924fa5019cbc025a02d39ce8cfd702">DMA_CH2_AL1_TRANS_COUNT_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:afd924fa5019cbc025a02d39ce8cfd702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5746f763042952072c83a8ac160451" id="r_a2b5746f763042952072c83a8ac160451"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b5746f763042952072c83a8ac160451">DMA_CH2_AL1_TRANS_COUNT_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a2b5746f763042952072c83a8ac160451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab499b1d5bdde1873805fa1f3ee57c415" id="r_ab499b1d5bdde1873805fa1f3ee57c415"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab499b1d5bdde1873805fa1f3ee57c415">DMA_CH2_AL1_TRANS_COUNT_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000009c)</td></tr>
<tr class="separator:ab499b1d5bdde1873805fa1f3ee57c415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada792ddcdf00faa918e71418ed8f790a" id="r_ada792ddcdf00faa918e71418ed8f790a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada792ddcdf00faa918e71418ed8f790a">DMA_CH2_AL1_TRANS_COUNT_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ada792ddcdf00faa918e71418ed8f790a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ead89abe8b8e1f9793c84c50626ccf8" id="r_a6ead89abe8b8e1f9793c84c50626ccf8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ead89abe8b8e1f9793c84c50626ccf8">DMA_CH2_AL1_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6ead89abe8b8e1f9793c84c50626ccf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ff33a75d61940ebda3cecaf77955f18" id="r_a4ff33a75d61940ebda3cecaf77955f18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ff33a75d61940ebda3cecaf77955f18">DMA_CH2_AL1_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a4ff33a75d61940ebda3cecaf77955f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a337cbbc045501eaf3133826813bec49b" id="r_a337cbbc045501eaf3133826813bec49b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a337cbbc045501eaf3133826813bec49b">DMA_CH2_AL1_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a337cbbc045501eaf3133826813bec49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a46436b7535be4b6a78a10314965594" id="r_a7a46436b7535be4b6a78a10314965594"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a46436b7535be4b6a78a10314965594">DMA_CH2_AL1_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a7a46436b7535be4b6a78a10314965594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d8fb45f82937cee6d9016a40dee461" id="r_a53d8fb45f82937cee6d9016a40dee461"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53d8fb45f82937cee6d9016a40dee461">DMA_CH2_AL1_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000098)</td></tr>
<tr class="separator:a53d8fb45f82937cee6d9016a40dee461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a453fa41abf965a2b6197ed0b64224a8a" id="r_a453fa41abf965a2b6197ed0b64224a8a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a453fa41abf965a2b6197ed0b64224a8a">DMA_CH2_AL1_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a453fa41abf965a2b6197ed0b64224a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa548060963fe089c27500d4a4192bad9" id="r_aa548060963fe089c27500d4a4192bad9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa548060963fe089c27500d4a4192bad9">DMA_CH2_AL2_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa548060963fe089c27500d4a4192bad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab324315d17b0a72f98288014f475e84e" id="r_ab324315d17b0a72f98288014f475e84e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab324315d17b0a72f98288014f475e84e">DMA_CH2_AL2_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ab324315d17b0a72f98288014f475e84e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90340cb3ce188ec6b0b83d3fbd6f6282" id="r_a90340cb3ce188ec6b0b83d3fbd6f6282"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90340cb3ce188ec6b0b83d3fbd6f6282">DMA_CH2_AL2_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a90340cb3ce188ec6b0b83d3fbd6f6282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9d20e1d565eaac444945d91577cf89d" id="r_ae9d20e1d565eaac444945d91577cf89d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae9d20e1d565eaac444945d91577cf89d">DMA_CH2_AL2_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ae9d20e1d565eaac444945d91577cf89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa903e54758faf2f2b5cd44c52bf3e33" id="r_aaa903e54758faf2f2b5cd44c52bf3e33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa903e54758faf2f2b5cd44c52bf3e33">DMA_CH2_AL2_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a0)</td></tr>
<tr class="separator:aaa903e54758faf2f2b5cd44c52bf3e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37bd34acd1cf0d153dea48b13d20d728" id="r_a37bd34acd1cf0d153dea48b13d20d728"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a37bd34acd1cf0d153dea48b13d20d728">DMA_CH2_AL2_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a37bd34acd1cf0d153dea48b13d20d728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c0a73856c31122dbab694c5ab10fb8c" id="r_a1c0a73856c31122dbab694c5ab10fb8c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1c0a73856c31122dbab694c5ab10fb8c">DMA_CH2_AL2_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1c0a73856c31122dbab694c5ab10fb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626a95bf7c2310c947a62b4140df6e6d" id="r_a626a95bf7c2310c947a62b4140df6e6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a626a95bf7c2310c947a62b4140df6e6d">DMA_CH2_AL2_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a626a95bf7c2310c947a62b4140df6e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f82a688735f2f3224fe76e8dc95c17" id="r_ac9f82a688735f2f3224fe76e8dc95c17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9f82a688735f2f3224fe76e8dc95c17">DMA_CH2_AL2_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac9f82a688735f2f3224fe76e8dc95c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6438b0f215d7c1887cf26d23cafb422a" id="r_a6438b0f215d7c1887cf26d23cafb422a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6438b0f215d7c1887cf26d23cafb422a">DMA_CH2_AL2_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a6438b0f215d7c1887cf26d23cafb422a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae38a35b18312a4ffe3fa2dea4539a39d" id="r_ae38a35b18312a4ffe3fa2dea4539a39d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae38a35b18312a4ffe3fa2dea4539a39d">DMA_CH2_AL2_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a8)</td></tr>
<tr class="separator:ae38a35b18312a4ffe3fa2dea4539a39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1adec679b5754367ef6d96f3bc0f148f" id="r_a1adec679b5754367ef6d96f3bc0f148f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1adec679b5754367ef6d96f3bc0f148f">DMA_CH2_AL2_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a1adec679b5754367ef6d96f3bc0f148f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56c99e9c6372fceac387d0695db6f34b" id="r_a56c99e9c6372fceac387d0695db6f34b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56c99e9c6372fceac387d0695db6f34b">DMA_CH2_AL2_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a56c99e9c6372fceac387d0695db6f34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade6033d5ce68907e92513b767a9adfbe" id="r_ade6033d5ce68907e92513b767a9adfbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade6033d5ce68907e92513b767a9adfbe">DMA_CH2_AL2_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ade6033d5ce68907e92513b767a9adfbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c468b6c8a21dd25b48d9996ca83920b" id="r_a6c468b6c8a21dd25b48d9996ca83920b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c468b6c8a21dd25b48d9996ca83920b">DMA_CH2_AL2_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6c468b6c8a21dd25b48d9996ca83920b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318b03ded5a3fa34693fa760ce2361f0" id="r_a318b03ded5a3fa34693fa760ce2361f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a318b03ded5a3fa34693fa760ce2361f0">DMA_CH2_AL2_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a318b03ded5a3fa34693fa760ce2361f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59aa1e99e8c70ac5cae4ea1a1480a37c" id="r_a59aa1e99e8c70ac5cae4ea1a1480a37c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59aa1e99e8c70ac5cae4ea1a1480a37c">DMA_CH2_AL2_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a4)</td></tr>
<tr class="separator:a59aa1e99e8c70ac5cae4ea1a1480a37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a002855163320c8d160436d6e748c80a4" id="r_a002855163320c8d160436d6e748c80a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a002855163320c8d160436d6e748c80a4">DMA_CH2_AL2_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a002855163320c8d160436d6e748c80a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad82b6eeb8d1ae860aad3be6c4250a981" id="r_ad82b6eeb8d1ae860aad3be6c4250a981"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad82b6eeb8d1ae860aad3be6c4250a981">DMA_CH2_AL2_WRITE_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad82b6eeb8d1ae860aad3be6c4250a981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2552e7fbafe9784c307957722a9c6a62" id="r_a2552e7fbafe9784c307957722a9c6a62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2552e7fbafe9784c307957722a9c6a62">DMA_CH2_AL2_WRITE_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a2552e7fbafe9784c307957722a9c6a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c2c2137e053fd5c3e675a8ab757041b" id="r_a1c2c2137e053fd5c3e675a8ab757041b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1c2c2137e053fd5c3e675a8ab757041b">DMA_CH2_AL2_WRITE_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1c2c2137e053fd5c3e675a8ab757041b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc41a08c53294ec84cd5db81e0063b52" id="r_afc41a08c53294ec84cd5db81e0063b52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc41a08c53294ec84cd5db81e0063b52">DMA_CH2_AL2_WRITE_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:afc41a08c53294ec84cd5db81e0063b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2a42523cb0ce9433f2653e4cf63760b" id="r_ad2a42523cb0ce9433f2653e4cf63760b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2a42523cb0ce9433f2653e4cf63760b">DMA_CH2_AL2_WRITE_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ac)</td></tr>
<tr class="separator:ad2a42523cb0ce9433f2653e4cf63760b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5d658b054147e2b60ee08363afbc98c" id="r_aa5d658b054147e2b60ee08363afbc98c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5d658b054147e2b60ee08363afbc98c">DMA_CH2_AL2_WRITE_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:aa5d658b054147e2b60ee08363afbc98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a792c728c4d74bb6f827bad65774472d4" id="r_a792c728c4d74bb6f827bad65774472d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a792c728c4d74bb6f827bad65774472d4">DMA_CH2_AL3_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a792c728c4d74bb6f827bad65774472d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3079045afc64262ce347a2363c0c0773" id="r_a3079045afc64262ce347a2363c0c0773"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3079045afc64262ce347a2363c0c0773">DMA_CH2_AL3_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a3079045afc64262ce347a2363c0c0773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bc7c5fc7aa8d4c81b3c19021027f58e" id="r_a9bc7c5fc7aa8d4c81b3c19021027f58e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9bc7c5fc7aa8d4c81b3c19021027f58e">DMA_CH2_AL3_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9bc7c5fc7aa8d4c81b3c19021027f58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac43bf62e8a67863f5bb957b0db912b7f" id="r_ac43bf62e8a67863f5bb957b0db912b7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac43bf62e8a67863f5bb957b0db912b7f">DMA_CH2_AL3_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ac43bf62e8a67863f5bb957b0db912b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29a2ebc450361ed9d42a70b58a2c8b5b" id="r_a29a2ebc450361ed9d42a70b58a2c8b5b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a29a2ebc450361ed9d42a70b58a2c8b5b">DMA_CH2_AL3_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b0)</td></tr>
<tr class="separator:a29a2ebc450361ed9d42a70b58a2c8b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae82723c79d20c230387b835f2f192c" id="r_adae82723c79d20c230387b835f2f192c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adae82723c79d20c230387b835f2f192c">DMA_CH2_AL3_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:adae82723c79d20c230387b835f2f192c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57b394121657e7980e3f4900b916e9d3" id="r_a57b394121657e7980e3f4900b916e9d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a57b394121657e7980e3f4900b916e9d3">DMA_CH2_AL3_READ_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a57b394121657e7980e3f4900b916e9d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad051df0b46f6f58807bbc3373dad0ca9" id="r_ad051df0b46f6f58807bbc3373dad0ca9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad051df0b46f6f58807bbc3373dad0ca9">DMA_CH2_AL3_READ_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ad051df0b46f6f58807bbc3373dad0ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37e264f578fb010397c3f93b09058cd4" id="r_a37e264f578fb010397c3f93b09058cd4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a37e264f578fb010397c3f93b09058cd4">DMA_CH2_AL3_READ_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a37e264f578fb010397c3f93b09058cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8950d4494773edbc873fafefe98f96ab" id="r_a8950d4494773edbc873fafefe98f96ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8950d4494773edbc873fafefe98f96ab">DMA_CH2_AL3_READ_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a8950d4494773edbc873fafefe98f96ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4181422f74dc7d8f9917f95da1ee8d5f" id="r_a4181422f74dc7d8f9917f95da1ee8d5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4181422f74dc7d8f9917f95da1ee8d5f">DMA_CH2_AL3_READ_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000bc)</td></tr>
<tr class="separator:a4181422f74dc7d8f9917f95da1ee8d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07e2ba01116c202bebbe0b1476d5ea6f" id="r_a07e2ba01116c202bebbe0b1476d5ea6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07e2ba01116c202bebbe0b1476d5ea6f">DMA_CH2_AL3_READ_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a07e2ba01116c202bebbe0b1476d5ea6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd176d79e272c2d2db180d81a409a04b" id="r_acd176d79e272c2d2db180d81a409a04b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acd176d79e272c2d2db180d81a409a04b">DMA_CH2_AL3_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acd176d79e272c2d2db180d81a409a04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0609de140097c3d4562e16f4a94dd050" id="r_a0609de140097c3d4562e16f4a94dd050"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0609de140097c3d4562e16f4a94dd050">DMA_CH2_AL3_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a0609de140097c3d4562e16f4a94dd050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1c196c9f35570f8738500638a598936" id="r_ac1c196c9f35570f8738500638a598936"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac1c196c9f35570f8738500638a598936">DMA_CH2_AL3_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac1c196c9f35570f8738500638a598936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3949a9903c530a880507df9a49994e03" id="r_a3949a9903c530a880507df9a49994e03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3949a9903c530a880507df9a49994e03">DMA_CH2_AL3_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a3949a9903c530a880507df9a49994e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc6543fad712b6eb895e98ecf2bdecc" id="r_a5cc6543fad712b6eb895e98ecf2bdecc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5cc6543fad712b6eb895e98ecf2bdecc">DMA_CH2_AL3_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b8)</td></tr>
<tr class="separator:a5cc6543fad712b6eb895e98ecf2bdecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1913737cc42e63c2c3bb65b50ed4169e" id="r_a1913737cc42e63c2c3bb65b50ed4169e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1913737cc42e63c2c3bb65b50ed4169e">DMA_CH2_AL3_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a1913737cc42e63c2c3bb65b50ed4169e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a411873b6a5cb13519d52f3dd15c198ae" id="r_a411873b6a5cb13519d52f3dd15c198ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a411873b6a5cb13519d52f3dd15c198ae">DMA_CH2_AL3_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a411873b6a5cb13519d52f3dd15c198ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69ae57f258bd88f05c86bec3200e1ccb" id="r_a69ae57f258bd88f05c86bec3200e1ccb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69ae57f258bd88f05c86bec3200e1ccb">DMA_CH2_AL3_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a69ae57f258bd88f05c86bec3200e1ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e761664afcf32ed4717f34fd7bcc40e" id="r_a6e761664afcf32ed4717f34fd7bcc40e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e761664afcf32ed4717f34fd7bcc40e">DMA_CH2_AL3_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6e761664afcf32ed4717f34fd7bcc40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a633f1a172ccfcf93d0f51e5262dccd50" id="r_a633f1a172ccfcf93d0f51e5262dccd50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a633f1a172ccfcf93d0f51e5262dccd50">DMA_CH2_AL3_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a633f1a172ccfcf93d0f51e5262dccd50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad23eafdebd6084257dee5b43f78fc7b9" id="r_ad23eafdebd6084257dee5b43f78fc7b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad23eafdebd6084257dee5b43f78fc7b9">DMA_CH2_AL3_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b4)</td></tr>
<tr class="separator:ad23eafdebd6084257dee5b43f78fc7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee4c513f28ae91714811035749a1eea" id="r_afee4c513f28ae91714811035749a1eea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afee4c513f28ae91714811035749a1eea">DMA_CH2_AL3_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:afee4c513f28ae91714811035749a1eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a134af9f56157e8f1aedf7251fc8be8a7" id="r_a134af9f56157e8f1aedf7251fc8be8a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a134af9f56157e8f1aedf7251fc8be8a7">DMA_CH2_CTRL_TRIG_AHB_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a134af9f56157e8f1aedf7251fc8be8a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78bf123b7597c55a3cce19b25c5f4158" id="r_a78bf123b7597c55a3cce19b25c5f4158"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78bf123b7597c55a3cce19b25c5f4158">DMA_CH2_CTRL_TRIG_AHB_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:a78bf123b7597c55a3cce19b25c5f4158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05a5be01cd89862fc249c1a021abfb65" id="r_a05a5be01cd89862fc249c1a021abfb65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05a5be01cd89862fc249c1a021abfb65">DMA_CH2_CTRL_TRIG_AHB_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a05a5be01cd89862fc249c1a021abfb65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b5b2ecfad0e5abb8effa01ce3185123" id="r_a3b5b2ecfad0e5abb8effa01ce3185123"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3b5b2ecfad0e5abb8effa01ce3185123">DMA_CH2_CTRL_TRIG_AHB_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a3b5b2ecfad0e5abb8effa01ce3185123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff645841b1dae68c5ad440a95402f1d3" id="r_aff645841b1dae68c5ad440a95402f1d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff645841b1dae68c5ad440a95402f1d3">DMA_CH2_CTRL_TRIG_AHB_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aff645841b1dae68c5ad440a95402f1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6494af0adc61ec5707a95380d1aa5fd9" id="r_a6494af0adc61ec5707a95380d1aa5fd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6494af0adc61ec5707a95380d1aa5fd9">DMA_CH2_CTRL_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td></tr>
<tr class="separator:a6494af0adc61ec5707a95380d1aa5fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94fd7487e5d41ed18456cbce8a1f1613" id="r_a94fd7487e5d41ed18456cbce8a1f1613"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a94fd7487e5d41ed18456cbce8a1f1613">DMA_CH2_CTRL_TRIG_BSWAP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a94fd7487e5d41ed18456cbce8a1f1613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c849eeb6752e6668bb39f3a2ecab43" id="r_ad2c849eeb6752e6668bb39f3a2ecab43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2c849eeb6752e6668bb39f3a2ecab43">DMA_CH2_CTRL_TRIG_BSWAP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:ad2c849eeb6752e6668bb39f3a2ecab43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780936cb0d1201a90b02b4de7217ec79" id="r_a780936cb0d1201a90b02b4de7217ec79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a780936cb0d1201a90b02b4de7217ec79">DMA_CH2_CTRL_TRIG_BSWAP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a780936cb0d1201a90b02b4de7217ec79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b94ea725637ac3c0b844710a2ad2ad" id="r_af9b94ea725637ac3c0b844710a2ad2ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af9b94ea725637ac3c0b844710a2ad2ad">DMA_CH2_CTRL_TRIG_BSWAP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:af9b94ea725637ac3c0b844710a2ad2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a0f052dd11196b6070944c1537f5d0f" id="r_a3a0f052dd11196b6070944c1537f5d0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3a0f052dd11196b6070944c1537f5d0f">DMA_CH2_CTRL_TRIG_BSWAP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3a0f052dd11196b6070944c1537f5d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24afd1513b4bc341338e5339dbac12c3" id="r_a24afd1513b4bc341338e5339dbac12c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24afd1513b4bc341338e5339dbac12c3">DMA_CH2_CTRL_TRIG_BUSY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a24afd1513b4bc341338e5339dbac12c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a07f33914490d0159de7db55be6cd32" id="r_a9a07f33914490d0159de7db55be6cd32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a07f33914490d0159de7db55be6cd32">DMA_CH2_CTRL_TRIG_BUSY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a9a07f33914490d0159de7db55be6cd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf6422e401aa41864f42d082515ebaca" id="r_aaf6422e401aa41864f42d082515ebaca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf6422e401aa41864f42d082515ebaca">DMA_CH2_CTRL_TRIG_BUSY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:aaf6422e401aa41864f42d082515ebaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68144381efc9485203eb635ef9ba275a" id="r_a68144381efc9485203eb635ef9ba275a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68144381efc9485203eb635ef9ba275a">DMA_CH2_CTRL_TRIG_BUSY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a68144381efc9485203eb635ef9ba275a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4752964d69609f629db8dd9ddba7c80" id="r_aa4752964d69609f629db8dd9ddba7c80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4752964d69609f629db8dd9ddba7c80">DMA_CH2_CTRL_TRIG_BUSY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa4752964d69609f629db8dd9ddba7c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72324cf63ae8ee648a0b674abe774318" id="r_a72324cf63ae8ee648a0b674abe774318"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72324cf63ae8ee648a0b674abe774318">DMA_CH2_CTRL_TRIG_CHAIN_TO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a72324cf63ae8ee648a0b674abe774318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d871575204956a5d51bb3815fb7be81" id="r_a8d871575204956a5d51bb3815fb7be81"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8d871575204956a5d51bb3815fb7be81">DMA_CH2_CTRL_TRIG_CHAIN_TO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td></tr>
<tr class="separator:a8d871575204956a5d51bb3815fb7be81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e12cf566d5b0bcef65ce27f8ad92c29" id="r_a8e12cf566d5b0bcef65ce27f8ad92c29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8e12cf566d5b0bcef65ce27f8ad92c29">DMA_CH2_CTRL_TRIG_CHAIN_TO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a8e12cf566d5b0bcef65ce27f8ad92c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9427da88d43b52478f5247680624d035" id="r_a9427da88d43b52478f5247680624d035"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9427da88d43b52478f5247680624d035">DMA_CH2_CTRL_TRIG_CHAIN_TO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a9427da88d43b52478f5247680624d035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa797edaa2bd79c20e672fe03364eb4cb" id="r_aa797edaa2bd79c20e672fe03364eb4cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa797edaa2bd79c20e672fe03364eb4cb">DMA_CH2_CTRL_TRIG_CHAIN_TO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa797edaa2bd79c20e672fe03364eb4cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace0c038681982801b14300eac25f4177" id="r_ace0c038681982801b14300eac25f4177"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace0c038681982801b14300eac25f4177">DMA_CH2_CTRL_TRIG_DATA_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ace0c038681982801b14300eac25f4177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ce8e0fc9127dbe7700ec119721ae41" id="r_a22ce8e0fc9127dbe7700ec119721ae41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a22ce8e0fc9127dbe7700ec119721ae41">DMA_CH2_CTRL_TRIG_DATA_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:a22ce8e0fc9127dbe7700ec119721ae41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfef709e4b0d10ab7ce664111a1fb30e" id="r_abfef709e4b0d10ab7ce664111a1fb30e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abfef709e4b0d10ab7ce664111a1fb30e">DMA_CH2_CTRL_TRIG_DATA_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:abfef709e4b0d10ab7ce664111a1fb30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80f4db144ef87632336cbc32d21eb2a1" id="r_a80f4db144ef87632336cbc32d21eb2a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a80f4db144ef87632336cbc32d21eb2a1">DMA_CH2_CTRL_TRIG_DATA_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a80f4db144ef87632336cbc32d21eb2a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee6ac83fc720357ac7ab4f6687b6713c" id="r_aee6ac83fc720357ac7ab4f6687b6713c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee6ac83fc720357ac7ab4f6687b6713c">DMA_CH2_CTRL_TRIG_DATA_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aee6ac83fc720357ac7ab4f6687b6713c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ccd60ab66576ffb79692b42419dae2b" id="r_a1ccd60ab66576ffb79692b42419dae2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ccd60ab66576ffb79692b42419dae2b">DMA_CH2_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1ccd60ab66576ffb79692b42419dae2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28280a4183f885570524a81aac27eaa2" id="r_a28280a4183f885570524a81aac27eaa2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28280a4183f885570524a81aac27eaa2">DMA_CH2_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a28280a4183f885570524a81aac27eaa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33651289014ae35c0b6dc819da6d5661" id="r_a33651289014ae35c0b6dc819da6d5661"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a33651289014ae35c0b6dc819da6d5661">DMA_CH2_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a33651289014ae35c0b6dc819da6d5661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae426b110e28a0da7808217e4d8a48fbb" id="r_ae426b110e28a0da7808217e4d8a48fbb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae426b110e28a0da7808217e4d8a48fbb">DMA_CH2_CTRL_TRIG_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae426b110e28a0da7808217e4d8a48fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3097ccd011f5e32ad24e0d238a7042cd" id="r_a3097ccd011f5e32ad24e0d238a7042cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3097ccd011f5e32ad24e0d238a7042cd">DMA_CH2_CTRL_TRIG_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a3097ccd011f5e32ad24e0d238a7042cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e98b6111a066bb420ff891ffa33e8d" id="r_a95e98b6111a066bb420ff891ffa33e8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95e98b6111a066bb420ff891ffa33e8d">DMA_CH2_CTRL_TRIG_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a95e98b6111a066bb420ff891ffa33e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a025c5ff22148607a64282d289bfc5635" id="r_a025c5ff22148607a64282d289bfc5635"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a025c5ff22148607a64282d289bfc5635">DMA_CH2_CTRL_TRIG_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a025c5ff22148607a64282d289bfc5635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbd82765b8c3ea358f177e430afba09e" id="r_abbd82765b8c3ea358f177e430afba09e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abbd82765b8c3ea358f177e430afba09e">DMA_CH2_CTRL_TRIG_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abbd82765b8c3ea358f177e430afba09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a838e081b2cfe92a10986e6b0e00850f6" id="r_a838e081b2cfe92a10986e6b0e00850f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a838e081b2cfe92a10986e6b0e00850f6">DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a838e081b2cfe92a10986e6b0e00850f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a980bef69bb12a4275568b6cdcf691f02" id="r_a980bef69bb12a4275568b6cdcf691f02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a980bef69bb12a4275568b6cdcf691f02">DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a980bef69bb12a4275568b6cdcf691f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5af502940279e8f976e696d0c36ed2fe" id="r_a5af502940279e8f976e696d0c36ed2fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5af502940279e8f976e696d0c36ed2fe">DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a5af502940279e8f976e696d0c36ed2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3bae4373a7a472b183cb8216424dfef" id="r_af3bae4373a7a472b183cb8216424dfef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3bae4373a7a472b183cb8216424dfef">DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:af3bae4373a7a472b183cb8216424dfef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e1d43d0a7d6da5d832fcc7e0b93930" id="r_af9e1d43d0a7d6da5d832fcc7e0b93930"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af9e1d43d0a7d6da5d832fcc7e0b93930">DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af9e1d43d0a7d6da5d832fcc7e0b93930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df27a8a8116388077fc884ed8274c27" id="r_a1df27a8a8116388077fc884ed8274c27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1df27a8a8116388077fc884ed8274c27">DMA_CH2_CTRL_TRIG_INCR_READ_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1df27a8a8116388077fc884ed8274c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d11463d3c198e8c00eeb0f1aa9fe62" id="r_a53d11463d3c198e8c00eeb0f1aa9fe62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53d11463d3c198e8c00eeb0f1aa9fe62">DMA_CH2_CTRL_TRIG_INCR_READ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a53d11463d3c198e8c00eeb0f1aa9fe62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28192374b87eb746db1ecf90305e21df" id="r_a28192374b87eb746db1ecf90305e21df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28192374b87eb746db1ecf90305e21df">DMA_CH2_CTRL_TRIG_INCR_READ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a28192374b87eb746db1ecf90305e21df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ecc49e7084e7cc32724360c56e49348" id="r_a4ecc49e7084e7cc32724360c56e49348"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ecc49e7084e7cc32724360c56e49348">DMA_CH2_CTRL_TRIG_INCR_READ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a4ecc49e7084e7cc32724360c56e49348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecd0089cebcf0b4af4341a4412b0c921" id="r_aecd0089cebcf0b4af4341a4412b0c921"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aecd0089cebcf0b4af4341a4412b0c921">DMA_CH2_CTRL_TRIG_INCR_READ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aecd0089cebcf0b4af4341a4412b0c921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e1658717202af3846acc5eecd99630" id="r_a52e1658717202af3846acc5eecd99630"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52e1658717202af3846acc5eecd99630">DMA_CH2_CTRL_TRIG_INCR_WRITE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a52e1658717202af3846acc5eecd99630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e16072c43a0bbfa8fbc9003baaa7efe" id="r_a5e16072c43a0bbfa8fbc9003baaa7efe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e16072c43a0bbfa8fbc9003baaa7efe">DMA_CH2_CTRL_TRIG_INCR_WRITE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a5e16072c43a0bbfa8fbc9003baaa7efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c6b2c21132577ffe9d8cfbccef56e8" id="r_ae7c6b2c21132577ffe9d8cfbccef56e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7c6b2c21132577ffe9d8cfbccef56e8">DMA_CH2_CTRL_TRIG_INCR_WRITE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ae7c6b2c21132577ffe9d8cfbccef56e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985a2a45f5eaa43ea8870fe908232e94" id="r_a985a2a45f5eaa43ea8870fe908232e94"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a985a2a45f5eaa43ea8870fe908232e94">DMA_CH2_CTRL_TRIG_INCR_WRITE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a985a2a45f5eaa43ea8870fe908232e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8c74341cf842a4318170cdb81821eaf" id="r_ad8c74341cf842a4318170cdb81821eaf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad8c74341cf842a4318170cdb81821eaf">DMA_CH2_CTRL_TRIG_INCR_WRITE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad8c74341cf842a4318170cdb81821eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d9bd30ca86d8a3f1c50d2a57709ee29" id="r_a3d9bd30ca86d8a3f1c50d2a57709ee29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3d9bd30ca86d8a3f1c50d2a57709ee29">DMA_CH2_CTRL_TRIG_IRQ_QUIET_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3d9bd30ca86d8a3f1c50d2a57709ee29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a2ec87790624a735fbeddf1ecaddbd" id="r_a39a2ec87790624a735fbeddf1ecaddbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39a2ec87790624a735fbeddf1ecaddbd">DMA_CH2_CTRL_TRIG_IRQ_QUIET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a39a2ec87790624a735fbeddf1ecaddbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2cb526695dff77289eb24f5d4b0ef22" id="r_af2cb526695dff77289eb24f5d4b0ef22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2cb526695dff77289eb24f5d4b0ef22">DMA_CH2_CTRL_TRIG_IRQ_QUIET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:af2cb526695dff77289eb24f5d4b0ef22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a275a790c615b8a79e29c4a6f1416e4bc" id="r_a275a790c615b8a79e29c4a6f1416e4bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a275a790c615b8a79e29c4a6f1416e4bc">DMA_CH2_CTRL_TRIG_IRQ_QUIET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a275a790c615b8a79e29c4a6f1416e4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c3b53843f46c50dbb98b943df23739" id="r_a55c3b53843f46c50dbb98b943df23739"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55c3b53843f46c50dbb98b943df23739">DMA_CH2_CTRL_TRIG_IRQ_QUIET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a55c3b53843f46c50dbb98b943df23739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fddb9ebe0af1af8c3aa3c17a369a63a" id="r_a5fddb9ebe0af1af8c3aa3c17a369a63a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5fddb9ebe0af1af8c3aa3c17a369a63a">DMA_CH2_CTRL_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000008c)</td></tr>
<tr class="separator:a5fddb9ebe0af1af8c3aa3c17a369a63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab97496aeb0472dce2ea31f309a8b3e53" id="r_ab97496aeb0472dce2ea31f309a8b3e53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab97496aeb0472dce2ea31f309a8b3e53">DMA_CH2_CTRL_TRIG_READ_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ab97496aeb0472dce2ea31f309a8b3e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8f9ae9c0949de8ce8a478ff8b5ec87c" id="r_ac8f9ae9c0949de8ce8a478ff8b5ec87c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac8f9ae9c0949de8ce8a478ff8b5ec87c">DMA_CH2_CTRL_TRIG_READ_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:ac8f9ae9c0949de8ce8a478ff8b5ec87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4812b8eead9a92740fdd8db02eb1e48c" id="r_a4812b8eead9a92740fdd8db02eb1e48c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4812b8eead9a92740fdd8db02eb1e48c">DMA_CH2_CTRL_TRIG_READ_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a4812b8eead9a92740fdd8db02eb1e48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abea72ede2e5185c14656c9ac5b319739" id="r_abea72ede2e5185c14656c9ac5b319739"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abea72ede2e5185c14656c9ac5b319739">DMA_CH2_CTRL_TRIG_READ_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:abea72ede2e5185c14656c9ac5b319739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbd141b2536793c4d720436e87523456" id="r_afbd141b2536793c4d720436e87523456"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbd141b2536793c4d720436e87523456">DMA_CH2_CTRL_TRIG_READ_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afbd141b2536793c4d720436e87523456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfdb827236cbaa5e5186c4378fff0f05" id="r_adfdb827236cbaa5e5186c4378fff0f05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adfdb827236cbaa5e5186c4378fff0f05">DMA_CH2_CTRL_TRIG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:adfdb827236cbaa5e5186c4378fff0f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae772f73754b4e305f64bb4b5602c04f3" id="r_ae772f73754b4e305f64bb4b5602c04f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae772f73754b4e305f64bb4b5602c04f3">DMA_CH2_CTRL_TRIG_RING_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae772f73754b4e305f64bb4b5602c04f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6988546d0c771c64a8e5c81465d335" id="r_abb6988546d0c771c64a8e5c81465d335"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb6988546d0c771c64a8e5c81465d335">DMA_CH2_CTRL_TRIG_RING_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:abb6988546d0c771c64a8e5c81465d335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167558d26a236fffce8595b255a378a0" id="r_a167558d26a236fffce8595b255a378a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a167558d26a236fffce8595b255a378a0">DMA_CH2_CTRL_TRIG_RING_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a167558d26a236fffce8595b255a378a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003cbda68d2858ac667959fd5b876ba3" id="r_a003cbda68d2858ac667959fd5b876ba3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a003cbda68d2858ac667959fd5b876ba3">DMA_CH2_CTRL_TRIG_RING_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a003cbda68d2858ac667959fd5b876ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6274fb375aa5c2ad32a9d2b748a1ffe" id="r_af6274fb375aa5c2ad32a9d2b748a1ffe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af6274fb375aa5c2ad32a9d2b748a1ffe">DMA_CH2_CTRL_TRIG_RING_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af6274fb375aa5c2ad32a9d2b748a1ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a121fb5d99ab1e93ee6c4fe470b5168b5" id="r_a121fb5d99ab1e93ee6c4fe470b5168b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a121fb5d99ab1e93ee6c4fe470b5168b5">DMA_CH2_CTRL_TRIG_RING_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a121fb5d99ab1e93ee6c4fe470b5168b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c3c0f0ecfd8d873cd51338a366ee3d6" id="r_a0c3c0f0ecfd8d873cd51338a366ee3d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c3c0f0ecfd8d873cd51338a366ee3d6">DMA_CH2_CTRL_TRIG_RING_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td></tr>
<tr class="separator:a0c3c0f0ecfd8d873cd51338a366ee3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94600c7a0a6fb8cecf84b90091a53a7" id="r_ae94600c7a0a6fb8cecf84b90091a53a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae94600c7a0a6fb8cecf84b90091a53a7">DMA_CH2_CTRL_TRIG_RING_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ae94600c7a0a6fb8cecf84b90091a53a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc7bb4800f3141fbcbf13c014f0b0d4b" id="r_abc7bb4800f3141fbcbf13c014f0b0d4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc7bb4800f3141fbcbf13c014f0b0d4b">DMA_CH2_CTRL_TRIG_RING_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:abc7bb4800f3141fbcbf13c014f0b0d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6c3f4b44288c9c95a708aa2b0e7e15" id="r_acd6c3f4b44288c9c95a708aa2b0e7e15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acd6c3f4b44288c9c95a708aa2b0e7e15">DMA_CH2_CTRL_TRIG_RING_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acd6c3f4b44288c9c95a708aa2b0e7e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d1a1e2f0793e26c17ffb1bf5ab3339" id="r_a27d1a1e2f0793e26c17ffb1bf5ab3339"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27d1a1e2f0793e26c17ffb1bf5ab3339">DMA_CH2_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a27d1a1e2f0793e26c17ffb1bf5ab3339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ec52bfbf9930c52dbefa5a146123bdb" id="r_a5ec52bfbf9930c52dbefa5a146123bdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ec52bfbf9930c52dbefa5a146123bdb">DMA_CH2_CTRL_TRIG_SNIFF_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5ec52bfbf9930c52dbefa5a146123bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39aa31348dfce50a235155d8e3e138a5" id="r_a39aa31348dfce50a235155d8e3e138a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39aa31348dfce50a235155d8e3e138a5">DMA_CH2_CTRL_TRIG_SNIFF_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a39aa31348dfce50a235155d8e3e138a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accd2cb5f7f93765f5ee7f9460e1b775b" id="r_accd2cb5f7f93765f5ee7f9460e1b775b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accd2cb5f7f93765f5ee7f9460e1b775b">DMA_CH2_CTRL_TRIG_SNIFF_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:accd2cb5f7f93765f5ee7f9460e1b775b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad1eddf5bf4c8ef0e0101fb12903d78a" id="r_aad1eddf5bf4c8ef0e0101fb12903d78a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aad1eddf5bf4c8ef0e0101fb12903d78a">DMA_CH2_CTRL_TRIG_SNIFF_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:aad1eddf5bf4c8ef0e0101fb12903d78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a461e97608cdb81e5bb0bed6259c0f57d" id="r_a461e97608cdb81e5bb0bed6259c0f57d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a461e97608cdb81e5bb0bed6259c0f57d">DMA_CH2_CTRL_TRIG_SNIFF_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a461e97608cdb81e5bb0bed6259c0f57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a732a65c36b0c183316f5a999ae93aa37" id="r_a732a65c36b0c183316f5a999ae93aa37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a732a65c36b0c183316f5a999ae93aa37">DMA_CH2_CTRL_TRIG_TREQ_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a732a65c36b0c183316f5a999ae93aa37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8785990cbbbedda5c32dbce5f39a70b4" id="r_a8785990cbbbedda5c32dbce5f39a70b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8785990cbbbedda5c32dbce5f39a70b4">DMA_CH2_CTRL_TRIG_TREQ_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td></tr>
<tr class="separator:a8785990cbbbedda5c32dbce5f39a70b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9907486ce3b71e6f55e5a5a9a438cc95" id="r_a9907486ce3b71e6f55e5a5a9a438cc95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9907486ce3b71e6f55e5a5a9a438cc95">DMA_CH2_CTRL_TRIG_TREQ_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a9907486ce3b71e6f55e5a5a9a438cc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7a6a2d924e8baf8eed3742e2d95e59c" id="r_aa7a6a2d924e8baf8eed3742e2d95e59c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7a6a2d924e8baf8eed3742e2d95e59c">DMA_CH2_CTRL_TRIG_TREQ_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:aa7a6a2d924e8baf8eed3742e2d95e59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dc0385e423c67bbea238df7952eb847" id="r_a2dc0385e423c67bbea238df7952eb847"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2dc0385e423c67bbea238df7952eb847">DMA_CH2_CTRL_TRIG_TREQ_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a2dc0385e423c67bbea238df7952eb847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae57de6add1a1254d95deacbf03e59624" id="r_ae57de6add1a1254d95deacbf03e59624"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae57de6add1a1254d95deacbf03e59624">DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td></tr>
<tr class="separator:ae57de6add1a1254d95deacbf03e59624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb476c5c014ea1f57502c9a83e2fd174" id="r_aeb476c5c014ea1f57502c9a83e2fd174"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb476c5c014ea1f57502c9a83e2fd174">DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td></tr>
<tr class="separator:aeb476c5c014ea1f57502c9a83e2fd174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00eac798b2f604b3a03bc10f1ff7faf3" id="r_a00eac798b2f604b3a03bc10f1ff7faf3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a00eac798b2f604b3a03bc10f1ff7faf3">DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td></tr>
<tr class="separator:a00eac798b2f604b3a03bc10f1ff7faf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76f32de693f2eee701ebfd47b9fc291" id="r_af76f32de693f2eee701ebfd47b9fc291"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af76f32de693f2eee701ebfd47b9fc291">DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td></tr>
<tr class="separator:af76f32de693f2eee701ebfd47b9fc291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a339414dd0af0fddc2b12ff3f9db1d435" id="r_a339414dd0af0fddc2b12ff3f9db1d435"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a339414dd0af0fddc2b12ff3f9db1d435">DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td></tr>
<tr class="separator:a339414dd0af0fddc2b12ff3f9db1d435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae76392fe3f2938d88f96b0a1103a320a" id="r_ae76392fe3f2938d88f96b0a1103a320a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae76392fe3f2938d88f96b0a1103a320a">DMA_CH2_CTRL_TRIG_WRITE_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ae76392fe3f2938d88f96b0a1103a320a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab28613ae0c8fcd28a2245feae09a92c0" id="r_ab28613ae0c8fcd28a2245feae09a92c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab28613ae0c8fcd28a2245feae09a92c0">DMA_CH2_CTRL_TRIG_WRITE_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:ab28613ae0c8fcd28a2245feae09a92c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6e28b8ae768dd479de7866a86de659f" id="r_ac6e28b8ae768dd479de7866a86de659f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6e28b8ae768dd479de7866a86de659f">DMA_CH2_CTRL_TRIG_WRITE_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:ac6e28b8ae768dd479de7866a86de659f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18adfc144a4cf04d686e9f2eef334d9a" id="r_a18adfc144a4cf04d686e9f2eef334d9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a18adfc144a4cf04d686e9f2eef334d9a">DMA_CH2_CTRL_TRIG_WRITE_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a18adfc144a4cf04d686e9f2eef334d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdf10b53df3b5825575f968adbcffe68" id="r_abdf10b53df3b5825575f968adbcffe68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abdf10b53df3b5825575f968adbcffe68">DMA_CH2_CTRL_TRIG_WRITE_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abdf10b53df3b5825575f968adbcffe68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4fe518397cd74aa6036bd3c999aa217" id="r_ae4fe518397cd74aa6036bd3c999aa217"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4fe518397cd74aa6036bd3c999aa217">DMA_CH2_DBG_CTDREQ_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ae4fe518397cd74aa6036bd3c999aa217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39d170f87a5198adc90dcb3163e2b6f8" id="r_a39d170f87a5198adc90dcb3163e2b6f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39d170f87a5198adc90dcb3163e2b6f8">DMA_CH2_DBG_CTDREQ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td></tr>
<tr class="separator:a39d170f87a5198adc90dcb3163e2b6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acef96990e9dcb916e4a7aeab63bcb449" id="r_acef96990e9dcb916e4a7aeab63bcb449"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acef96990e9dcb916e4a7aeab63bcb449">DMA_CH2_DBG_CTDREQ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acef96990e9dcb916e4a7aeab63bcb449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91f2173accd4ae466431b442354c7bb8" id="r_a91f2173accd4ae466431b442354c7bb8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91f2173accd4ae466431b442354c7bb8">DMA_CH2_DBG_CTDREQ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a91f2173accd4ae466431b442354c7bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2c54bce37c0f3358bad863e62c49266" id="r_ac2c54bce37c0f3358bad863e62c49266"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac2c54bce37c0f3358bad863e62c49266">DMA_CH2_DBG_CTDREQ_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000880)</td></tr>
<tr class="separator:ac2c54bce37c0f3358bad863e62c49266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43bda00e9e5f80715815d1695577efb0" id="r_a43bda00e9e5f80715815d1695577efb0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43bda00e9e5f80715815d1695577efb0">DMA_CH2_DBG_CTDREQ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a43bda00e9e5f80715815d1695577efb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28cbac7bebf9bb0ebca53e93248f9cf6" id="r_a28cbac7bebf9bb0ebca53e93248f9cf6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28cbac7bebf9bb0ebca53e93248f9cf6">DMA_CH2_DBG_TCR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a28cbac7bebf9bb0ebca53e93248f9cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c77b8035e1265ddead78637fe216019" id="r_a6c77b8035e1265ddead78637fe216019"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c77b8035e1265ddead78637fe216019">DMA_CH2_DBG_TCR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a6c77b8035e1265ddead78637fe216019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af964fc06ef5ae0cb7ba11c5056ce656c" id="r_af964fc06ef5ae0cb7ba11c5056ce656c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af964fc06ef5ae0cb7ba11c5056ce656c">DMA_CH2_DBG_TCR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af964fc06ef5ae0cb7ba11c5056ce656c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc3a07ae9fb898ae1974b4a520646050" id="r_adc3a07ae9fb898ae1974b4a520646050"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adc3a07ae9fb898ae1974b4a520646050">DMA_CH2_DBG_TCR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:adc3a07ae9fb898ae1974b4a520646050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addf731c42dddefd44829daafe7b66165" id="r_addf731c42dddefd44829daafe7b66165"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#addf731c42dddefd44829daafe7b66165">DMA_CH2_DBG_TCR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000884)</td></tr>
<tr class="separator:addf731c42dddefd44829daafe7b66165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad111079feb60bd978ba298587ab34f4d" id="r_ad111079feb60bd978ba298587ab34f4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad111079feb60bd978ba298587ab34f4d">DMA_CH2_DBG_TCR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ad111079feb60bd978ba298587ab34f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af517b4bbb54da54dca86197a71b31e69" id="r_af517b4bbb54da54dca86197a71b31e69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af517b4bbb54da54dca86197a71b31e69">DMA_CH2_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af517b4bbb54da54dca86197a71b31e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbdea351ad6b6116a893fbf41c6b3692" id="r_acbdea351ad6b6116a893fbf41c6b3692"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acbdea351ad6b6116a893fbf41c6b3692">DMA_CH2_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:acbdea351ad6b6116a893fbf41c6b3692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c7f6cd3e64038c3a4109cf620e762f" id="r_ab4c7f6cd3e64038c3a4109cf620e762f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab4c7f6cd3e64038c3a4109cf620e762f">DMA_CH2_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab4c7f6cd3e64038c3a4109cf620e762f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d5eca97575caaf46a2e41ba0a88a35c" id="r_a6d5eca97575caaf46a2e41ba0a88a35c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d5eca97575caaf46a2e41ba0a88a35c">DMA_CH2_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a6d5eca97575caaf46a2e41ba0a88a35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599b72193869d8b99fecdb2f8e63e284" id="r_a599b72193869d8b99fecdb2f8e63e284"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a599b72193869d8b99fecdb2f8e63e284">DMA_CH2_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a599b72193869d8b99fecdb2f8e63e284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbdeeeca1b8c416975929db8eb135f92" id="r_afbdeeeca1b8c416975929db8eb135f92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbdeeeca1b8c416975929db8eb135f92">DMA_CH2_READ_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:afbdeeeca1b8c416975929db8eb135f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b9c22fd8223badd05434e09ccb3237" id="r_af2b9c22fd8223badd05434e09ccb3237"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2b9c22fd8223badd05434e09ccb3237">DMA_CH2_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af2b9c22fd8223badd05434e09ccb3237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e1174b53734f481d4ed185d778a15a" id="r_af0e1174b53734f481d4ed185d778a15a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af0e1174b53734f481d4ed185d778a15a">DMA_CH2_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:af0e1174b53734f481d4ed185d778a15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc92e92ecf5d4d27590efe2b7dc0716f" id="r_adc92e92ecf5d4d27590efe2b7dc0716f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adc92e92ecf5d4d27590efe2b7dc0716f">DMA_CH2_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:adc92e92ecf5d4d27590efe2b7dc0716f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a004ab962209b570a852c446e13362b66" id="r_a004ab962209b570a852c446e13362b66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a004ab962209b570a852c446e13362b66">DMA_CH2_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a004ab962209b570a852c446e13362b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7054957dd1a800bb4d207e70e01ed877" id="r_a7054957dd1a800bb4d207e70e01ed877"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7054957dd1a800bb4d207e70e01ed877">DMA_CH2_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000088)</td></tr>
<tr class="separator:a7054957dd1a800bb4d207e70e01ed877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec9d10daaf92e1b4c357a20fc12074e7" id="r_aec9d10daaf92e1b4c357a20fc12074e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aec9d10daaf92e1b4c357a20fc12074e7">DMA_CH2_TRANS_COUNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aec9d10daaf92e1b4c357a20fc12074e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0fd8f776eb23790f0322ea5875cb738" id="r_ae0fd8f776eb23790f0322ea5875cb738"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0fd8f776eb23790f0322ea5875cb738">DMA_CH2_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae0fd8f776eb23790f0322ea5875cb738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91bb30118fd3313f8e7516292dc9d637" id="r_a91bb30118fd3313f8e7516292dc9d637"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91bb30118fd3313f8e7516292dc9d637">DMA_CH2_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a91bb30118fd3313f8e7516292dc9d637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09b2ba04b73083b5a2c160d1580fb0b6" id="r_a09b2ba04b73083b5a2c160d1580fb0b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a09b2ba04b73083b5a2c160d1580fb0b6">DMA_CH2_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a09b2ba04b73083b5a2c160d1580fb0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba0b675bff6bc3385c6187481e44dd5b" id="r_aba0b675bff6bc3385c6187481e44dd5b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba0b675bff6bc3385c6187481e44dd5b">DMA_CH2_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aba0b675bff6bc3385c6187481e44dd5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f3bb0f42f8769fd92cb724cdf234d83" id="r_a0f3bb0f42f8769fd92cb724cdf234d83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f3bb0f42f8769fd92cb724cdf234d83">DMA_CH2_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000084)</td></tr>
<tr class="separator:a0f3bb0f42f8769fd92cb724cdf234d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4d0d9bf50257c582715df2c443f8b4a" id="r_aa4d0d9bf50257c582715df2c443f8b4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4d0d9bf50257c582715df2c443f8b4a">DMA_CH2_WRITE_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aa4d0d9bf50257c582715df2c443f8b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92cf8f06c0f09488498575c9722e2316" id="r_a92cf8f06c0f09488498575c9722e2316"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a92cf8f06c0f09488498575c9722e2316">DMA_CH3_AL1_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a92cf8f06c0f09488498575c9722e2316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e25832523771d54d1f3d4144aee041" id="r_a48e25832523771d54d1f3d4144aee041"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a48e25832523771d54d1f3d4144aee041">DMA_CH3_AL1_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a48e25832523771d54d1f3d4144aee041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09201548d0d85d8b8d6886e9649e7dd" id="r_ab09201548d0d85d8b8d6886e9649e7dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab09201548d0d85d8b8d6886e9649e7dd">DMA_CH3_AL1_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab09201548d0d85d8b8d6886e9649e7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3d307258f7ca3c2ee4180ffa584af35" id="r_aa3d307258f7ca3c2ee4180ffa584af35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3d307258f7ca3c2ee4180ffa584af35">DMA_CH3_AL1_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aa3d307258f7ca3c2ee4180ffa584af35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade4890da9515fe5570e83bae7034c005" id="r_ade4890da9515fe5570e83bae7034c005"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade4890da9515fe5570e83bae7034c005">DMA_CH3_AL1_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000d0)</td></tr>
<tr class="separator:ade4890da9515fe5570e83bae7034c005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dcef9641e0ae8bb372f91b412c80f4b" id="r_a7dcef9641e0ae8bb372f91b412c80f4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7dcef9641e0ae8bb372f91b412c80f4b">DMA_CH3_AL1_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a7dcef9641e0ae8bb372f91b412c80f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87fc2ec7c8cc202b2190d34b92ab6871" id="r_a87fc2ec7c8cc202b2190d34b92ab6871"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87fc2ec7c8cc202b2190d34b92ab6871">DMA_CH3_AL1_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a87fc2ec7c8cc202b2190d34b92ab6871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab108bc2bb71d06ebb8ba68458d9a3df4" id="r_ab108bc2bb71d06ebb8ba68458d9a3df4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab108bc2bb71d06ebb8ba68458d9a3df4">DMA_CH3_AL1_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ab108bc2bb71d06ebb8ba68458d9a3df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace503a6c52182f6d780dee8e359eaa30" id="r_ace503a6c52182f6d780dee8e359eaa30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace503a6c52182f6d780dee8e359eaa30">DMA_CH3_AL1_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ace503a6c52182f6d780dee8e359eaa30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45d34a04f5d09caebd76f81811b99cc0" id="r_a45d34a04f5d09caebd76f81811b99cc0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a45d34a04f5d09caebd76f81811b99cc0">DMA_CH3_AL1_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a45d34a04f5d09caebd76f81811b99cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a775915c568275d7258482167499d56" id="r_a9a775915c568275d7258482167499d56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a775915c568275d7258482167499d56">DMA_CH3_AL1_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000d4)</td></tr>
<tr class="separator:a9a775915c568275d7258482167499d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a7c5522d0a06ef37b57ede355c78f79" id="r_a2a7c5522d0a06ef37b57ede355c78f79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2a7c5522d0a06ef37b57ede355c78f79">DMA_CH3_AL1_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a2a7c5522d0a06ef37b57ede355c78f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab729681f2330a4dd7a71a7525824c270" id="r_ab729681f2330a4dd7a71a7525824c270"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab729681f2330a4dd7a71a7525824c270">DMA_CH3_AL1_TRANS_COUNT_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab729681f2330a4dd7a71a7525824c270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af582b3bd99c429855b7c05cb43ce5816" id="r_af582b3bd99c429855b7c05cb43ce5816"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af582b3bd99c429855b7c05cb43ce5816">DMA_CH3_AL1_TRANS_COUNT_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:af582b3bd99c429855b7c05cb43ce5816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06485c74a06a439952fe90c3f35c5ee2" id="r_a06485c74a06a439952fe90c3f35c5ee2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a06485c74a06a439952fe90c3f35c5ee2">DMA_CH3_AL1_TRANS_COUNT_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a06485c74a06a439952fe90c3f35c5ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a551aaa52e4a0a5328893ea90065cb36a" id="r_a551aaa52e4a0a5328893ea90065cb36a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a551aaa52e4a0a5328893ea90065cb36a">DMA_CH3_AL1_TRANS_COUNT_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a551aaa52e4a0a5328893ea90065cb36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a329a4553b8b1400b07abc9236dad3a01" id="r_a329a4553b8b1400b07abc9236dad3a01"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a329a4553b8b1400b07abc9236dad3a01">DMA_CH3_AL1_TRANS_COUNT_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000dc)</td></tr>
<tr class="separator:a329a4553b8b1400b07abc9236dad3a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace4a7c04e5647f71c7dd8edc60390701" id="r_ace4a7c04e5647f71c7dd8edc60390701"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace4a7c04e5647f71c7dd8edc60390701">DMA_CH3_AL1_TRANS_COUNT_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ace4a7c04e5647f71c7dd8edc60390701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a913014ba88915e398f4eb7c43d9e928a" id="r_a913014ba88915e398f4eb7c43d9e928a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a913014ba88915e398f4eb7c43d9e928a">DMA_CH3_AL1_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a913014ba88915e398f4eb7c43d9e928a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0b61536bb85e80640fa7a95a44c999a" id="r_ad0b61536bb85e80640fa7a95a44c999a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad0b61536bb85e80640fa7a95a44c999a">DMA_CH3_AL1_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ad0b61536bb85e80640fa7a95a44c999a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5746cea7e98c28a3acd3771cd4f3ad3d" id="r_a5746cea7e98c28a3acd3771cd4f3ad3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5746cea7e98c28a3acd3771cd4f3ad3d">DMA_CH3_AL1_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5746cea7e98c28a3acd3771cd4f3ad3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe9efc287e70a7b6b1e800554db3f69" id="r_adbe9efc287e70a7b6b1e800554db3f69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adbe9efc287e70a7b6b1e800554db3f69">DMA_CH3_AL1_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:adbe9efc287e70a7b6b1e800554db3f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4239a3001349738a3b8b62d668b43b" id="r_a4d4239a3001349738a3b8b62d668b43b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4d4239a3001349738a3b8b62d668b43b">DMA_CH3_AL1_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000d8)</td></tr>
<tr class="separator:a4d4239a3001349738a3b8b62d668b43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a415ddf3113148ea024fa435ac06e1a49" id="r_a415ddf3113148ea024fa435ac06e1a49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a415ddf3113148ea024fa435ac06e1a49">DMA_CH3_AL1_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a415ddf3113148ea024fa435ac06e1a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae1a19594a339e406b30e2181358411" id="r_abae1a19594a339e406b30e2181358411"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abae1a19594a339e406b30e2181358411">DMA_CH3_AL2_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abae1a19594a339e406b30e2181358411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64de67602ef153c5249d48f96e895928" id="r_a64de67602ef153c5249d48f96e895928"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a64de67602ef153c5249d48f96e895928">DMA_CH3_AL2_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a64de67602ef153c5249d48f96e895928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b6abc28f5ba2242fc01c77d189fe5c" id="r_a30b6abc28f5ba2242fc01c77d189fe5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30b6abc28f5ba2242fc01c77d189fe5c">DMA_CH3_AL2_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a30b6abc28f5ba2242fc01c77d189fe5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17779a066dbf254a7a3b006b19f4a60f" id="r_a17779a066dbf254a7a3b006b19f4a60f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a17779a066dbf254a7a3b006b19f4a60f">DMA_CH3_AL2_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a17779a066dbf254a7a3b006b19f4a60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e0f6ba679889c34d83c13db6a19f07" id="r_a97e0f6ba679889c34d83c13db6a19f07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97e0f6ba679889c34d83c13db6a19f07">DMA_CH3_AL2_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e0)</td></tr>
<tr class="separator:a97e0f6ba679889c34d83c13db6a19f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13d7615a9c33f467d9a40a064d4cf0c9" id="r_a13d7615a9c33f467d9a40a064d4cf0c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a13d7615a9c33f467d9a40a064d4cf0c9">DMA_CH3_AL2_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a13d7615a9c33f467d9a40a064d4cf0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade9be7312170720273234f5870443b58" id="r_ade9be7312170720273234f5870443b58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade9be7312170720273234f5870443b58">DMA_CH3_AL2_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ade9be7312170720273234f5870443b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719ad94789c7e08d0f5cfc759754da1c" id="r_a719ad94789c7e08d0f5cfc759754da1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a719ad94789c7e08d0f5cfc759754da1c">DMA_CH3_AL2_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a719ad94789c7e08d0f5cfc759754da1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9747427a606d54b5b9212f0a486e52e8" id="r_a9747427a606d54b5b9212f0a486e52e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9747427a606d54b5b9212f0a486e52e8">DMA_CH3_AL2_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9747427a606d54b5b9212f0a486e52e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cea6183df13da43aa5e89b4b70d7826" id="r_a8cea6183df13da43aa5e89b4b70d7826"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8cea6183df13da43aa5e89b4b70d7826">DMA_CH3_AL2_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a8cea6183df13da43aa5e89b4b70d7826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072fe371a6ca11edfc14786b70d9906c" id="r_a072fe371a6ca11edfc14786b70d9906c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a072fe371a6ca11edfc14786b70d9906c">DMA_CH3_AL2_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e8)</td></tr>
<tr class="separator:a072fe371a6ca11edfc14786b70d9906c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a167215ebadf9c34cdaf0e330b757ad" id="r_a4a167215ebadf9c34cdaf0e330b757ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a167215ebadf9c34cdaf0e330b757ad">DMA_CH3_AL2_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a4a167215ebadf9c34cdaf0e330b757ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54855aa18fc971b313e928f3a9de151f" id="r_a54855aa18fc971b313e928f3a9de151f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a54855aa18fc971b313e928f3a9de151f">DMA_CH3_AL2_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a54855aa18fc971b313e928f3a9de151f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0755757a529b4322ce773516c47d175" id="r_ac0755757a529b4322ce773516c47d175"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac0755757a529b4322ce773516c47d175">DMA_CH3_AL2_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ac0755757a529b4322ce773516c47d175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac33f39d11ce7e8d3363d026a4157083e" id="r_ac33f39d11ce7e8d3363d026a4157083e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac33f39d11ce7e8d3363d026a4157083e">DMA_CH3_AL2_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac33f39d11ce7e8d3363d026a4157083e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03fae3d5e12eb723604e854932c42332" id="r_a03fae3d5e12eb723604e854932c42332"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a03fae3d5e12eb723604e854932c42332">DMA_CH3_AL2_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a03fae3d5e12eb723604e854932c42332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabac5ac0f914de9f58eccdc30123eb30" id="r_aabac5ac0f914de9f58eccdc30123eb30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aabac5ac0f914de9f58eccdc30123eb30">DMA_CH3_AL2_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e4)</td></tr>
<tr class="separator:aabac5ac0f914de9f58eccdc30123eb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c77df8894b84c29ef6ad7f2304e6541" id="r_a4c77df8894b84c29ef6ad7f2304e6541"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c77df8894b84c29ef6ad7f2304e6541">DMA_CH3_AL2_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a4c77df8894b84c29ef6ad7f2304e6541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bce964bbec747d5c218fcfe9b14e31c" id="r_a0bce964bbec747d5c218fcfe9b14e31c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0bce964bbec747d5c218fcfe9b14e31c">DMA_CH3_AL2_WRITE_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0bce964bbec747d5c218fcfe9b14e31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cbe464bda36ad5238d8b89eb455ccb9" id="r_a6cbe464bda36ad5238d8b89eb455ccb9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6cbe464bda36ad5238d8b89eb455ccb9">DMA_CH3_AL2_WRITE_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a6cbe464bda36ad5238d8b89eb455ccb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb78ddc27dab31a327e6439fe9f617f" id="r_a4eb78ddc27dab31a327e6439fe9f617f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4eb78ddc27dab31a327e6439fe9f617f">DMA_CH3_AL2_WRITE_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4eb78ddc27dab31a327e6439fe9f617f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76052dae28058173c27d0f9727d38327" id="r_a76052dae28058173c27d0f9727d38327"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76052dae28058173c27d0f9727d38327">DMA_CH3_AL2_WRITE_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a76052dae28058173c27d0f9727d38327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d457c9c7e6f35c555feb8b3cfbbf80c" id="r_a6d457c9c7e6f35c555feb8b3cfbbf80c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d457c9c7e6f35c555feb8b3cfbbf80c">DMA_CH3_AL2_WRITE_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ec)</td></tr>
<tr class="separator:a6d457c9c7e6f35c555feb8b3cfbbf80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36b83dc9fc869b5957b588cc2da7bab1" id="r_a36b83dc9fc869b5957b588cc2da7bab1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a36b83dc9fc869b5957b588cc2da7bab1">DMA_CH3_AL2_WRITE_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a36b83dc9fc869b5957b588cc2da7bab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb9e13ece576fd3d04f466a98e8eee84" id="r_abb9e13ece576fd3d04f466a98e8eee84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb9e13ece576fd3d04f466a98e8eee84">DMA_CH3_AL3_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abb9e13ece576fd3d04f466a98e8eee84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa55ac3bed2b3df833bc2cdb13f1ce686" id="r_aa55ac3bed2b3df833bc2cdb13f1ce686"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa55ac3bed2b3df833bc2cdb13f1ce686">DMA_CH3_AL3_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa55ac3bed2b3df833bc2cdb13f1ce686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168e2064db177185d24dc6aed661fd3b" id="r_a168e2064db177185d24dc6aed661fd3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a168e2064db177185d24dc6aed661fd3b">DMA_CH3_AL3_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a168e2064db177185d24dc6aed661fd3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afde7c6e0d13759a875d99df08840c099" id="r_afde7c6e0d13759a875d99df08840c099"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afde7c6e0d13759a875d99df08840c099">DMA_CH3_AL3_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:afde7c6e0d13759a875d99df08840c099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf3dbc9db3064ebca202cf5d1602d9f3" id="r_adf3dbc9db3064ebca202cf5d1602d9f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf3dbc9db3064ebca202cf5d1602d9f3">DMA_CH3_AL3_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td></tr>
<tr class="separator:adf3dbc9db3064ebca202cf5d1602d9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abccf01cdbe625c6b9fd58bf53da2b340" id="r_abccf01cdbe625c6b9fd58bf53da2b340"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abccf01cdbe625c6b9fd58bf53da2b340">DMA_CH3_AL3_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:abccf01cdbe625c6b9fd58bf53da2b340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe94f6ab102de33f45ea48cf64c4de58" id="r_afe94f6ab102de33f45ea48cf64c4de58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afe94f6ab102de33f45ea48cf64c4de58">DMA_CH3_AL3_READ_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afe94f6ab102de33f45ea48cf64c4de58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99142ce6a249e9557b066669a20efd19" id="r_a99142ce6a249e9557b066669a20efd19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a99142ce6a249e9557b066669a20efd19">DMA_CH3_AL3_READ_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a99142ce6a249e9557b066669a20efd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f90b764f06a763b988137dd34620faf" id="r_a4f90b764f06a763b988137dd34620faf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4f90b764f06a763b988137dd34620faf">DMA_CH3_AL3_READ_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4f90b764f06a763b988137dd34620faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af28057d0402bb61c5c9528c8888aba82" id="r_af28057d0402bb61c5c9528c8888aba82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af28057d0402bb61c5c9528c8888aba82">DMA_CH3_AL3_READ_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:af28057d0402bb61c5c9528c8888aba82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ce42db9afae9d74ecf10a1c5820af7" id="r_a04ce42db9afae9d74ecf10a1c5820af7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04ce42db9afae9d74ecf10a1c5820af7">DMA_CH3_AL3_READ_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000fc)</td></tr>
<tr class="separator:a04ce42db9afae9d74ecf10a1c5820af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba871d375155a9a78496feca8c99792e" id="r_aba871d375155a9a78496feca8c99792e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba871d375155a9a78496feca8c99792e">DMA_CH3_AL3_READ_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:aba871d375155a9a78496feca8c99792e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f977bcf5cbe3aff822f55b7b7882b78" id="r_a6f977bcf5cbe3aff822f55b7b7882b78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6f977bcf5cbe3aff822f55b7b7882b78">DMA_CH3_AL3_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6f977bcf5cbe3aff822f55b7b7882b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad24053594a6488496b625333e116a687" id="r_ad24053594a6488496b625333e116a687"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad24053594a6488496b625333e116a687">DMA_CH3_AL3_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ad24053594a6488496b625333e116a687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c6b4c2ae0a176facd74ea7b78213e6" id="r_a65c6b4c2ae0a176facd74ea7b78213e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a65c6b4c2ae0a176facd74ea7b78213e6">DMA_CH3_AL3_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a65c6b4c2ae0a176facd74ea7b78213e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7c79bf33584e7c54966e4d7e5bc9f0" id="r_a5f7c79bf33584e7c54966e4d7e5bc9f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5f7c79bf33584e7c54966e4d7e5bc9f0">DMA_CH3_AL3_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a5f7c79bf33584e7c54966e4d7e5bc9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f2424b9cac990842510088b0b1881e8" id="r_a7f2424b9cac990842510088b0b1881e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7f2424b9cac990842510088b0b1881e8">DMA_CH3_AL3_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f8)</td></tr>
<tr class="separator:a7f2424b9cac990842510088b0b1881e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e25077ce4e9cf6f571de1ff8f1dad2b" id="r_a7e25077ce4e9cf6f571de1ff8f1dad2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e25077ce4e9cf6f571de1ff8f1dad2b">DMA_CH3_AL3_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a7e25077ce4e9cf6f571de1ff8f1dad2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a437c971363453fd82927c7dd4218be15" id="r_a437c971363453fd82927c7dd4218be15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a437c971363453fd82927c7dd4218be15">DMA_CH3_AL3_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a437c971363453fd82927c7dd4218be15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e680ab3baf5b5ee8cb977ddddfab83" id="r_aa4e680ab3baf5b5ee8cb977ddddfab83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4e680ab3baf5b5ee8cb977ddddfab83">DMA_CH3_AL3_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa4e680ab3baf5b5ee8cb977ddddfab83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39573aa8fa544e932502d678fcd807a3" id="r_a39573aa8fa544e932502d678fcd807a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39573aa8fa544e932502d678fcd807a3">DMA_CH3_AL3_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a39573aa8fa544e932502d678fcd807a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a795e9226b89aa7b82904f140a22c0e1e" id="r_a795e9226b89aa7b82904f140a22c0e1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a795e9226b89aa7b82904f140a22c0e1e">DMA_CH3_AL3_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a795e9226b89aa7b82904f140a22c0e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7cae4a71e0a48de5004aa95b63220ca" id="r_ab7cae4a71e0a48de5004aa95b63220ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7cae4a71e0a48de5004aa95b63220ca">DMA_CH3_AL3_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f4)</td></tr>
<tr class="separator:ab7cae4a71e0a48de5004aa95b63220ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ec01dd9fb6224182ec78670f48882ae" id="r_a5ec01dd9fb6224182ec78670f48882ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ec01dd9fb6224182ec78670f48882ae">DMA_CH3_AL3_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a5ec01dd9fb6224182ec78670f48882ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4270e01b7a1a6bcd5859cfbf003bf3e" id="r_ac4270e01b7a1a6bcd5859cfbf003bf3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4270e01b7a1a6bcd5859cfbf003bf3e">DMA_CH3_CTRL_TRIG_AHB_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac4270e01b7a1a6bcd5859cfbf003bf3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d4114a05052f6f44e8b0a5fdf062ba" id="r_a76d4114a05052f6f44e8b0a5fdf062ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76d4114a05052f6f44e8b0a5fdf062ba">DMA_CH3_CTRL_TRIG_AHB_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:a76d4114a05052f6f44e8b0a5fdf062ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbed92ac56f2895a4b569c98c30d9885" id="r_acbed92ac56f2895a4b569c98c30d9885"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acbed92ac56f2895a4b569c98c30d9885">DMA_CH3_CTRL_TRIG_AHB_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:acbed92ac56f2895a4b569c98c30d9885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a918c3dd0aab3026a96faa4e469144db6" id="r_a918c3dd0aab3026a96faa4e469144db6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a918c3dd0aab3026a96faa4e469144db6">DMA_CH3_CTRL_TRIG_AHB_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a918c3dd0aab3026a96faa4e469144db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a883df3e74e81cdc579d684dd437710db" id="r_a883df3e74e81cdc579d684dd437710db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a883df3e74e81cdc579d684dd437710db">DMA_CH3_CTRL_TRIG_AHB_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a883df3e74e81cdc579d684dd437710db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afebaaac915fea767d4910ddee3b4e5be" id="r_afebaaac915fea767d4910ddee3b4e5be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afebaaac915fea767d4910ddee3b4e5be">DMA_CH3_CTRL_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td></tr>
<tr class="separator:afebaaac915fea767d4910ddee3b4e5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add4dec4913304d36576debd738ff44dd" id="r_add4dec4913304d36576debd738ff44dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#add4dec4913304d36576debd738ff44dd">DMA_CH3_CTRL_TRIG_BSWAP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:add4dec4913304d36576debd738ff44dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa41cf1e04b600ad6d122f7a9d3c35151" id="r_aa41cf1e04b600ad6d122f7a9d3c35151"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa41cf1e04b600ad6d122f7a9d3c35151">DMA_CH3_CTRL_TRIG_BSWAP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:aa41cf1e04b600ad6d122f7a9d3c35151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae396ff95545a68abb0208dcd3c2d7b5" id="r_aae396ff95545a68abb0208dcd3c2d7b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae396ff95545a68abb0208dcd3c2d7b5">DMA_CH3_CTRL_TRIG_BSWAP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:aae396ff95545a68abb0208dcd3c2d7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6d9b18fc495fd92ddfa1f34f2b2144" id="r_aea6d9b18fc495fd92ddfa1f34f2b2144"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aea6d9b18fc495fd92ddfa1f34f2b2144">DMA_CH3_CTRL_TRIG_BSWAP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:aea6d9b18fc495fd92ddfa1f34f2b2144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a947f3e9180493a55672d79c4ea79d7b9" id="r_a947f3e9180493a55672d79c4ea79d7b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a947f3e9180493a55672d79c4ea79d7b9">DMA_CH3_CTRL_TRIG_BSWAP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a947f3e9180493a55672d79c4ea79d7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96c7bbed6068f86f2b04df94fd272e84" id="r_a96c7bbed6068f86f2b04df94fd272e84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a96c7bbed6068f86f2b04df94fd272e84">DMA_CH3_CTRL_TRIG_BUSY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a96c7bbed6068f86f2b04df94fd272e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d7dc14b949bfeaec750e20c83dd2342" id="r_a2d7dc14b949bfeaec750e20c83dd2342"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d7dc14b949bfeaec750e20c83dd2342">DMA_CH3_CTRL_TRIG_BUSY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a2d7dc14b949bfeaec750e20c83dd2342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad51c909b51f41296b031c7e220bd3a14" id="r_ad51c909b51f41296b031c7e220bd3a14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad51c909b51f41296b031c7e220bd3a14">DMA_CH3_CTRL_TRIG_BUSY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:ad51c909b51f41296b031c7e220bd3a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f279767217959b4c1c221dafc7da59" id="r_a84f279767217959b4c1c221dafc7da59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a84f279767217959b4c1c221dafc7da59">DMA_CH3_CTRL_TRIG_BUSY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a84f279767217959b4c1c221dafc7da59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7940f63c5bbdd03f43bcfe0c0ae0985" id="r_ac7940f63c5bbdd03f43bcfe0c0ae0985"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac7940f63c5bbdd03f43bcfe0c0ae0985">DMA_CH3_CTRL_TRIG_BUSY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac7940f63c5bbdd03f43bcfe0c0ae0985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba4b41716d21dc487522538c3cd69d40" id="r_aba4b41716d21dc487522538c3cd69d40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba4b41716d21dc487522538c3cd69d40">DMA_CH3_CTRL_TRIG_CHAIN_TO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aba4b41716d21dc487522538c3cd69d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68d88c0c54b0792da7e944341a0426df" id="r_a68d88c0c54b0792da7e944341a0426df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68d88c0c54b0792da7e944341a0426df">DMA_CH3_CTRL_TRIG_CHAIN_TO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td></tr>
<tr class="separator:a68d88c0c54b0792da7e944341a0426df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3366445280ebee471c11df053aceb13d" id="r_a3366445280ebee471c11df053aceb13d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3366445280ebee471c11df053aceb13d">DMA_CH3_CTRL_TRIG_CHAIN_TO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a3366445280ebee471c11df053aceb13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c958453e1112cb20627f8ab6dd89c29" id="r_a8c958453e1112cb20627f8ab6dd89c29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8c958453e1112cb20627f8ab6dd89c29">DMA_CH3_CTRL_TRIG_CHAIN_TO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a8c958453e1112cb20627f8ab6dd89c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4045144e7174ad75fa68b3bb20108457" id="r_a4045144e7174ad75fa68b3bb20108457"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4045144e7174ad75fa68b3bb20108457">DMA_CH3_CTRL_TRIG_CHAIN_TO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4045144e7174ad75fa68b3bb20108457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c290529ee338f3ac4cfce223b15472" id="r_a79c290529ee338f3ac4cfce223b15472"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a79c290529ee338f3ac4cfce223b15472">DMA_CH3_CTRL_TRIG_DATA_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a79c290529ee338f3ac4cfce223b15472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a868e69e3500f74270836a09f2253013f" id="r_a868e69e3500f74270836a09f2253013f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a868e69e3500f74270836a09f2253013f">DMA_CH3_CTRL_TRIG_DATA_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:a868e69e3500f74270836a09f2253013f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f91660c13432ea545802ed55a13354" id="r_ab3f91660c13432ea545802ed55a13354"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3f91660c13432ea545802ed55a13354">DMA_CH3_CTRL_TRIG_DATA_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ab3f91660c13432ea545802ed55a13354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a79b05cb3fb818a9157125ea22087dd" id="r_a4a79b05cb3fb818a9157125ea22087dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a79b05cb3fb818a9157125ea22087dd">DMA_CH3_CTRL_TRIG_DATA_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a4a79b05cb3fb818a9157125ea22087dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac85cfb173a037a008113f012d28147ce" id="r_ac85cfb173a037a008113f012d28147ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac85cfb173a037a008113f012d28147ce">DMA_CH3_CTRL_TRIG_DATA_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac85cfb173a037a008113f012d28147ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ddfe4d2809e1ee69524d2c370612766" id="r_a4ddfe4d2809e1ee69524d2c370612766"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ddfe4d2809e1ee69524d2c370612766">DMA_CH3_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4ddfe4d2809e1ee69524d2c370612766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89986bdd08c8c5e3de6f9b0cc0b11f40" id="r_a89986bdd08c8c5e3de6f9b0cc0b11f40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89986bdd08c8c5e3de6f9b0cc0b11f40">DMA_CH3_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a89986bdd08c8c5e3de6f9b0cc0b11f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc7b2e942993b5f2ab0875ef05376f58" id="r_afc7b2e942993b5f2ab0875ef05376f58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc7b2e942993b5f2ab0875ef05376f58">DMA_CH3_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:afc7b2e942993b5f2ab0875ef05376f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a786ba1df9889b4d891f445705fd8f050" id="r_a786ba1df9889b4d891f445705fd8f050"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a786ba1df9889b4d891f445705fd8f050">DMA_CH3_CTRL_TRIG_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a786ba1df9889b4d891f445705fd8f050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae5c7dd97b5124df4255653e14ecbb8" id="r_adae5c7dd97b5124df4255653e14ecbb8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adae5c7dd97b5124df4255653e14ecbb8">DMA_CH3_CTRL_TRIG_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:adae5c7dd97b5124df4255653e14ecbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d374a9f485bdcd648138bff6c60cabc" id="r_a4d374a9f485bdcd648138bff6c60cabc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4d374a9f485bdcd648138bff6c60cabc">DMA_CH3_CTRL_TRIG_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4d374a9f485bdcd648138bff6c60cabc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ee7f3ffa776de50fef41e58f51cd984" id="r_a2ee7f3ffa776de50fef41e58f51cd984"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ee7f3ffa776de50fef41e58f51cd984">DMA_CH3_CTRL_TRIG_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2ee7f3ffa776de50fef41e58f51cd984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dee928163ceb62ff4c66c5fdbc2923a" id="r_a4dee928163ceb62ff4c66c5fdbc2923a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4dee928163ceb62ff4c66c5fdbc2923a">DMA_CH3_CTRL_TRIG_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4dee928163ceb62ff4c66c5fdbc2923a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2d556932125fcc4662eeac2adc1e78c" id="r_ad2d556932125fcc4662eeac2adc1e78c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2d556932125fcc4662eeac2adc1e78c">DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad2d556932125fcc4662eeac2adc1e78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b80408a549b0a998543085538648e93" id="r_a8b80408a549b0a998543085538648e93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8b80408a549b0a998543085538648e93">DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a8b80408a549b0a998543085538648e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38f1c05302be4a223635a6d91678bf6f" id="r_a38f1c05302be4a223635a6d91678bf6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38f1c05302be4a223635a6d91678bf6f">DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a38f1c05302be4a223635a6d91678bf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a2a445fad573691c9af036dcb222762" id="r_a7a2a445fad573691c9af036dcb222762"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a2a445fad573691c9af036dcb222762">DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a7a2a445fad573691c9af036dcb222762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71a9d5ff7356d7e8746987ffc67e3d6d" id="r_a71a9d5ff7356d7e8746987ffc67e3d6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a71a9d5ff7356d7e8746987ffc67e3d6d">DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a71a9d5ff7356d7e8746987ffc67e3d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace62c935caca3397c7a125cc66a3cef9" id="r_ace62c935caca3397c7a125cc66a3cef9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace62c935caca3397c7a125cc66a3cef9">DMA_CH3_CTRL_TRIG_INCR_READ_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ace62c935caca3397c7a125cc66a3cef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1d9858629714de80a941b1e5e40d70" id="r_a5e1d9858629714de80a941b1e5e40d70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e1d9858629714de80a941b1e5e40d70">DMA_CH3_CTRL_TRIG_INCR_READ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a5e1d9858629714de80a941b1e5e40d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17db9e8c43b34aa636914e4dd1120a86" id="r_a17db9e8c43b34aa636914e4dd1120a86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a17db9e8c43b34aa636914e4dd1120a86">DMA_CH3_CTRL_TRIG_INCR_READ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a17db9e8c43b34aa636914e4dd1120a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413a0c649e24e6d485389b4e801453de" id="r_a413a0c649e24e6d485389b4e801453de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a413a0c649e24e6d485389b4e801453de">DMA_CH3_CTRL_TRIG_INCR_READ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a413a0c649e24e6d485389b4e801453de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1882b07e1ddfdc1955f96ccff2cd93fb" id="r_a1882b07e1ddfdc1955f96ccff2cd93fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1882b07e1ddfdc1955f96ccff2cd93fb">DMA_CH3_CTRL_TRIG_INCR_READ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1882b07e1ddfdc1955f96ccff2cd93fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80415a6257986bece6c22daa083d93c5" id="r_a80415a6257986bece6c22daa083d93c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a80415a6257986bece6c22daa083d93c5">DMA_CH3_CTRL_TRIG_INCR_WRITE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a80415a6257986bece6c22daa083d93c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa307713db872ce98183ae36bb60d37f9" id="r_aa307713db872ce98183ae36bb60d37f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa307713db872ce98183ae36bb60d37f9">DMA_CH3_CTRL_TRIG_INCR_WRITE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:aa307713db872ce98183ae36bb60d37f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a735769a0507d966d70a83000f63a13" id="r_a9a735769a0507d966d70a83000f63a13"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a735769a0507d966d70a83000f63a13">DMA_CH3_CTRL_TRIG_INCR_WRITE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a9a735769a0507d966d70a83000f63a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85c1ce45e0d527aa439dab313f03be71" id="r_a85c1ce45e0d527aa439dab313f03be71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85c1ce45e0d527aa439dab313f03be71">DMA_CH3_CTRL_TRIG_INCR_WRITE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a85c1ce45e0d527aa439dab313f03be71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae576af4cac54e8b8b587d2b1b365f05" id="r_aae576af4cac54e8b8b587d2b1b365f05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae576af4cac54e8b8b587d2b1b365f05">DMA_CH3_CTRL_TRIG_INCR_WRITE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aae576af4cac54e8b8b587d2b1b365f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad030195a33b1d85ba1d1e5e6bc5c6cb9" id="r_ad030195a33b1d85ba1d1e5e6bc5c6cb9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad030195a33b1d85ba1d1e5e6bc5c6cb9">DMA_CH3_CTRL_TRIG_IRQ_QUIET_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad030195a33b1d85ba1d1e5e6bc5c6cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1edb24091ce8d3e6879ae01f37821aa" id="r_aa1edb24091ce8d3e6879ae01f37821aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1edb24091ce8d3e6879ae01f37821aa">DMA_CH3_CTRL_TRIG_IRQ_QUIET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:aa1edb24091ce8d3e6879ae01f37821aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af564fc8ba8ec1782a5ff3d46d31c5dca" id="r_af564fc8ba8ec1782a5ff3d46d31c5dca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af564fc8ba8ec1782a5ff3d46d31c5dca">DMA_CH3_CTRL_TRIG_IRQ_QUIET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:af564fc8ba8ec1782a5ff3d46d31c5dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7604ac30dc88d8553321405cb3a73f4" id="r_ad7604ac30dc88d8553321405cb3a73f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7604ac30dc88d8553321405cb3a73f4">DMA_CH3_CTRL_TRIG_IRQ_QUIET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:ad7604ac30dc88d8553321405cb3a73f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc47ff726653814cc9f039c5042efb6a" id="r_afc47ff726653814cc9f039c5042efb6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc47ff726653814cc9f039c5042efb6a">DMA_CH3_CTRL_TRIG_IRQ_QUIET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afc47ff726653814cc9f039c5042efb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaacdf67d0d166e86079e67d966ca20f" id="r_aeaacdf67d0d166e86079e67d966ca20f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeaacdf67d0d166e86079e67d966ca20f">DMA_CH3_CTRL_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000cc)</td></tr>
<tr class="separator:aeaacdf67d0d166e86079e67d966ca20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc7c42d14c6bca58dc42ea1bcb62764a" id="r_adc7c42d14c6bca58dc42ea1bcb62764a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adc7c42d14c6bca58dc42ea1bcb62764a">DMA_CH3_CTRL_TRIG_READ_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:adc7c42d14c6bca58dc42ea1bcb62764a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3313332d90490a69a136ae3e49ff0ec5" id="r_a3313332d90490a69a136ae3e49ff0ec5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3313332d90490a69a136ae3e49ff0ec5">DMA_CH3_CTRL_TRIG_READ_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:a3313332d90490a69a136ae3e49ff0ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24fc7f6be0569c2f5af4601c8c455cae" id="r_a24fc7f6be0569c2f5af4601c8c455cae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24fc7f6be0569c2f5af4601c8c455cae">DMA_CH3_CTRL_TRIG_READ_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a24fc7f6be0569c2f5af4601c8c455cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a238472aaea15ac70c41de6433652065f" id="r_a238472aaea15ac70c41de6433652065f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a238472aaea15ac70c41de6433652065f">DMA_CH3_CTRL_TRIG_READ_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a238472aaea15ac70c41de6433652065f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4a403d1fe98bbe040ce9c81b675d369" id="r_ad4a403d1fe98bbe040ce9c81b675d369"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad4a403d1fe98bbe040ce9c81b675d369">DMA_CH3_CTRL_TRIG_READ_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad4a403d1fe98bbe040ce9c81b675d369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a78a4f40d1815982750e5daf005f5a" id="r_a73a78a4f40d1815982750e5daf005f5a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a73a78a4f40d1815982750e5daf005f5a">DMA_CH3_CTRL_TRIG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a73a78a4f40d1815982750e5daf005f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae92fb542fec40893caf79e82171d920f" id="r_ae92fb542fec40893caf79e82171d920f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae92fb542fec40893caf79e82171d920f">DMA_CH3_CTRL_TRIG_RING_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae92fb542fec40893caf79e82171d920f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2600f4abb8653a82f20152adb97d1f6c" id="r_a2600f4abb8653a82f20152adb97d1f6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2600f4abb8653a82f20152adb97d1f6c">DMA_CH3_CTRL_TRIG_RING_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a2600f4abb8653a82f20152adb97d1f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf1f5e81ffe98a872cb1d5f4c258f8e2" id="r_adf1f5e81ffe98a872cb1d5f4c258f8e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf1f5e81ffe98a872cb1d5f4c258f8e2">DMA_CH3_CTRL_TRIG_RING_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:adf1f5e81ffe98a872cb1d5f4c258f8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ae05a31687f47946da559d0198b117" id="r_a44ae05a31687f47946da559d0198b117"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44ae05a31687f47946da559d0198b117">DMA_CH3_CTRL_TRIG_RING_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a44ae05a31687f47946da559d0198b117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7dbcd0656537be5b20d7b0b250c4d83" id="r_aa7dbcd0656537be5b20d7b0b250c4d83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7dbcd0656537be5b20d7b0b250c4d83">DMA_CH3_CTRL_TRIG_RING_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa7dbcd0656537be5b20d7b0b250c4d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0548a0b3a779694f2ece51a672d46cea" id="r_a0548a0b3a779694f2ece51a672d46cea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0548a0b3a779694f2ece51a672d46cea">DMA_CH3_CTRL_TRIG_RING_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0548a0b3a779694f2ece51a672d46cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85cf06b4bada317a96df79f390462d6" id="r_ad85cf06b4bada317a96df79f390462d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad85cf06b4bada317a96df79f390462d6">DMA_CH3_CTRL_TRIG_RING_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td></tr>
<tr class="separator:ad85cf06b4bada317a96df79f390462d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa377c1e2fade2051ebd0f20100b17776" id="r_aa377c1e2fade2051ebd0f20100b17776"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa377c1e2fade2051ebd0f20100b17776">DMA_CH3_CTRL_TRIG_RING_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aa377c1e2fade2051ebd0f20100b17776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b93b1c561e89ad4d292c0d83997b47" id="r_ab8b93b1c561e89ad4d292c0d83997b47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8b93b1c561e89ad4d292c0d83997b47">DMA_CH3_CTRL_TRIG_RING_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ab8b93b1c561e89ad4d292c0d83997b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7026b4d8157f324d16fd6311d832a41c" id="r_a7026b4d8157f324d16fd6311d832a41c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7026b4d8157f324d16fd6311d832a41c">DMA_CH3_CTRL_TRIG_RING_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7026b4d8157f324d16fd6311d832a41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74c930f9b8baee02f2bd613ad888eccb" id="r_a74c930f9b8baee02f2bd613ad888eccb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74c930f9b8baee02f2bd613ad888eccb">DMA_CH3_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a74c930f9b8baee02f2bd613ad888eccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af23a435669f0d28fa669c5a0cdc96cc5" id="r_af23a435669f0d28fa669c5a0cdc96cc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af23a435669f0d28fa669c5a0cdc96cc5">DMA_CH3_CTRL_TRIG_SNIFF_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af23a435669f0d28fa669c5a0cdc96cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae29bfa224ddaaa3986d9235a2cf2006f" id="r_ae29bfa224ddaaa3986d9235a2cf2006f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae29bfa224ddaaa3986d9235a2cf2006f">DMA_CH3_CTRL_TRIG_SNIFF_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:ae29bfa224ddaaa3986d9235a2cf2006f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27023cb0135691cf45dbdfee6493fb17" id="r_a27023cb0135691cf45dbdfee6493fb17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27023cb0135691cf45dbdfee6493fb17">DMA_CH3_CTRL_TRIG_SNIFF_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a27023cb0135691cf45dbdfee6493fb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5aeec505bb3f84e902969789c3be75a" id="r_ab5aeec505bb3f84e902969789c3be75a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab5aeec505bb3f84e902969789c3be75a">DMA_CH3_CTRL_TRIG_SNIFF_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:ab5aeec505bb3f84e902969789c3be75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e41c865b4d28e4942d7fc6e991cd613" id="r_a3e41c865b4d28e4942d7fc6e991cd613"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3e41c865b4d28e4942d7fc6e991cd613">DMA_CH3_CTRL_TRIG_SNIFF_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3e41c865b4d28e4942d7fc6e991cd613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2377651aa2f2b1be73e2645bf3b9bf89" id="r_a2377651aa2f2b1be73e2645bf3b9bf89"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2377651aa2f2b1be73e2645bf3b9bf89">DMA_CH3_CTRL_TRIG_TREQ_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2377651aa2f2b1be73e2645bf3b9bf89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7b8ee6b8f6c5d2a048e220c9cbecc3c" id="r_ac7b8ee6b8f6c5d2a048e220c9cbecc3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac7b8ee6b8f6c5d2a048e220c9cbecc3c">DMA_CH3_CTRL_TRIG_TREQ_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td></tr>
<tr class="separator:ac7b8ee6b8f6c5d2a048e220c9cbecc3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a655774605afc5cb529f3004d993204e1" id="r_a655774605afc5cb529f3004d993204e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a655774605afc5cb529f3004d993204e1">DMA_CH3_CTRL_TRIG_TREQ_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a655774605afc5cb529f3004d993204e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf96125751009bd5fa7cf5cd91c9bc16" id="r_acf96125751009bd5fa7cf5cd91c9bc16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf96125751009bd5fa7cf5cd91c9bc16">DMA_CH3_CTRL_TRIG_TREQ_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:acf96125751009bd5fa7cf5cd91c9bc16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc6d528cacd22fb50325dee55e6f4de8" id="r_afc6d528cacd22fb50325dee55e6f4de8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc6d528cacd22fb50325dee55e6f4de8">DMA_CH3_CTRL_TRIG_TREQ_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:afc6d528cacd22fb50325dee55e6f4de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8d0de4978cd2c8ef6790b2310e23779" id="r_ab8d0de4978cd2c8ef6790b2310e23779"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8d0de4978cd2c8ef6790b2310e23779">DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td></tr>
<tr class="separator:ab8d0de4978cd2c8ef6790b2310e23779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dce206059f6892e127e4dfa538072f4" id="r_a2dce206059f6892e127e4dfa538072f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2dce206059f6892e127e4dfa538072f4">DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td></tr>
<tr class="separator:a2dce206059f6892e127e4dfa538072f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f2d5ad318ea056b5c7d7cfb26c03c7" id="r_ab5f2d5ad318ea056b5c7d7cfb26c03c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab5f2d5ad318ea056b5c7d7cfb26c03c7">DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td></tr>
<tr class="separator:ab5f2d5ad318ea056b5c7d7cfb26c03c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef7b85b096365601f889142367b77ee4" id="r_aef7b85b096365601f889142367b77ee4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aef7b85b096365601f889142367b77ee4">DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td></tr>
<tr class="separator:aef7b85b096365601f889142367b77ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0678aed5d5bb82d0860a119a0fa67171" id="r_a0678aed5d5bb82d0860a119a0fa67171"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0678aed5d5bb82d0860a119a0fa67171">DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td></tr>
<tr class="separator:a0678aed5d5bb82d0860a119a0fa67171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fe60ce840de7abf1bc9e44c8bfc226" id="r_a57fe60ce840de7abf1bc9e44c8bfc226"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a57fe60ce840de7abf1bc9e44c8bfc226">DMA_CH3_CTRL_TRIG_WRITE_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a57fe60ce840de7abf1bc9e44c8bfc226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2501b3d9301d8736e9be07cbbb8d3a05" id="r_a2501b3d9301d8736e9be07cbbb8d3a05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2501b3d9301d8736e9be07cbbb8d3a05">DMA_CH3_CTRL_TRIG_WRITE_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:a2501b3d9301d8736e9be07cbbb8d3a05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ceeb6175984df68cf8e77a5fe6016c" id="r_ab5ceeb6175984df68cf8e77a5fe6016c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab5ceeb6175984df68cf8e77a5fe6016c">DMA_CH3_CTRL_TRIG_WRITE_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:ab5ceeb6175984df68cf8e77a5fe6016c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d4c414ef920291f56ad64d5a2d26bc" id="r_a72d4c414ef920291f56ad64d5a2d26bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72d4c414ef920291f56ad64d5a2d26bc">DMA_CH3_CTRL_TRIG_WRITE_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a72d4c414ef920291f56ad64d5a2d26bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b374941700552ed8ae07153748457b6" id="r_a2b374941700552ed8ae07153748457b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b374941700552ed8ae07153748457b6">DMA_CH3_CTRL_TRIG_WRITE_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2b374941700552ed8ae07153748457b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad7f2db14f4f40c0679cc2c5d21a46a" id="r_afad7f2db14f4f40c0679cc2c5d21a46a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afad7f2db14f4f40c0679cc2c5d21a46a">DMA_CH3_DBG_CTDREQ_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:afad7f2db14f4f40c0679cc2c5d21a46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68a8407fdea784507049a9070d4ced1" id="r_ad68a8407fdea784507049a9070d4ced1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad68a8407fdea784507049a9070d4ced1">DMA_CH3_DBG_CTDREQ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td></tr>
<tr class="separator:ad68a8407fdea784507049a9070d4ced1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c21e1e6763ac633f29cf7775ec1930c" id="r_a4c21e1e6763ac633f29cf7775ec1930c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c21e1e6763ac633f29cf7775ec1930c">DMA_CH3_DBG_CTDREQ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4c21e1e6763ac633f29cf7775ec1930c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaca777b6cb7eeb751a2ac002fa5fca7" id="r_aeaca777b6cb7eeb751a2ac002fa5fca7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeaca777b6cb7eeb751a2ac002fa5fca7">DMA_CH3_DBG_CTDREQ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:aeaca777b6cb7eeb751a2ac002fa5fca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c0b23b898b903fb9870e68e588b9ad" id="r_a58c0b23b898b903fb9870e68e588b9ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a58c0b23b898b903fb9870e68e588b9ad">DMA_CH3_DBG_CTDREQ_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000008c0)</td></tr>
<tr class="separator:a58c0b23b898b903fb9870e68e588b9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d813606e7b16646480d16a7e59a260d" id="r_a5d813606e7b16646480d16a7e59a260d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d813606e7b16646480d16a7e59a260d">DMA_CH3_DBG_CTDREQ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a5d813606e7b16646480d16a7e59a260d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ef775ed7d4f1946c2f93a6d86c7c6dc" id="r_a4ef775ed7d4f1946c2f93a6d86c7c6dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ef775ed7d4f1946c2f93a6d86c7c6dc">DMA_CH3_DBG_TCR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4ef775ed7d4f1946c2f93a6d86c7c6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a454aa30ad59eaaef9d834c421a9bd9" id="r_a1a454aa30ad59eaaef9d834c421a9bd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1a454aa30ad59eaaef9d834c421a9bd9">DMA_CH3_DBG_TCR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a1a454aa30ad59eaaef9d834c421a9bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60383d11686cf3e0e9c32dc62aa394aa" id="r_a60383d11686cf3e0e9c32dc62aa394aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60383d11686cf3e0e9c32dc62aa394aa">DMA_CH3_DBG_TCR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a60383d11686cf3e0e9c32dc62aa394aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7787030e5ac0b790ee16da4e5b4458e" id="r_af7787030e5ac0b790ee16da4e5b4458e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af7787030e5ac0b790ee16da4e5b4458e">DMA_CH3_DBG_TCR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:af7787030e5ac0b790ee16da4e5b4458e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac35b7a8f717ea7099e808ce9b1f06b15" id="r_ac35b7a8f717ea7099e808ce9b1f06b15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac35b7a8f717ea7099e808ce9b1f06b15">DMA_CH3_DBG_TCR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000008c4)</td></tr>
<tr class="separator:ac35b7a8f717ea7099e808ce9b1f06b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc26ce8ecf6a81673f079fb96e016010" id="r_acc26ce8ecf6a81673f079fb96e016010"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc26ce8ecf6a81673f079fb96e016010">DMA_CH3_DBG_TCR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:acc26ce8ecf6a81673f079fb96e016010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e90237f708d3591bc6b1dfb77ca4fc3" id="r_a1e90237f708d3591bc6b1dfb77ca4fc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1e90237f708d3591bc6b1dfb77ca4fc3">DMA_CH3_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1e90237f708d3591bc6b1dfb77ca4fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ef3152437f8ed5c8ec5d891f7d7a16f" id="r_a4ef3152437f8ed5c8ec5d891f7d7a16f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ef3152437f8ed5c8ec5d891f7d7a16f">DMA_CH3_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a4ef3152437f8ed5c8ec5d891f7d7a16f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f9074842f948eca29a2a8ceccc115f" id="r_a46f9074842f948eca29a2a8ceccc115f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46f9074842f948eca29a2a8ceccc115f">DMA_CH3_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a46f9074842f948eca29a2a8ceccc115f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c98967c56036c44de1b874443e4b79a" id="r_a0c98967c56036c44de1b874443e4b79a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c98967c56036c44de1b874443e4b79a">DMA_CH3_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a0c98967c56036c44de1b874443e4b79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a940a3f773de8d5eb9590560ddc8e1691" id="r_a940a3f773de8d5eb9590560ddc8e1691"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a940a3f773de8d5eb9590560ddc8e1691">DMA_CH3_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c0)</td></tr>
<tr class="separator:a940a3f773de8d5eb9590560ddc8e1691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aa2d4e7badff20d0cb02641849acccc" id="r_a8aa2d4e7badff20d0cb02641849acccc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8aa2d4e7badff20d0cb02641849acccc">DMA_CH3_READ_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a8aa2d4e7badff20d0cb02641849acccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb479f35f1c260713a3753a7049cd06" id="r_a4eb479f35f1c260713a3753a7049cd06"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4eb479f35f1c260713a3753a7049cd06">DMA_CH3_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4eb479f35f1c260713a3753a7049cd06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab7948c59d4c13cf644dee66de5ee15" id="r_afab7948c59d4c13cf644dee66de5ee15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afab7948c59d4c13cf644dee66de5ee15">DMA_CH3_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:afab7948c59d4c13cf644dee66de5ee15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a95b8eea73b48353f9936ccd5b1f559" id="r_a4a95b8eea73b48353f9936ccd5b1f559"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a95b8eea73b48353f9936ccd5b1f559">DMA_CH3_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4a95b8eea73b48353f9936ccd5b1f559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fe29d374327a69920c19fbb5b062ce7" id="r_a1fe29d374327a69920c19fbb5b062ce7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1fe29d374327a69920c19fbb5b062ce7">DMA_CH3_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a1fe29d374327a69920c19fbb5b062ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c178fbf8653fd8f2de3c188e636e94d" id="r_a5c178fbf8653fd8f2de3c188e636e94d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5c178fbf8653fd8f2de3c188e636e94d">DMA_CH3_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c8)</td></tr>
<tr class="separator:a5c178fbf8653fd8f2de3c188e636e94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad06f7efc06b6e7a0bf5d6542bbffbe88" id="r_ad06f7efc06b6e7a0bf5d6542bbffbe88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad06f7efc06b6e7a0bf5d6542bbffbe88">DMA_CH3_TRANS_COUNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ad06f7efc06b6e7a0bf5d6542bbffbe88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59a732079745ade4a02fca1676bcf0ee" id="r_a59a732079745ade4a02fca1676bcf0ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59a732079745ade4a02fca1676bcf0ee">DMA_CH3_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a59a732079745ade4a02fca1676bcf0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe6fddda9c10218086c172aeffb00f0" id="r_affe6fddda9c10218086c172aeffb00f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#affe6fddda9c10218086c172aeffb00f0">DMA_CH3_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:affe6fddda9c10218086c172aeffb00f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ad49d203f4f5c98c3cf66e65870e51a" id="r_a3ad49d203f4f5c98c3cf66e65870e51a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ad49d203f4f5c98c3cf66e65870e51a">DMA_CH3_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3ad49d203f4f5c98c3cf66e65870e51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468aaf540c75a07bcc156ab62bd6381a" id="r_a468aaf540c75a07bcc156ab62bd6381a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a468aaf540c75a07bcc156ab62bd6381a">DMA_CH3_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a468aaf540c75a07bcc156ab62bd6381a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9940d49744ba60824c920108d1e13fb" id="r_ac9940d49744ba60824c920108d1e13fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9940d49744ba60824c920108d1e13fb">DMA_CH3_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c4)</td></tr>
<tr class="separator:ac9940d49744ba60824c920108d1e13fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0feb7803f6732801a8600fb1cef1b87" id="r_ac0feb7803f6732801a8600fb1cef1b87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac0feb7803f6732801a8600fb1cef1b87">DMA_CH3_WRITE_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ac0feb7803f6732801a8600fb1cef1b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95e60d0f90445f237d178d94e1d5707" id="r_ad95e60d0f90445f237d178d94e1d5707"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad95e60d0f90445f237d178d94e1d5707">DMA_CH4_AL1_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad95e60d0f90445f237d178d94e1d5707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af8b0ccf1767b1ef00cd4413a3ecadd" id="r_a7af8b0ccf1767b1ef00cd4413a3ecadd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7af8b0ccf1767b1ef00cd4413a3ecadd">DMA_CH4_AL1_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a7af8b0ccf1767b1ef00cd4413a3ecadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf2c06e46b352adab7682714defeaa0c" id="r_acf2c06e46b352adab7682714defeaa0c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf2c06e46b352adab7682714defeaa0c">DMA_CH4_AL1_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acf2c06e46b352adab7682714defeaa0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd14b9ab687b4e00f9e2ef2c1778e993" id="r_abd14b9ab687b4e00f9e2ef2c1778e993"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd14b9ab687b4e00f9e2ef2c1778e993">DMA_CH4_AL1_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:abd14b9ab687b4e00f9e2ef2c1778e993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b261ad038fdc47b5576f9a276c95457" id="r_a5b261ad038fdc47b5576f9a276c95457"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b261ad038fdc47b5576f9a276c95457">DMA_CH4_AL1_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000110)</td></tr>
<tr class="separator:a5b261ad038fdc47b5576f9a276c95457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af11da326d88a978d24bc437954aef6fd" id="r_af11da326d88a978d24bc437954aef6fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af11da326d88a978d24bc437954aef6fd">DMA_CH4_AL1_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:af11da326d88a978d24bc437954aef6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c3636c9619a8d0efb4bbebff740c66" id="r_a55c3636c9619a8d0efb4bbebff740c66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55c3636c9619a8d0efb4bbebff740c66">DMA_CH4_AL1_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a55c3636c9619a8d0efb4bbebff740c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26197acdc964a5126c13b10ded2961f" id="r_ae26197acdc964a5126c13b10ded2961f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae26197acdc964a5126c13b10ded2961f">DMA_CH4_AL1_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ae26197acdc964a5126c13b10ded2961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e2b253392731e2a49f5be2c9835a761" id="r_a2e2b253392731e2a49f5be2c9835a761"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e2b253392731e2a49f5be2c9835a761">DMA_CH4_AL1_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2e2b253392731e2a49f5be2c9835a761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67079d05dd3a6049dd0237ecf7860162" id="r_a67079d05dd3a6049dd0237ecf7860162"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67079d05dd3a6049dd0237ecf7860162">DMA_CH4_AL1_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a67079d05dd3a6049dd0237ecf7860162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae544e091343ae9e63fadbe4964a41856" id="r_ae544e091343ae9e63fadbe4964a41856"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae544e091343ae9e63fadbe4964a41856">DMA_CH4_AL1_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000114)</td></tr>
<tr class="separator:ae544e091343ae9e63fadbe4964a41856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dbca4f78387eb1f152f24cab3f78656" id="r_a0dbca4f78387eb1f152f24cab3f78656"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0dbca4f78387eb1f152f24cab3f78656">DMA_CH4_AL1_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a0dbca4f78387eb1f152f24cab3f78656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa30780c2fc53a142d158a2c9442ac5d7" id="r_aa30780c2fc53a142d158a2c9442ac5d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa30780c2fc53a142d158a2c9442ac5d7">DMA_CH4_AL1_TRANS_COUNT_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa30780c2fc53a142d158a2c9442ac5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72404bee135ea5f53262f0d656544123" id="r_a72404bee135ea5f53262f0d656544123"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72404bee135ea5f53262f0d656544123">DMA_CH4_AL1_TRANS_COUNT_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a72404bee135ea5f53262f0d656544123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdca4bf9fa15856259222bbd296de39a" id="r_afdca4bf9fa15856259222bbd296de39a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afdca4bf9fa15856259222bbd296de39a">DMA_CH4_AL1_TRANS_COUNT_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:afdca4bf9fa15856259222bbd296de39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4a99614829b7efb0296d5688e05eb0f" id="r_ac4a99614829b7efb0296d5688e05eb0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4a99614829b7efb0296d5688e05eb0f">DMA_CH4_AL1_TRANS_COUNT_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ac4a99614829b7efb0296d5688e05eb0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f2664bd4972f71f92b17c78d3f17878" id="r_a4f2664bd4972f71f92b17c78d3f17878"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4f2664bd4972f71f92b17c78d3f17878">DMA_CH4_AL1_TRANS_COUNT_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000011c)</td></tr>
<tr class="separator:a4f2664bd4972f71f92b17c78d3f17878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99874fe3a171f78ebf5035324740f828" id="r_a99874fe3a171f78ebf5035324740f828"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a99874fe3a171f78ebf5035324740f828">DMA_CH4_AL1_TRANS_COUNT_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a99874fe3a171f78ebf5035324740f828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa167d4873e4d0c717f6425123f76cb12" id="r_aa167d4873e4d0c717f6425123f76cb12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa167d4873e4d0c717f6425123f76cb12">DMA_CH4_AL1_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa167d4873e4d0c717f6425123f76cb12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a2ec220008596bec6384bdbe35bb73" id="r_ad6a2ec220008596bec6384bdbe35bb73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6a2ec220008596bec6384bdbe35bb73">DMA_CH4_AL1_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ad6a2ec220008596bec6384bdbe35bb73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba56aceee283955b790b5821873b282e" id="r_aba56aceee283955b790b5821873b282e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba56aceee283955b790b5821873b282e">DMA_CH4_AL1_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aba56aceee283955b790b5821873b282e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68140d25c3dad0ca54828f14fa59b12a" id="r_a68140d25c3dad0ca54828f14fa59b12a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68140d25c3dad0ca54828f14fa59b12a">DMA_CH4_AL1_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a68140d25c3dad0ca54828f14fa59b12a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1697395474e5b39025e40412516da99c" id="r_a1697395474e5b39025e40412516da99c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1697395474e5b39025e40412516da99c">DMA_CH4_AL1_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000118)</td></tr>
<tr class="separator:a1697395474e5b39025e40412516da99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a8847c61174f354ffecf98cfac87582" id="r_a8a8847c61174f354ffecf98cfac87582"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8a8847c61174f354ffecf98cfac87582">DMA_CH4_AL1_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a8a8847c61174f354ffecf98cfac87582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec696cc56ce48b0c9427d5aea396b22" id="r_adec696cc56ce48b0c9427d5aea396b22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adec696cc56ce48b0c9427d5aea396b22">DMA_CH4_AL2_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adec696cc56ce48b0c9427d5aea396b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab483a9e782b850eb3d2e33fa84276817" id="r_ab483a9e782b850eb3d2e33fa84276817"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab483a9e782b850eb3d2e33fa84276817">DMA_CH4_AL2_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ab483a9e782b850eb3d2e33fa84276817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1095953b0173e707259a92280372930a" id="r_a1095953b0173e707259a92280372930a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1095953b0173e707259a92280372930a">DMA_CH4_AL2_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1095953b0173e707259a92280372930a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b52c7de64c268fa2668815c1a98626" id="r_aa5b52c7de64c268fa2668815c1a98626"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5b52c7de64c268fa2668815c1a98626">DMA_CH4_AL2_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aa5b52c7de64c268fa2668815c1a98626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d4c4b64f038ddf71c06251b0ffd1bb5" id="r_a0d4c4b64f038ddf71c06251b0ffd1bb5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d4c4b64f038ddf71c06251b0ffd1bb5">DMA_CH4_AL2_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000120)</td></tr>
<tr class="separator:a0d4c4b64f038ddf71c06251b0ffd1bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa09b3445d7cb42f327d45b9d41e36081" id="r_aa09b3445d7cb42f327d45b9d41e36081"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa09b3445d7cb42f327d45b9d41e36081">DMA_CH4_AL2_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:aa09b3445d7cb42f327d45b9d41e36081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1014b436f2e8133816de17da1bf9abb8" id="r_a1014b436f2e8133816de17da1bf9abb8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1014b436f2e8133816de17da1bf9abb8">DMA_CH4_AL2_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1014b436f2e8133816de17da1bf9abb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc4aa08d82d5cb0ea915a9dd4193581a" id="r_afc4aa08d82d5cb0ea915a9dd4193581a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc4aa08d82d5cb0ea915a9dd4193581a">DMA_CH4_AL2_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:afc4aa08d82d5cb0ea915a9dd4193581a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15b30f027df6451901ac8f5538ec1d3" id="r_af15b30f027df6451901ac8f5538ec1d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af15b30f027df6451901ac8f5538ec1d3">DMA_CH4_AL2_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af15b30f027df6451901ac8f5538ec1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ed6db72d862409c73e153c21ff9f654" id="r_a9ed6db72d862409c73e153c21ff9f654"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ed6db72d862409c73e153c21ff9f654">DMA_CH4_AL2_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a9ed6db72d862409c73e153c21ff9f654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab165d825d9893d9f44c5347fc3c4bb6a" id="r_ab165d825d9893d9f44c5347fc3c4bb6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab165d825d9893d9f44c5347fc3c4bb6a">DMA_CH4_AL2_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000128)</td></tr>
<tr class="separator:ab165d825d9893d9f44c5347fc3c4bb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a587ee7579d8b0892d27deb69c1c703b8" id="r_a587ee7579d8b0892d27deb69c1c703b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a587ee7579d8b0892d27deb69c1c703b8">DMA_CH4_AL2_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a587ee7579d8b0892d27deb69c1c703b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa634cce40654d2f862e1645145d548" id="r_a5fa634cce40654d2f862e1645145d548"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5fa634cce40654d2f862e1645145d548">DMA_CH4_AL2_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5fa634cce40654d2f862e1645145d548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e525e648ebd2fa1d26fe7256057c1f9" id="r_a6e525e648ebd2fa1d26fe7256057c1f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e525e648ebd2fa1d26fe7256057c1f9">DMA_CH4_AL2_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a6e525e648ebd2fa1d26fe7256057c1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a449e2f10fc9a330c736a11e943abd3c0" id="r_a449e2f10fc9a330c736a11e943abd3c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a449e2f10fc9a330c736a11e943abd3c0">DMA_CH4_AL2_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a449e2f10fc9a330c736a11e943abd3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad9fe78884a29eaa008592d3f75f3a5" id="r_a2ad9fe78884a29eaa008592d3f75f3a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ad9fe78884a29eaa008592d3f75f3a5">DMA_CH4_AL2_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a2ad9fe78884a29eaa008592d3f75f3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c75aa4144de61c4d9699dbdcc12e6c3" id="r_a4c75aa4144de61c4d9699dbdcc12e6c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c75aa4144de61c4d9699dbdcc12e6c3">DMA_CH4_AL2_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000124)</td></tr>
<tr class="separator:a4c75aa4144de61c4d9699dbdcc12e6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4644f1b932ef55c9e7f25aa07bc3733d" id="r_a4644f1b932ef55c9e7f25aa07bc3733d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4644f1b932ef55c9e7f25aa07bc3733d">DMA_CH4_AL2_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a4644f1b932ef55c9e7f25aa07bc3733d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aec03a2fd60ccadc104ff28ec588d81" id="r_a7aec03a2fd60ccadc104ff28ec588d81"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7aec03a2fd60ccadc104ff28ec588d81">DMA_CH4_AL2_WRITE_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7aec03a2fd60ccadc104ff28ec588d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a141d305a8a65b9f099208abc9ec58fdb" id="r_a141d305a8a65b9f099208abc9ec58fdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a141d305a8a65b9f099208abc9ec58fdb">DMA_CH4_AL2_WRITE_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a141d305a8a65b9f099208abc9ec58fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c9e569f435cdadfd8646c79219fd996" id="r_a6c9e569f435cdadfd8646c79219fd996"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c9e569f435cdadfd8646c79219fd996">DMA_CH4_AL2_WRITE_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6c9e569f435cdadfd8646c79219fd996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a93af31fc41ebdf9a3a5317ab26e615" id="r_a6a93af31fc41ebdf9a3a5317ab26e615"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a93af31fc41ebdf9a3a5317ab26e615">DMA_CH4_AL2_WRITE_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a6a93af31fc41ebdf9a3a5317ab26e615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e4530ffe67e989b6af094194127719" id="r_ae7e4530ffe67e989b6af094194127719"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7e4530ffe67e989b6af094194127719">DMA_CH4_AL2_WRITE_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000012c)</td></tr>
<tr class="separator:ae7e4530ffe67e989b6af094194127719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26bca1d97210a8242158406ca8feaeb3" id="r_a26bca1d97210a8242158406ca8feaeb3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a26bca1d97210a8242158406ca8feaeb3">DMA_CH4_AL2_WRITE_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a26bca1d97210a8242158406ca8feaeb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83e1966e1fdc295def7785192d3b69c9" id="r_a83e1966e1fdc295def7785192d3b69c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a83e1966e1fdc295def7785192d3b69c9">DMA_CH4_AL3_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a83e1966e1fdc295def7785192d3b69c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d7da425b879ad921bba3cfa0e94eff9" id="r_a9d7da425b879ad921bba3cfa0e94eff9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d7da425b879ad921bba3cfa0e94eff9">DMA_CH4_AL3_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a9d7da425b879ad921bba3cfa0e94eff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0205e4b1086bc000ab2ed7da5c5ba62e" id="r_a0205e4b1086bc000ab2ed7da5c5ba62e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0205e4b1086bc000ab2ed7da5c5ba62e">DMA_CH4_AL3_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0205e4b1086bc000ab2ed7da5c5ba62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a469b8d601ec1823a6548627b955f18ca" id="r_a469b8d601ec1823a6548627b955f18ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a469b8d601ec1823a6548627b955f18ca">DMA_CH4_AL3_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a469b8d601ec1823a6548627b955f18ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86b66727687c1e213e7582816fccd69" id="r_af86b66727687c1e213e7582816fccd69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af86b66727687c1e213e7582816fccd69">DMA_CH4_AL3_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000130)</td></tr>
<tr class="separator:af86b66727687c1e213e7582816fccd69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf222a0d9067c5e5f003ee8d615049b2" id="r_adf222a0d9067c5e5f003ee8d615049b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf222a0d9067c5e5f003ee8d615049b2">DMA_CH4_AL3_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:adf222a0d9067c5e5f003ee8d615049b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8286cab47cdb19ce4d19931fe44f1d98" id="r_a8286cab47cdb19ce4d19931fe44f1d98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8286cab47cdb19ce4d19931fe44f1d98">DMA_CH4_AL3_READ_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8286cab47cdb19ce4d19931fe44f1d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77099c8e3266347af492b1326f00df81" id="r_a77099c8e3266347af492b1326f00df81"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77099c8e3266347af492b1326f00df81">DMA_CH4_AL3_READ_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a77099c8e3266347af492b1326f00df81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71d184c30d6b35b29ca4a65f692cd7af" id="r_a71d184c30d6b35b29ca4a65f692cd7af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a71d184c30d6b35b29ca4a65f692cd7af">DMA_CH4_AL3_READ_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a71d184c30d6b35b29ca4a65f692cd7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf9949fcc2495ef2cc5b5960e831ca37" id="r_acf9949fcc2495ef2cc5b5960e831ca37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf9949fcc2495ef2cc5b5960e831ca37">DMA_CH4_AL3_READ_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:acf9949fcc2495ef2cc5b5960e831ca37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7745f9d9c03522913a3bd22df8c13089" id="r_a7745f9d9c03522913a3bd22df8c13089"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7745f9d9c03522913a3bd22df8c13089">DMA_CH4_AL3_READ_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000013c)</td></tr>
<tr class="separator:a7745f9d9c03522913a3bd22df8c13089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a163da3af0719a5ef30ef3779353f528e" id="r_a163da3af0719a5ef30ef3779353f528e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a163da3af0719a5ef30ef3779353f528e">DMA_CH4_AL3_READ_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a163da3af0719a5ef30ef3779353f528e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9268679c48e768006db62fe617ea5048" id="r_a9268679c48e768006db62fe617ea5048"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9268679c48e768006db62fe617ea5048">DMA_CH4_AL3_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9268679c48e768006db62fe617ea5048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7644905d6f7b787b5228001af380a605" id="r_a7644905d6f7b787b5228001af380a605"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7644905d6f7b787b5228001af380a605">DMA_CH4_AL3_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a7644905d6f7b787b5228001af380a605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd6b0388cf9459dbb9769af2e8b6e9a4" id="r_abd6b0388cf9459dbb9769af2e8b6e9a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd6b0388cf9459dbb9769af2e8b6e9a4">DMA_CH4_AL3_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:abd6b0388cf9459dbb9769af2e8b6e9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87f5d74e437fd4a2d8095961a57336c1" id="r_a87f5d74e437fd4a2d8095961a57336c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87f5d74e437fd4a2d8095961a57336c1">DMA_CH4_AL3_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a87f5d74e437fd4a2d8095961a57336c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbda28ef35ca7485ff8898a4852c3c43" id="r_afbda28ef35ca7485ff8898a4852c3c43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbda28ef35ca7485ff8898a4852c3c43">DMA_CH4_AL3_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000138)</td></tr>
<tr class="separator:afbda28ef35ca7485ff8898a4852c3c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf909cc85090e1a572cf3328f8e98469" id="r_acf909cc85090e1a572cf3328f8e98469"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf909cc85090e1a572cf3328f8e98469">DMA_CH4_AL3_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:acf909cc85090e1a572cf3328f8e98469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5861a14343bbdfa29a07bc539f582b50" id="r_a5861a14343bbdfa29a07bc539f582b50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5861a14343bbdfa29a07bc539f582b50">DMA_CH4_AL3_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5861a14343bbdfa29a07bc539f582b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a4821a7ac12b4ef28668bd318670a29" id="r_a6a4821a7ac12b4ef28668bd318670a29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a4821a7ac12b4ef28668bd318670a29">DMA_CH4_AL3_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a6a4821a7ac12b4ef28668bd318670a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383c4f7d377841a9b7e6a5d84d32aa58" id="r_a383c4f7d377841a9b7e6a5d84d32aa58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a383c4f7d377841a9b7e6a5d84d32aa58">DMA_CH4_AL3_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a383c4f7d377841a9b7e6a5d84d32aa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a965d3b23fccb715b25c9546074121cbf" id="r_a965d3b23fccb715b25c9546074121cbf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a965d3b23fccb715b25c9546074121cbf">DMA_CH4_AL3_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a965d3b23fccb715b25c9546074121cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a489b7be99af440ee57965fd35b642f81" id="r_a489b7be99af440ee57965fd35b642f81"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a489b7be99af440ee57965fd35b642f81">DMA_CH4_AL3_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000134)</td></tr>
<tr class="separator:a489b7be99af440ee57965fd35b642f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4bb521fae40c3c0350d1eb202672809" id="r_af4bb521fae40c3c0350d1eb202672809"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af4bb521fae40c3c0350d1eb202672809">DMA_CH4_AL3_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:af4bb521fae40c3c0350d1eb202672809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accfcc1f85335ccd82b038517622b5c83" id="r_accfcc1f85335ccd82b038517622b5c83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accfcc1f85335ccd82b038517622b5c83">DMA_CH4_CTRL_TRIG_AHB_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:accfcc1f85335ccd82b038517622b5c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413c0e2759003cd63ca6b32bc67537d6" id="r_a413c0e2759003cd63ca6b32bc67537d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a413c0e2759003cd63ca6b32bc67537d6">DMA_CH4_CTRL_TRIG_AHB_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:a413c0e2759003cd63ca6b32bc67537d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a750a56748b55d210b74bf3cfe9ee0eeb" id="r_a750a56748b55d210b74bf3cfe9ee0eeb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a750a56748b55d210b74bf3cfe9ee0eeb">DMA_CH4_CTRL_TRIG_AHB_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a750a56748b55d210b74bf3cfe9ee0eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35d90b2517733399c3de4a7f203305aa" id="r_a35d90b2517733399c3de4a7f203305aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35d90b2517733399c3de4a7f203305aa">DMA_CH4_CTRL_TRIG_AHB_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a35d90b2517733399c3de4a7f203305aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a54c644ee6b907dc9d8b47712328148" id="r_a2a54c644ee6b907dc9d8b47712328148"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2a54c644ee6b907dc9d8b47712328148">DMA_CH4_CTRL_TRIG_AHB_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2a54c644ee6b907dc9d8b47712328148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4dc7d08ad61ba0594ee8d761a4c9cc" id="r_aea4dc7d08ad61ba0594ee8d761a4c9cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aea4dc7d08ad61ba0594ee8d761a4c9cc">DMA_CH4_CTRL_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td></tr>
<tr class="separator:aea4dc7d08ad61ba0594ee8d761a4c9cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68e6151c9887910ffaa105ef1a9357dd" id="r_a68e6151c9887910ffaa105ef1a9357dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68e6151c9887910ffaa105ef1a9357dd">DMA_CH4_CTRL_TRIG_BSWAP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a68e6151c9887910ffaa105ef1a9357dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b135bb8824806841f85c17720cdfedc" id="r_a6b135bb8824806841f85c17720cdfedc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b135bb8824806841f85c17720cdfedc">DMA_CH4_CTRL_TRIG_BSWAP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a6b135bb8824806841f85c17720cdfedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b6f1858a269d4900cd105df0a6969d" id="r_ae4b6f1858a269d4900cd105df0a6969d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4b6f1858a269d4900cd105df0a6969d">DMA_CH4_CTRL_TRIG_BSWAP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:ae4b6f1858a269d4900cd105df0a6969d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30608746dab8dd3ed0f94a8a00c4592d" id="r_a30608746dab8dd3ed0f94a8a00c4592d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30608746dab8dd3ed0f94a8a00c4592d">DMA_CH4_CTRL_TRIG_BSWAP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a30608746dab8dd3ed0f94a8a00c4592d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec265cad165dcae8734290050dc7588" id="r_aaec265cad165dcae8734290050dc7588"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaec265cad165dcae8734290050dc7588">DMA_CH4_CTRL_TRIG_BSWAP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aaec265cad165dcae8734290050dc7588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d8e3a0f6fda7bf7ff29d71451caf21" id="r_a79d8e3a0f6fda7bf7ff29d71451caf21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a79d8e3a0f6fda7bf7ff29d71451caf21">DMA_CH4_CTRL_TRIG_BUSY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a79d8e3a0f6fda7bf7ff29d71451caf21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e345e417d38d7e129beade35e35fcab" id="r_a5e345e417d38d7e129beade35e35fcab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e345e417d38d7e129beade35e35fcab">DMA_CH4_CTRL_TRIG_BUSY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a5e345e417d38d7e129beade35e35fcab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3627386629be873b3f9253a11276f8c9" id="r_a3627386629be873b3f9253a11276f8c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3627386629be873b3f9253a11276f8c9">DMA_CH4_CTRL_TRIG_BUSY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a3627386629be873b3f9253a11276f8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28204d2b99eabf37f3ba419eee7e8aac" id="r_a28204d2b99eabf37f3ba419eee7e8aac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28204d2b99eabf37f3ba419eee7e8aac">DMA_CH4_CTRL_TRIG_BUSY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a28204d2b99eabf37f3ba419eee7e8aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a855964a4b2ef084b6632dd1b121cd7fc" id="r_a855964a4b2ef084b6632dd1b121cd7fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a855964a4b2ef084b6632dd1b121cd7fc">DMA_CH4_CTRL_TRIG_BUSY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a855964a4b2ef084b6632dd1b121cd7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b561aa87341ecf6eebd78846a935a83" id="r_a6b561aa87341ecf6eebd78846a935a83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b561aa87341ecf6eebd78846a935a83">DMA_CH4_CTRL_TRIG_CHAIN_TO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6b561aa87341ecf6eebd78846a935a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a3f8bf031aae0f744e88624a325488" id="r_a38a3f8bf031aae0f744e88624a325488"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38a3f8bf031aae0f744e88624a325488">DMA_CH4_CTRL_TRIG_CHAIN_TO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td></tr>
<tr class="separator:a38a3f8bf031aae0f744e88624a325488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af88e1ba1702b75e84a3236bf5136c7d6" id="r_af88e1ba1702b75e84a3236bf5136c7d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af88e1ba1702b75e84a3236bf5136c7d6">DMA_CH4_CTRL_TRIG_CHAIN_TO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:af88e1ba1702b75e84a3236bf5136c7d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a02c9c5be7d3b31fdcaa5f094f9218f" id="r_a8a02c9c5be7d3b31fdcaa5f094f9218f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8a02c9c5be7d3b31fdcaa5f094f9218f">DMA_CH4_CTRL_TRIG_CHAIN_TO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a8a02c9c5be7d3b31fdcaa5f094f9218f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76a27d12ca34ab6590872ca9157735ec" id="r_a76a27d12ca34ab6590872ca9157735ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76a27d12ca34ab6590872ca9157735ec">DMA_CH4_CTRL_TRIG_CHAIN_TO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a76a27d12ca34ab6590872ca9157735ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c943d39d473e682b329f2f87cb63c37" id="r_a7c943d39d473e682b329f2f87cb63c37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7c943d39d473e682b329f2f87cb63c37">DMA_CH4_CTRL_TRIG_DATA_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7c943d39d473e682b329f2f87cb63c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a314d3df27295e846ef8fd009008731" id="r_a5a314d3df27295e846ef8fd009008731"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5a314d3df27295e846ef8fd009008731">DMA_CH4_CTRL_TRIG_DATA_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:a5a314d3df27295e846ef8fd009008731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a015e4ca324e94932e42d9f32544543" id="r_a4a015e4ca324e94932e42d9f32544543"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a015e4ca324e94932e42d9f32544543">DMA_CH4_CTRL_TRIG_DATA_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a4a015e4ca324e94932e42d9f32544543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a574905d56716eb15130c1f764bc5fc0f" id="r_a574905d56716eb15130c1f764bc5fc0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a574905d56716eb15130c1f764bc5fc0f">DMA_CH4_CTRL_TRIG_DATA_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a574905d56716eb15130c1f764bc5fc0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40d5b0920e28bd734d54ab0e6976cdb4" id="r_a40d5b0920e28bd734d54ab0e6976cdb4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a40d5b0920e28bd734d54ab0e6976cdb4">DMA_CH4_CTRL_TRIG_DATA_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a40d5b0920e28bd734d54ab0e6976cdb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f223bdf972ea60fc5cb70981097089f" id="r_a6f223bdf972ea60fc5cb70981097089f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6f223bdf972ea60fc5cb70981097089f">DMA_CH4_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6f223bdf972ea60fc5cb70981097089f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b304c34a424032f6dd84caf46a25437" id="r_a1b304c34a424032f6dd84caf46a25437"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b304c34a424032f6dd84caf46a25437">DMA_CH4_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a1b304c34a424032f6dd84caf46a25437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b16c37e66cd785ed9904e5d93d3e45" id="r_a30b16c37e66cd785ed9904e5d93d3e45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30b16c37e66cd785ed9904e5d93d3e45">DMA_CH4_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a30b16c37e66cd785ed9904e5d93d3e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a129a5edf190906ba182879c17253d59f" id="r_a129a5edf190906ba182879c17253d59f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a129a5edf190906ba182879c17253d59f">DMA_CH4_CTRL_TRIG_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a129a5edf190906ba182879c17253d59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d31aa993ccc19a7e2c9abb805d61b7" id="r_a43d31aa993ccc19a7e2c9abb805d61b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43d31aa993ccc19a7e2c9abb805d61b7">DMA_CH4_CTRL_TRIG_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a43d31aa993ccc19a7e2c9abb805d61b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae34c4bd8299ae434fb4c2b351a77b68e" id="r_ae34c4bd8299ae434fb4c2b351a77b68e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae34c4bd8299ae434fb4c2b351a77b68e">DMA_CH4_CTRL_TRIG_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae34c4bd8299ae434fb4c2b351a77b68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed6f5304f1fc06fe71dc0029a66aab6" id="r_a7ed6f5304f1fc06fe71dc0029a66aab6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ed6f5304f1fc06fe71dc0029a66aab6">DMA_CH4_CTRL_TRIG_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7ed6f5304f1fc06fe71dc0029a66aab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eff63a2bcf8c1894cb6b180eb690ed6" id="r_a3eff63a2bcf8c1894cb6b180eb690ed6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3eff63a2bcf8c1894cb6b180eb690ed6">DMA_CH4_CTRL_TRIG_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3eff63a2bcf8c1894cb6b180eb690ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4f21d725d6b2e7e2244700fac1335a6" id="r_ad4f21d725d6b2e7e2244700fac1335a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad4f21d725d6b2e7e2244700fac1335a6">DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad4f21d725d6b2e7e2244700fac1335a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715ec65a446cae46eba4eb747fe331ee" id="r_a715ec65a446cae46eba4eb747fe331ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a715ec65a446cae46eba4eb747fe331ee">DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a715ec65a446cae46eba4eb747fe331ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ee831e604a58279d50a7f75efebe1da" id="r_a6ee831e604a58279d50a7f75efebe1da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ee831e604a58279d50a7f75efebe1da">DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a6ee831e604a58279d50a7f75efebe1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78cce27be293ebf356278cfc8f11609f" id="r_a78cce27be293ebf356278cfc8f11609f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78cce27be293ebf356278cfc8f11609f">DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a78cce27be293ebf356278cfc8f11609f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a542da994cd130fc116354e04ca4b997a" id="r_a542da994cd130fc116354e04ca4b997a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a542da994cd130fc116354e04ca4b997a">DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a542da994cd130fc116354e04ca4b997a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae70a8a44494c0ae4dcd951b707f7b195" id="r_ae70a8a44494c0ae4dcd951b707f7b195"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae70a8a44494c0ae4dcd951b707f7b195">DMA_CH4_CTRL_TRIG_INCR_READ_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae70a8a44494c0ae4dcd951b707f7b195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ddbb0181276a3f06ca06f33c9694b98" id="r_a9ddbb0181276a3f06ca06f33c9694b98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ddbb0181276a3f06ca06f33c9694b98">DMA_CH4_CTRL_TRIG_INCR_READ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a9ddbb0181276a3f06ca06f33c9694b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca55874756214921fb41a208da7b9775" id="r_aca55874756214921fb41a208da7b9775"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aca55874756214921fb41a208da7b9775">DMA_CH4_CTRL_TRIG_INCR_READ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aca55874756214921fb41a208da7b9775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a605d8ccba01d8ed34d326fa2f5a8c97e" id="r_a605d8ccba01d8ed34d326fa2f5a8c97e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a605d8ccba01d8ed34d326fa2f5a8c97e">DMA_CH4_CTRL_TRIG_INCR_READ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a605d8ccba01d8ed34d326fa2f5a8c97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cfb8a228bb74128c139c3beb2c0f37b" id="r_a8cfb8a228bb74128c139c3beb2c0f37b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8cfb8a228bb74128c139c3beb2c0f37b">DMA_CH4_CTRL_TRIG_INCR_READ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8cfb8a228bb74128c139c3beb2c0f37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40a82d52727baa27ed1f425aea607bb6" id="r_a40a82d52727baa27ed1f425aea607bb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a40a82d52727baa27ed1f425aea607bb6">DMA_CH4_CTRL_TRIG_INCR_WRITE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a40a82d52727baa27ed1f425aea607bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6013bbdafdbb9afe7568a66d583fd491" id="r_a6013bbdafdbb9afe7568a66d583fd491"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6013bbdafdbb9afe7568a66d583fd491">DMA_CH4_CTRL_TRIG_INCR_WRITE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a6013bbdafdbb9afe7568a66d583fd491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50803d5b0b050d30482c5094549a3b64" id="r_a50803d5b0b050d30482c5094549a3b64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a50803d5b0b050d30482c5094549a3b64">DMA_CH4_CTRL_TRIG_INCR_WRITE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a50803d5b0b050d30482c5094549a3b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd611d1ed83e8bf41c3126864dba330f" id="r_abd611d1ed83e8bf41c3126864dba330f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd611d1ed83e8bf41c3126864dba330f">DMA_CH4_CTRL_TRIG_INCR_WRITE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:abd611d1ed83e8bf41c3126864dba330f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c191bfb216d5bdd556131121b2c39a7" id="r_a2c191bfb216d5bdd556131121b2c39a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c191bfb216d5bdd556131121b2c39a7">DMA_CH4_CTRL_TRIG_INCR_WRITE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2c191bfb216d5bdd556131121b2c39a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf784ea87f2979147bbd743c12138e73" id="r_aaf784ea87f2979147bbd743c12138e73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf784ea87f2979147bbd743c12138e73">DMA_CH4_CTRL_TRIG_IRQ_QUIET_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaf784ea87f2979147bbd743c12138e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b3980e15795a32e8e7623478da52cf" id="r_a31b3980e15795a32e8e7623478da52cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31b3980e15795a32e8e7623478da52cf">DMA_CH4_CTRL_TRIG_IRQ_QUIET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a31b3980e15795a32e8e7623478da52cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51007736b3f9696167348fb1301d7237" id="r_a51007736b3f9696167348fb1301d7237"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51007736b3f9696167348fb1301d7237">DMA_CH4_CTRL_TRIG_IRQ_QUIET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a51007736b3f9696167348fb1301d7237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae88988d38101e8e711449a7b0d279e50" id="r_ae88988d38101e8e711449a7b0d279e50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae88988d38101e8e711449a7b0d279e50">DMA_CH4_CTRL_TRIG_IRQ_QUIET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:ae88988d38101e8e711449a7b0d279e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c9d9a17fb58a01065c6551233d5ca4" id="r_a12c9d9a17fb58a01065c6551233d5ca4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a12c9d9a17fb58a01065c6551233d5ca4">DMA_CH4_CTRL_TRIG_IRQ_QUIET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a12c9d9a17fb58a01065c6551233d5ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab632e37db7449c5c3ceaada2d26e5c39" id="r_ab632e37db7449c5c3ceaada2d26e5c39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab632e37db7449c5c3ceaada2d26e5c39">DMA_CH4_CTRL_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000010c)</td></tr>
<tr class="separator:ab632e37db7449c5c3ceaada2d26e5c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4198471c431bdfe7872986b6f889ebd" id="r_aa4198471c431bdfe7872986b6f889ebd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4198471c431bdfe7872986b6f889ebd">DMA_CH4_CTRL_TRIG_READ_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:aa4198471c431bdfe7872986b6f889ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d83dd881d7e31abbd2f72886d23e6bf" id="r_a0d83dd881d7e31abbd2f72886d23e6bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d83dd881d7e31abbd2f72886d23e6bf">DMA_CH4_CTRL_TRIG_READ_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:a0d83dd881d7e31abbd2f72886d23e6bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82b921cb603aa610fe28d908ddd0eae3" id="r_a82b921cb603aa610fe28d908ddd0eae3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82b921cb603aa610fe28d908ddd0eae3">DMA_CH4_CTRL_TRIG_READ_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a82b921cb603aa610fe28d908ddd0eae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87c490cf0ffc9a02e09a6a507d2ec757" id="r_a87c490cf0ffc9a02e09a6a507d2ec757"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87c490cf0ffc9a02e09a6a507d2ec757">DMA_CH4_CTRL_TRIG_READ_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a87c490cf0ffc9a02e09a6a507d2ec757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a0a912daa3adf0b41e40f27f2deb7a" id="r_ad1a0a912daa3adf0b41e40f27f2deb7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad1a0a912daa3adf0b41e40f27f2deb7a">DMA_CH4_CTRL_TRIG_READ_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad1a0a912daa3adf0b41e40f27f2deb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb9a64cec7bc6978d5967a6bcdbd4a8d" id="r_acb9a64cec7bc6978d5967a6bcdbd4a8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acb9a64cec7bc6978d5967a6bcdbd4a8d">DMA_CH4_CTRL_TRIG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:acb9a64cec7bc6978d5967a6bcdbd4a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83dca5e7ed2f769c30088e2aaba3ed30" id="r_a83dca5e7ed2f769c30088e2aaba3ed30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a83dca5e7ed2f769c30088e2aaba3ed30">DMA_CH4_CTRL_TRIG_RING_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a83dca5e7ed2f769c30088e2aaba3ed30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a652cdabb238bb71478651592f0c608c4" id="r_a652cdabb238bb71478651592f0c608c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a652cdabb238bb71478651592f0c608c4">DMA_CH4_CTRL_TRIG_RING_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a652cdabb238bb71478651592f0c608c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67cebaaf162b831700a4bcf2abc13dda" id="r_a67cebaaf162b831700a4bcf2abc13dda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67cebaaf162b831700a4bcf2abc13dda">DMA_CH4_CTRL_TRIG_RING_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a67cebaaf162b831700a4bcf2abc13dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa291fc1b7bfb822985591f7b780cb2c9" id="r_aa291fc1b7bfb822985591f7b780cb2c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa291fc1b7bfb822985591f7b780cb2c9">DMA_CH4_CTRL_TRIG_RING_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:aa291fc1b7bfb822985591f7b780cb2c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a621fde03a58440b697b980bd0452edeb" id="r_a621fde03a58440b697b980bd0452edeb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a621fde03a58440b697b980bd0452edeb">DMA_CH4_CTRL_TRIG_RING_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a621fde03a58440b697b980bd0452edeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc3506f74a1fbdabd9e5fbda9579297" id="r_accc3506f74a1fbdabd9e5fbda9579297"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accc3506f74a1fbdabd9e5fbda9579297">DMA_CH4_CTRL_TRIG_RING_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:accc3506f74a1fbdabd9e5fbda9579297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab15701e240be2d6dbea85c31dedc36fe" id="r_ab15701e240be2d6dbea85c31dedc36fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab15701e240be2d6dbea85c31dedc36fe">DMA_CH4_CTRL_TRIG_RING_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td></tr>
<tr class="separator:ab15701e240be2d6dbea85c31dedc36fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2cd7e124d80721bbdf85fc68f13908a" id="r_aa2cd7e124d80721bbdf85fc68f13908a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa2cd7e124d80721bbdf85fc68f13908a">DMA_CH4_CTRL_TRIG_RING_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aa2cd7e124d80721bbdf85fc68f13908a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e2f09f49fa0bd0c710d1b066625e25d" id="r_a2e2f09f49fa0bd0c710d1b066625e25d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e2f09f49fa0bd0c710d1b066625e25d">DMA_CH4_CTRL_TRIG_RING_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a2e2f09f49fa0bd0c710d1b066625e25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad00b86939a3c647733f0870ec0deb84f" id="r_ad00b86939a3c647733f0870ec0deb84f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad00b86939a3c647733f0870ec0deb84f">DMA_CH4_CTRL_TRIG_RING_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad00b86939a3c647733f0870ec0deb84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74f8b73fcb530f5ef28175025ad02207" id="r_a74f8b73fcb530f5ef28175025ad02207"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74f8b73fcb530f5ef28175025ad02207">DMA_CH4_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a74f8b73fcb530f5ef28175025ad02207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53998e3bb354691723e7996b4d55cf55" id="r_a53998e3bb354691723e7996b4d55cf55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53998e3bb354691723e7996b4d55cf55">DMA_CH4_CTRL_TRIG_SNIFF_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a53998e3bb354691723e7996b4d55cf55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65964595611012faeee08aaa123ca4db" id="r_a65964595611012faeee08aaa123ca4db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a65964595611012faeee08aaa123ca4db">DMA_CH4_CTRL_TRIG_SNIFF_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a65964595611012faeee08aaa123ca4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a728163896a4c139e46166737c8dd69b0" id="r_a728163896a4c139e46166737c8dd69b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a728163896a4c139e46166737c8dd69b0">DMA_CH4_CTRL_TRIG_SNIFF_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a728163896a4c139e46166737c8dd69b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac875d62b1b0004cac9e3089e5b67c54" id="r_aac875d62b1b0004cac9e3089e5b67c54"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aac875d62b1b0004cac9e3089e5b67c54">DMA_CH4_CTRL_TRIG_SNIFF_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:aac875d62b1b0004cac9e3089e5b67c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a861b41f9b5a5b900390e16eed768299f" id="r_a861b41f9b5a5b900390e16eed768299f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a861b41f9b5a5b900390e16eed768299f">DMA_CH4_CTRL_TRIG_SNIFF_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a861b41f9b5a5b900390e16eed768299f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6eea3932a98a9494858e6352b9fc20d" id="r_ac6eea3932a98a9494858e6352b9fc20d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac6eea3932a98a9494858e6352b9fc20d">DMA_CH4_CTRL_TRIG_TREQ_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac6eea3932a98a9494858e6352b9fc20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93b8caa933783c0a684c049324e8d384" id="r_a93b8caa933783c0a684c049324e8d384"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a93b8caa933783c0a684c049324e8d384">DMA_CH4_CTRL_TRIG_TREQ_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td></tr>
<tr class="separator:a93b8caa933783c0a684c049324e8d384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5362ef3b75b9da36517e80183777099" id="r_aa5362ef3b75b9da36517e80183777099"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5362ef3b75b9da36517e80183777099">DMA_CH4_CTRL_TRIG_TREQ_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:aa5362ef3b75b9da36517e80183777099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b4549a8a55270f68614f6345dfec74" id="r_ad2b4549a8a55270f68614f6345dfec74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2b4549a8a55270f68614f6345dfec74">DMA_CH4_CTRL_TRIG_TREQ_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:ad2b4549a8a55270f68614f6345dfec74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f9dcb5c07775a2271bd28265ab41cae" id="r_a2f9dcb5c07775a2271bd28265ab41cae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f9dcb5c07775a2271bd28265ab41cae">DMA_CH4_CTRL_TRIG_TREQ_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a2f9dcb5c07775a2271bd28265ab41cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45269dd9e430105294f20874556ca54d" id="r_a45269dd9e430105294f20874556ca54d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a45269dd9e430105294f20874556ca54d">DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td></tr>
<tr class="separator:a45269dd9e430105294f20874556ca54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6541c0a1aeb9fa0d736faef8100e430f" id="r_a6541c0a1aeb9fa0d736faef8100e430f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6541c0a1aeb9fa0d736faef8100e430f">DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td></tr>
<tr class="separator:a6541c0a1aeb9fa0d736faef8100e430f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32a9cb20c614d9255e61f355b6350b25" id="r_a32a9cb20c614d9255e61f355b6350b25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32a9cb20c614d9255e61f355b6350b25">DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td></tr>
<tr class="separator:a32a9cb20c614d9255e61f355b6350b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0554dd5e5ecf2bb05e47784e8a3b93f" id="r_ab0554dd5e5ecf2bb05e47784e8a3b93f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab0554dd5e5ecf2bb05e47784e8a3b93f">DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td></tr>
<tr class="separator:ab0554dd5e5ecf2bb05e47784e8a3b93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af989799ebb5fbf2b99dd4608c8188114" id="r_af989799ebb5fbf2b99dd4608c8188114"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af989799ebb5fbf2b99dd4608c8188114">DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td></tr>
<tr class="separator:af989799ebb5fbf2b99dd4608c8188114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8272602105f09adae8a90e15d396b202" id="r_a8272602105f09adae8a90e15d396b202"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8272602105f09adae8a90e15d396b202">DMA_CH4_CTRL_TRIG_WRITE_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a8272602105f09adae8a90e15d396b202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae949789ea391c2db40580d57d5431a76" id="r_ae949789ea391c2db40580d57d5431a76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae949789ea391c2db40580d57d5431a76">DMA_CH4_CTRL_TRIG_WRITE_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:ae949789ea391c2db40580d57d5431a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dda6e99c874bf7a0f10d90fae873f95" id="r_a5dda6e99c874bf7a0f10d90fae873f95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5dda6e99c874bf7a0f10d90fae873f95">DMA_CH4_CTRL_TRIG_WRITE_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a5dda6e99c874bf7a0f10d90fae873f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af06bcc83c379be8eb93beb32c0447083" id="r_af06bcc83c379be8eb93beb32c0447083"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af06bcc83c379be8eb93beb32c0447083">DMA_CH4_CTRL_TRIG_WRITE_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:af06bcc83c379be8eb93beb32c0447083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d499932356c4a868c412f27dbe2a0e7" id="r_a0d499932356c4a868c412f27dbe2a0e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d499932356c4a868c412f27dbe2a0e7">DMA_CH4_CTRL_TRIG_WRITE_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0d499932356c4a868c412f27dbe2a0e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e2a2abe20be5d568e6f74d84692305c" id="r_a2e2a2abe20be5d568e6f74d84692305c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e2a2abe20be5d568e6f74d84692305c">DMA_CH4_DBG_CTDREQ_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a2e2a2abe20be5d568e6f74d84692305c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba23ab47d6271536e58ec20c47f1495f" id="r_aba23ab47d6271536e58ec20c47f1495f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba23ab47d6271536e58ec20c47f1495f">DMA_CH4_DBG_CTDREQ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td></tr>
<tr class="separator:aba23ab47d6271536e58ec20c47f1495f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f250724d9208fe0c032ce0e1e20e2c" id="r_ae7f250724d9208fe0c032ce0e1e20e2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7f250724d9208fe0c032ce0e1e20e2c">DMA_CH4_DBG_CTDREQ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae7f250724d9208fe0c032ce0e1e20e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b6d04fd79b9b677ec2af80e0df34a0f" id="r_a7b6d04fd79b9b677ec2af80e0df34a0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7b6d04fd79b9b677ec2af80e0df34a0f">DMA_CH4_DBG_CTDREQ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a7b6d04fd79b9b677ec2af80e0df34a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cefb6e5d9cc80a6e8b61b1c0898bf71" id="r_a4cefb6e5d9cc80a6e8b61b1c0898bf71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4cefb6e5d9cc80a6e8b61b1c0898bf71">DMA_CH4_DBG_CTDREQ_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000900)</td></tr>
<tr class="separator:a4cefb6e5d9cc80a6e8b61b1c0898bf71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ccc7d44c7b1221a107c76aa891451fa" id="r_a4ccc7d44c7b1221a107c76aa891451fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ccc7d44c7b1221a107c76aa891451fa">DMA_CH4_DBG_CTDREQ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a4ccc7d44c7b1221a107c76aa891451fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a537acf6a2190101a7f8ef6d134806f03" id="r_a537acf6a2190101a7f8ef6d134806f03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a537acf6a2190101a7f8ef6d134806f03">DMA_CH4_DBG_TCR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a537acf6a2190101a7f8ef6d134806f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97636eff962018b6972f1ef976755c2e" id="r_a97636eff962018b6972f1ef976755c2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97636eff962018b6972f1ef976755c2e">DMA_CH4_DBG_TCR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a97636eff962018b6972f1ef976755c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ef5fe94e23b301d3c325f35ed15d887" id="r_a6ef5fe94e23b301d3c325f35ed15d887"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ef5fe94e23b301d3c325f35ed15d887">DMA_CH4_DBG_TCR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6ef5fe94e23b301d3c325f35ed15d887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbea438b048772993b64ffbfe0e87bd9" id="r_abbea438b048772993b64ffbfe0e87bd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abbea438b048772993b64ffbfe0e87bd9">DMA_CH4_DBG_TCR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:abbea438b048772993b64ffbfe0e87bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae28d2e52a890703f54418ef2284739a1" id="r_ae28d2e52a890703f54418ef2284739a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae28d2e52a890703f54418ef2284739a1">DMA_CH4_DBG_TCR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000904)</td></tr>
<tr class="separator:ae28d2e52a890703f54418ef2284739a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ac11b70ec7acd3fd09017820292b7a" id="r_a01ac11b70ec7acd3fd09017820292b7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a01ac11b70ec7acd3fd09017820292b7a">DMA_CH4_DBG_TCR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a01ac11b70ec7acd3fd09017820292b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff12b635404513f843a915fbd59891b7" id="r_aff12b635404513f843a915fbd59891b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff12b635404513f843a915fbd59891b7">DMA_CH4_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aff12b635404513f843a915fbd59891b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed0823c867ac7f987496ccd62adef61" id="r_a4ed0823c867ac7f987496ccd62adef61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ed0823c867ac7f987496ccd62adef61">DMA_CH4_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a4ed0823c867ac7f987496ccd62adef61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f301e5add42452fbe52fc3a79722df4" id="r_a0f301e5add42452fbe52fc3a79722df4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f301e5add42452fbe52fc3a79722df4">DMA_CH4_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0f301e5add42452fbe52fc3a79722df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8284fadfc952d70966e9fd6a0095070d" id="r_a8284fadfc952d70966e9fd6a0095070d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8284fadfc952d70966e9fd6a0095070d">DMA_CH4_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a8284fadfc952d70966e9fd6a0095070d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d85d80bfaee9d9ea00ceb997bdb1dda" id="r_a2d85d80bfaee9d9ea00ceb997bdb1dda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d85d80bfaee9d9ea00ceb997bdb1dda">DMA_CH4_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a2d85d80bfaee9d9ea00ceb997bdb1dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06eabad3f1ec31787c19643f401316b1" id="r_a06eabad3f1ec31787c19643f401316b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a06eabad3f1ec31787c19643f401316b1">DMA_CH4_READ_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a06eabad3f1ec31787c19643f401316b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaed83770b0d02b92b0f5ae42f323f567" id="r_aaed83770b0d02b92b0f5ae42f323f567"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaed83770b0d02b92b0f5ae42f323f567">DMA_CH4_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaed83770b0d02b92b0f5ae42f323f567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a040d41a23359b6fdcd553cfb832e181e" id="r_a040d41a23359b6fdcd553cfb832e181e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a040d41a23359b6fdcd553cfb832e181e">DMA_CH4_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a040d41a23359b6fdcd553cfb832e181e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b965214d7eb6c528e5c8222c5328015" id="r_a0b965214d7eb6c528e5c8222c5328015"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0b965214d7eb6c528e5c8222c5328015">DMA_CH4_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0b965214d7eb6c528e5c8222c5328015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f3dfa2b9b69b6c55563489dd7d41c97" id="r_a6f3dfa2b9b69b6c55563489dd7d41c97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6f3dfa2b9b69b6c55563489dd7d41c97">DMA_CH4_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a6f3dfa2b9b69b6c55563489dd7d41c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8fbe832f1614c13973d94d6eaa9a418" id="r_ac8fbe832f1614c13973d94d6eaa9a418"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac8fbe832f1614c13973d94d6eaa9a418">DMA_CH4_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000108)</td></tr>
<tr class="separator:ac8fbe832f1614c13973d94d6eaa9a418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59cc548535f073f85b14e3d73bda51c5" id="r_a59cc548535f073f85b14e3d73bda51c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59cc548535f073f85b14e3d73bda51c5">DMA_CH4_TRANS_COUNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a59cc548535f073f85b14e3d73bda51c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f55ed167c34fd92e966cf519f77d464" id="r_a5f55ed167c34fd92e966cf519f77d464"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5f55ed167c34fd92e966cf519f77d464">DMA_CH4_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5f55ed167c34fd92e966cf519f77d464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16eadc3cbca6f1b9ff585eee14e5bd27" id="r_a16eadc3cbca6f1b9ff585eee14e5bd27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a16eadc3cbca6f1b9ff585eee14e5bd27">DMA_CH4_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a16eadc3cbca6f1b9ff585eee14e5bd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a516d6be7829447f24fe8ae59d212a0da" id="r_a516d6be7829447f24fe8ae59d212a0da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a516d6be7829447f24fe8ae59d212a0da">DMA_CH4_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a516d6be7829447f24fe8ae59d212a0da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdd52ee90f8fda2289bf2ee503fa0b24" id="r_acdd52ee90f8fda2289bf2ee503fa0b24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acdd52ee90f8fda2289bf2ee503fa0b24">DMA_CH4_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:acdd52ee90f8fda2289bf2ee503fa0b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a037239892b2c457750c29acc3c18b22b" id="r_a037239892b2c457750c29acc3c18b22b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a037239892b2c457750c29acc3c18b22b">DMA_CH4_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000104)</td></tr>
<tr class="separator:a037239892b2c457750c29acc3c18b22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5945296fb886b6b8fa2bda0a83577edd" id="r_a5945296fb886b6b8fa2bda0a83577edd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5945296fb886b6b8fa2bda0a83577edd">DMA_CH4_WRITE_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a5945296fb886b6b8fa2bda0a83577edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77f0bf8319e66b6e67eccc3ba9d83829" id="r_a77f0bf8319e66b6e67eccc3ba9d83829"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77f0bf8319e66b6e67eccc3ba9d83829">DMA_CH5_AL1_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a77f0bf8319e66b6e67eccc3ba9d83829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ed10e8b1ef989297499946bb46b831a" id="r_a8ed10e8b1ef989297499946bb46b831a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ed10e8b1ef989297499946bb46b831a">DMA_CH5_AL1_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a8ed10e8b1ef989297499946bb46b831a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b33becdf344b2890d4550a54c964efb" id="r_a6b33becdf344b2890d4550a54c964efb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6b33becdf344b2890d4550a54c964efb">DMA_CH5_AL1_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6b33becdf344b2890d4550a54c964efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9767328934fcc119453aa852bc2741dc" id="r_a9767328934fcc119453aa852bc2741dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9767328934fcc119453aa852bc2741dc">DMA_CH5_AL1_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a9767328934fcc119453aa852bc2741dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67347379ec1df61244c80908ab9fd056" id="r_a67347379ec1df61244c80908ab9fd056"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67347379ec1df61244c80908ab9fd056">DMA_CH5_AL1_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000150)</td></tr>
<tr class="separator:a67347379ec1df61244c80908ab9fd056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98ec28972144abfacd1b029bec9f0377" id="r_a98ec28972144abfacd1b029bec9f0377"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a98ec28972144abfacd1b029bec9f0377">DMA_CH5_AL1_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a98ec28972144abfacd1b029bec9f0377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e2d7b6b57425b0b17f82671a59edf2b" id="r_a2e2d7b6b57425b0b17f82671a59edf2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e2d7b6b57425b0b17f82671a59edf2b">DMA_CH5_AL1_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2e2d7b6b57425b0b17f82671a59edf2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c86df377e0062bb2dcdf4a2f467257e" id="r_a6c86df377e0062bb2dcdf4a2f467257e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c86df377e0062bb2dcdf4a2f467257e">DMA_CH5_AL1_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a6c86df377e0062bb2dcdf4a2f467257e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a289adb39b55e3d645e4153b3cca1ff20" id="r_a289adb39b55e3d645e4153b3cca1ff20"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a289adb39b55e3d645e4153b3cca1ff20">DMA_CH5_AL1_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a289adb39b55e3d645e4153b3cca1ff20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ec2813cd11241e0a88016f55d8d1662" id="r_a7ec2813cd11241e0a88016f55d8d1662"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ec2813cd11241e0a88016f55d8d1662">DMA_CH5_AL1_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a7ec2813cd11241e0a88016f55d8d1662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f5b63f20f03839d6c8c050f94274f8" id="r_ab3f5b63f20f03839d6c8c050f94274f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3f5b63f20f03839d6c8c050f94274f8">DMA_CH5_AL1_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000154)</td></tr>
<tr class="separator:ab3f5b63f20f03839d6c8c050f94274f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8226b9663797fab74f505d58b5de5f59" id="r_a8226b9663797fab74f505d58b5de5f59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8226b9663797fab74f505d58b5de5f59">DMA_CH5_AL1_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a8226b9663797fab74f505d58b5de5f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fe824f5571ce2741711fae07d70cbfc" id="r_a4fe824f5571ce2741711fae07d70cbfc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4fe824f5571ce2741711fae07d70cbfc">DMA_CH5_AL1_TRANS_COUNT_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4fe824f5571ce2741711fae07d70cbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa558858110701bfcaf00cc63254886" id="r_a7aa558858110701bfcaf00cc63254886"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7aa558858110701bfcaf00cc63254886">DMA_CH5_AL1_TRANS_COUNT_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a7aa558858110701bfcaf00cc63254886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a583c954ee9d2af4dde4ad3c85dbd9b89" id="r_a583c954ee9d2af4dde4ad3c85dbd9b89"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a583c954ee9d2af4dde4ad3c85dbd9b89">DMA_CH5_AL1_TRANS_COUNT_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a583c954ee9d2af4dde4ad3c85dbd9b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecaa37374746cd657d9835b69689df05" id="r_aecaa37374746cd657d9835b69689df05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aecaa37374746cd657d9835b69689df05">DMA_CH5_AL1_TRANS_COUNT_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aecaa37374746cd657d9835b69689df05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a671276cc03cc29b158ef15c416007d3b" id="r_a671276cc03cc29b158ef15c416007d3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a671276cc03cc29b158ef15c416007d3b">DMA_CH5_AL1_TRANS_COUNT_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000015c)</td></tr>
<tr class="separator:a671276cc03cc29b158ef15c416007d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aed6ce1ad3b23a5af36929bf40835cc" id="r_a8aed6ce1ad3b23a5af36929bf40835cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8aed6ce1ad3b23a5af36929bf40835cc">DMA_CH5_AL1_TRANS_COUNT_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a8aed6ce1ad3b23a5af36929bf40835cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78b35af6d7cc070ffda1fd29e23c421d" id="r_a78b35af6d7cc070ffda1fd29e23c421d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78b35af6d7cc070ffda1fd29e23c421d">DMA_CH5_AL1_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a78b35af6d7cc070ffda1fd29e23c421d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47efd78118a92ec3ceada4a8c734c0ff" id="r_a47efd78118a92ec3ceada4a8c734c0ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47efd78118a92ec3ceada4a8c734c0ff">DMA_CH5_AL1_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a47efd78118a92ec3ceada4a8c734c0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a387c5130d4fefc27094c0cc6f7191090" id="r_a387c5130d4fefc27094c0cc6f7191090"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a387c5130d4fefc27094c0cc6f7191090">DMA_CH5_AL1_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a387c5130d4fefc27094c0cc6f7191090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd4c4ddace414a0d552f719907a7cc22" id="r_afd4c4ddace414a0d552f719907a7cc22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd4c4ddace414a0d552f719907a7cc22">DMA_CH5_AL1_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:afd4c4ddace414a0d552f719907a7cc22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ad6ebdcc293ba5696eb8d43ecd8ca70" id="r_a7ad6ebdcc293ba5696eb8d43ecd8ca70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ad6ebdcc293ba5696eb8d43ecd8ca70">DMA_CH5_AL1_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000158)</td></tr>
<tr class="separator:a7ad6ebdcc293ba5696eb8d43ecd8ca70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dc274ee3f794bbca8703b200f3b36f2" id="r_a0dc274ee3f794bbca8703b200f3b36f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0dc274ee3f794bbca8703b200f3b36f2">DMA_CH5_AL1_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a0dc274ee3f794bbca8703b200f3b36f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85c2fa4a2d0eb38300696dbef180ec9c" id="r_a85c2fa4a2d0eb38300696dbef180ec9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85c2fa4a2d0eb38300696dbef180ec9c">DMA_CH5_AL2_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a85c2fa4a2d0eb38300696dbef180ec9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae099679f613e179e3e89e97cc04cce37" id="r_ae099679f613e179e3e89e97cc04cce37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae099679f613e179e3e89e97cc04cce37">DMA_CH5_AL2_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ae099679f613e179e3e89e97cc04cce37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be4736ca69282f3766cf1bc540e24a7" id="r_a0be4736ca69282f3766cf1bc540e24a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0be4736ca69282f3766cf1bc540e24a7">DMA_CH5_AL2_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0be4736ca69282f3766cf1bc540e24a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ae8714f614a1c6c13b5da013ecec4dc" id="r_a1ae8714f614a1c6c13b5da013ecec4dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ae8714f614a1c6c13b5da013ecec4dc">DMA_CH5_AL2_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a1ae8714f614a1c6c13b5da013ecec4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ad88eea4620c81f35ad972677c3e784" id="r_a3ad88eea4620c81f35ad972677c3e784"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3ad88eea4620c81f35ad972677c3e784">DMA_CH5_AL2_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000160)</td></tr>
<tr class="separator:a3ad88eea4620c81f35ad972677c3e784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad37dd9af38cedbee695c8dc26eba8d55" id="r_ad37dd9af38cedbee695c8dc26eba8d55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad37dd9af38cedbee695c8dc26eba8d55">DMA_CH5_AL2_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ad37dd9af38cedbee695c8dc26eba8d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2110445e183afe52aa0951908756ef2d" id="r_a2110445e183afe52aa0951908756ef2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2110445e183afe52aa0951908756ef2d">DMA_CH5_AL2_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2110445e183afe52aa0951908756ef2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf768f0a5e89a81d3fe7578c20ff4bc6" id="r_adf768f0a5e89a81d3fe7578c20ff4bc6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf768f0a5e89a81d3fe7578c20ff4bc6">DMA_CH5_AL2_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:adf768f0a5e89a81d3fe7578c20ff4bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb0179b07962280d06056dea57452970" id="r_aeb0179b07962280d06056dea57452970"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb0179b07962280d06056dea57452970">DMA_CH5_AL2_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aeb0179b07962280d06056dea57452970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5523e22fdede55fe5dfd2b86b29e37d5" id="r_a5523e22fdede55fe5dfd2b86b29e37d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5523e22fdede55fe5dfd2b86b29e37d5">DMA_CH5_AL2_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a5523e22fdede55fe5dfd2b86b29e37d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd65134619a2a3e2f4b9c2342d223e87" id="r_abd65134619a2a3e2f4b9c2342d223e87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd65134619a2a3e2f4b9c2342d223e87">DMA_CH5_AL2_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000168)</td></tr>
<tr class="separator:abd65134619a2a3e2f4b9c2342d223e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad18a532bc85e2789a305e43347b0d8b9" id="r_ad18a532bc85e2789a305e43347b0d8b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad18a532bc85e2789a305e43347b0d8b9">DMA_CH5_AL2_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ad18a532bc85e2789a305e43347b0d8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2193a3c04aabb7aae07acd1e109e712" id="r_ac2193a3c04aabb7aae07acd1e109e712"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac2193a3c04aabb7aae07acd1e109e712">DMA_CH5_AL2_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac2193a3c04aabb7aae07acd1e109e712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab81357f7eb7f63a69f071dab0d91a831" id="r_ab81357f7eb7f63a69f071dab0d91a831"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab81357f7eb7f63a69f071dab0d91a831">DMA_CH5_AL2_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ab81357f7eb7f63a69f071dab0d91a831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab5ce059177d6678f87a475f94423b5" id="r_a8ab5ce059177d6678f87a475f94423b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ab5ce059177d6678f87a475f94423b5">DMA_CH5_AL2_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8ab5ce059177d6678f87a475f94423b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb9c3bf97eef4cb6f83745a431e2ab39" id="r_abb9c3bf97eef4cb6f83745a431e2ab39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb9c3bf97eef4cb6f83745a431e2ab39">DMA_CH5_AL2_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:abb9c3bf97eef4cb6f83745a431e2ab39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad02c6b4d69f8ae162765c52c51744d6c" id="r_ad02c6b4d69f8ae162765c52c51744d6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad02c6b4d69f8ae162765c52c51744d6c">DMA_CH5_AL2_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000164)</td></tr>
<tr class="separator:ad02c6b4d69f8ae162765c52c51744d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f1ec6b16c708bdcfe6d5a25987d2d2" id="r_ab7f1ec6b16c708bdcfe6d5a25987d2d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7f1ec6b16c708bdcfe6d5a25987d2d2">DMA_CH5_AL2_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ab7f1ec6b16c708bdcfe6d5a25987d2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68a2331c232f1ca63e5fe21ea1b57137" id="r_a68a2331c232f1ca63e5fe21ea1b57137"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68a2331c232f1ca63e5fe21ea1b57137">DMA_CH5_AL2_WRITE_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a68a2331c232f1ca63e5fe21ea1b57137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74bb931f683a5bfacdc10c81e79f1866" id="r_a74bb931f683a5bfacdc10c81e79f1866"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74bb931f683a5bfacdc10c81e79f1866">DMA_CH5_AL2_WRITE_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a74bb931f683a5bfacdc10c81e79f1866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a472a49111e9e7e13782831800a67bbd9" id="r_a472a49111e9e7e13782831800a67bbd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a472a49111e9e7e13782831800a67bbd9">DMA_CH5_AL2_WRITE_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a472a49111e9e7e13782831800a67bbd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9033f6543ac9b2b5c5ee83bc3fd03042" id="r_a9033f6543ac9b2b5c5ee83bc3fd03042"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9033f6543ac9b2b5c5ee83bc3fd03042">DMA_CH5_AL2_WRITE_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a9033f6543ac9b2b5c5ee83bc3fd03042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf104aa29b6237f8644cfbb03d95ab4" id="r_a0bf104aa29b6237f8644cfbb03d95ab4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0bf104aa29b6237f8644cfbb03d95ab4">DMA_CH5_AL2_WRITE_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000016c)</td></tr>
<tr class="separator:a0bf104aa29b6237f8644cfbb03d95ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f7cfbcc99295323eaf452da3ad50a6e" id="r_a1f7cfbcc99295323eaf452da3ad50a6e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f7cfbcc99295323eaf452da3ad50a6e">DMA_CH5_AL2_WRITE_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a1f7cfbcc99295323eaf452da3ad50a6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a687cf763df9362cc1bebdd6fe68aaa59" id="r_a687cf763df9362cc1bebdd6fe68aaa59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a687cf763df9362cc1bebdd6fe68aaa59">DMA_CH5_AL3_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a687cf763df9362cc1bebdd6fe68aaa59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2212c73865ada59c1e4929a75548f68" id="r_ae2212c73865ada59c1e4929a75548f68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae2212c73865ada59c1e4929a75548f68">DMA_CH5_AL3_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ae2212c73865ada59c1e4929a75548f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3891d47ca426df48f2ae168d96c303e8" id="r_a3891d47ca426df48f2ae168d96c303e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3891d47ca426df48f2ae168d96c303e8">DMA_CH5_AL3_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3891d47ca426df48f2ae168d96c303e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac169d27cfd27e86d4ad0c44e8b941e1c" id="r_ac169d27cfd27e86d4ad0c44e8b941e1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac169d27cfd27e86d4ad0c44e8b941e1c">DMA_CH5_AL3_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ac169d27cfd27e86d4ad0c44e8b941e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad81fa1aa9a62951aba37732036a57895" id="r_ad81fa1aa9a62951aba37732036a57895"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad81fa1aa9a62951aba37732036a57895">DMA_CH5_AL3_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000170)</td></tr>
<tr class="separator:ad81fa1aa9a62951aba37732036a57895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a046c18ff981cc28007f86b17afbeb853" id="r_a046c18ff981cc28007f86b17afbeb853"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a046c18ff981cc28007f86b17afbeb853">DMA_CH5_AL3_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a046c18ff981cc28007f86b17afbeb853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37158937bc5063430f7da76ca469ab9" id="r_af37158937bc5063430f7da76ca469ab9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af37158937bc5063430f7da76ca469ab9">DMA_CH5_AL3_READ_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af37158937bc5063430f7da76ca469ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626d32a3fe2f827181e4462c7b69eaae" id="r_a626d32a3fe2f827181e4462c7b69eaae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a626d32a3fe2f827181e4462c7b69eaae">DMA_CH5_AL3_READ_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a626d32a3fe2f827181e4462c7b69eaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f9b73600f6429c1a052e7e7039b5b8" id="r_a89f9b73600f6429c1a052e7e7039b5b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89f9b73600f6429c1a052e7e7039b5b8">DMA_CH5_AL3_READ_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a89f9b73600f6429c1a052e7e7039b5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8325c46e36a92223bbfcbac01b2a6d6e" id="r_a8325c46e36a92223bbfcbac01b2a6d6e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8325c46e36a92223bbfcbac01b2a6d6e">DMA_CH5_AL3_READ_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a8325c46e36a92223bbfcbac01b2a6d6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada275f15c8ed858c0abb68f6deea688b" id="r_ada275f15c8ed858c0abb68f6deea688b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada275f15c8ed858c0abb68f6deea688b">DMA_CH5_AL3_READ_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000017c)</td></tr>
<tr class="separator:ada275f15c8ed858c0abb68f6deea688b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab58a978857a78340cb093e2cce0396e7" id="r_ab58a978857a78340cb093e2cce0396e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab58a978857a78340cb093e2cce0396e7">DMA_CH5_AL3_READ_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ab58a978857a78340cb093e2cce0396e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4def611f3df3577a62d0caa97ad6fb0" id="r_ae4def611f3df3577a62d0caa97ad6fb0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4def611f3df3577a62d0caa97ad6fb0">DMA_CH5_AL3_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae4def611f3df3577a62d0caa97ad6fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26f926eccbee0c200c88182bf9a58515" id="r_a26f926eccbee0c200c88182bf9a58515"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a26f926eccbee0c200c88182bf9a58515">DMA_CH5_AL3_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a26f926eccbee0c200c88182bf9a58515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa999b82600bcc952c90d71f94773da04" id="r_aa999b82600bcc952c90d71f94773da04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa999b82600bcc952c90d71f94773da04">DMA_CH5_AL3_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa999b82600bcc952c90d71f94773da04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf06bff2874baa394ee4de2855fc25ae" id="r_adf06bff2874baa394ee4de2855fc25ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adf06bff2874baa394ee4de2855fc25ae">DMA_CH5_AL3_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:adf06bff2874baa394ee4de2855fc25ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0324fbcbf653456f55528893a8461d43" id="r_a0324fbcbf653456f55528893a8461d43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0324fbcbf653456f55528893a8461d43">DMA_CH5_AL3_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000178)</td></tr>
<tr class="separator:a0324fbcbf653456f55528893a8461d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac3efd933ab70d7b48ed53989f6bd3de" id="r_aac3efd933ab70d7b48ed53989f6bd3de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aac3efd933ab70d7b48ed53989f6bd3de">DMA_CH5_AL3_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:aac3efd933ab70d7b48ed53989f6bd3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a069f79811356db09ece15ce5f61a8cb2" id="r_a069f79811356db09ece15ce5f61a8cb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a069f79811356db09ece15ce5f61a8cb2">DMA_CH5_AL3_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a069f79811356db09ece15ce5f61a8cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad91d8b78a9fc05622ee190737600d0ad" id="r_ad91d8b78a9fc05622ee190737600d0ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad91d8b78a9fc05622ee190737600d0ad">DMA_CH5_AL3_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ad91d8b78a9fc05622ee190737600d0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23301201fcea5f3afcc468503280d3f2" id="r_a23301201fcea5f3afcc468503280d3f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23301201fcea5f3afcc468503280d3f2">DMA_CH5_AL3_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a23301201fcea5f3afcc468503280d3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade5dda0854ccabf95e367cf752ff75ab" id="r_ade5dda0854ccabf95e367cf752ff75ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade5dda0854ccabf95e367cf752ff75ab">DMA_CH5_AL3_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ade5dda0854ccabf95e367cf752ff75ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dc2b81636f9c4c148b9f355e47b6e61" id="r_a0dc2b81636f9c4c148b9f355e47b6e61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0dc2b81636f9c4c148b9f355e47b6e61">DMA_CH5_AL3_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000174)</td></tr>
<tr class="separator:a0dc2b81636f9c4c148b9f355e47b6e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba373739d80516f29b46d1e923a6e2d5" id="r_aba373739d80516f29b46d1e923a6e2d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba373739d80516f29b46d1e923a6e2d5">DMA_CH5_AL3_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:aba373739d80516f29b46d1e923a6e2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a024bd2fb14d219db56a180a096f1ea70" id="r_a024bd2fb14d219db56a180a096f1ea70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a024bd2fb14d219db56a180a096f1ea70">DMA_CH5_CTRL_TRIG_AHB_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a024bd2fb14d219db56a180a096f1ea70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52387e9b647c50d64098e481ef30f713" id="r_a52387e9b647c50d64098e481ef30f713"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52387e9b647c50d64098e481ef30f713">DMA_CH5_CTRL_TRIG_AHB_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:a52387e9b647c50d64098e481ef30f713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce12a38a72ce6136902290b51a260e4" id="r_afce12a38a72ce6136902290b51a260e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afce12a38a72ce6136902290b51a260e4">DMA_CH5_CTRL_TRIG_AHB_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:afce12a38a72ce6136902290b51a260e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099a824ab385f475f06fc11317378074" id="r_a099a824ab385f475f06fc11317378074"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a099a824ab385f475f06fc11317378074">DMA_CH5_CTRL_TRIG_AHB_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a099a824ab385f475f06fc11317378074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a415e4c79a11c93b080ebf10e4100382d" id="r_a415e4c79a11c93b080ebf10e4100382d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a415e4c79a11c93b080ebf10e4100382d">DMA_CH5_CTRL_TRIG_AHB_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a415e4c79a11c93b080ebf10e4100382d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1932e54474e42258bf7ca6cdb3bb5086" id="r_a1932e54474e42258bf7ca6cdb3bb5086"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1932e54474e42258bf7ca6cdb3bb5086">DMA_CH5_CTRL_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td></tr>
<tr class="separator:a1932e54474e42258bf7ca6cdb3bb5086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb7eefdf13d7d7f26680752f3c806c87" id="r_afb7eefdf13d7d7f26680752f3c806c87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afb7eefdf13d7d7f26680752f3c806c87">DMA_CH5_CTRL_TRIG_BSWAP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afb7eefdf13d7d7f26680752f3c806c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c49b5dac820a7976ed8fa2106f3e91c" id="r_a0c49b5dac820a7976ed8fa2106f3e91c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c49b5dac820a7976ed8fa2106f3e91c">DMA_CH5_CTRL_TRIG_BSWAP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a0c49b5dac820a7976ed8fa2106f3e91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a774418533f86e4d5e0b51828e6b1dd5f" id="r_a774418533f86e4d5e0b51828e6b1dd5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a774418533f86e4d5e0b51828e6b1dd5f">DMA_CH5_CTRL_TRIG_BSWAP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a774418533f86e4d5e0b51828e6b1dd5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86fd0e1220e5b51862c300fe8f620b20" id="r_a86fd0e1220e5b51862c300fe8f620b20"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86fd0e1220e5b51862c300fe8f620b20">DMA_CH5_CTRL_TRIG_BSWAP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a86fd0e1220e5b51862c300fe8f620b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad453a7bf799e8d0822d47e86458a11e" id="r_aad453a7bf799e8d0822d47e86458a11e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aad453a7bf799e8d0822d47e86458a11e">DMA_CH5_CTRL_TRIG_BSWAP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aad453a7bf799e8d0822d47e86458a11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7cfa6921e8d56158e3ffb2caa527797" id="r_ad7cfa6921e8d56158e3ffb2caa527797"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7cfa6921e8d56158e3ffb2caa527797">DMA_CH5_CTRL_TRIG_BUSY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad7cfa6921e8d56158e3ffb2caa527797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c38e260af0b09c657705d10c638bc8e" id="r_a8c38e260af0b09c657705d10c638bc8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8c38e260af0b09c657705d10c638bc8e">DMA_CH5_CTRL_TRIG_BUSY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a8c38e260af0b09c657705d10c638bc8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4bc063ba5cf8238e8ec01cf4899b04c" id="r_aa4bc063ba5cf8238e8ec01cf4899b04c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4bc063ba5cf8238e8ec01cf4899b04c">DMA_CH5_CTRL_TRIG_BUSY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:aa4bc063ba5cf8238e8ec01cf4899b04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca187332f5620985ffbb55f12519b9cf" id="r_aca187332f5620985ffbb55f12519b9cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aca187332f5620985ffbb55f12519b9cf">DMA_CH5_CTRL_TRIG_BUSY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:aca187332f5620985ffbb55f12519b9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d1575a6cbb74ff1c2e609ae923b6bed" id="r_a5d1575a6cbb74ff1c2e609ae923b6bed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d1575a6cbb74ff1c2e609ae923b6bed">DMA_CH5_CTRL_TRIG_BUSY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5d1575a6cbb74ff1c2e609ae923b6bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc3edb4ceba959de8c5b1b94a60ae367" id="r_abc3edb4ceba959de8c5b1b94a60ae367"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc3edb4ceba959de8c5b1b94a60ae367">DMA_CH5_CTRL_TRIG_CHAIN_TO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abc3edb4ceba959de8c5b1b94a60ae367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f82463976e2e26d3d2e6a1eb91dba8d" id="r_a3f82463976e2e26d3d2e6a1eb91dba8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f82463976e2e26d3d2e6a1eb91dba8d">DMA_CH5_CTRL_TRIG_CHAIN_TO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td></tr>
<tr class="separator:a3f82463976e2e26d3d2e6a1eb91dba8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f388793289977bfaafc72eca6e50239" id="r_a9f388793289977bfaafc72eca6e50239"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f388793289977bfaafc72eca6e50239">DMA_CH5_CTRL_TRIG_CHAIN_TO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a9f388793289977bfaafc72eca6e50239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc99d6c389d6a2e1eacd896b01cca5d" id="r_aacc99d6c389d6a2e1eacd896b01cca5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aacc99d6c389d6a2e1eacd896b01cca5d">DMA_CH5_CTRL_TRIG_CHAIN_TO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:aacc99d6c389d6a2e1eacd896b01cca5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab252cdf3885827d3000071c0bd759cf1" id="r_ab252cdf3885827d3000071c0bd759cf1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab252cdf3885827d3000071c0bd759cf1">DMA_CH5_CTRL_TRIG_CHAIN_TO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab252cdf3885827d3000071c0bd759cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f865523c3cef61628dd2fed5a12254" id="r_ab7f865523c3cef61628dd2fed5a12254"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7f865523c3cef61628dd2fed5a12254">DMA_CH5_CTRL_TRIG_DATA_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab7f865523c3cef61628dd2fed5a12254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7556635d3aa6d55bad9802b3adc2f117" id="r_a7556635d3aa6d55bad9802b3adc2f117"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7556635d3aa6d55bad9802b3adc2f117">DMA_CH5_CTRL_TRIG_DATA_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:a7556635d3aa6d55bad9802b3adc2f117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adefbc8dce9521c8603a0a43c63eb6ff6" id="r_adefbc8dce9521c8603a0a43c63eb6ff6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adefbc8dce9521c8603a0a43c63eb6ff6">DMA_CH5_CTRL_TRIG_DATA_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:adefbc8dce9521c8603a0a43c63eb6ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24f836d8505585437c95545cff935330" id="r_a24f836d8505585437c95545cff935330"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24f836d8505585437c95545cff935330">DMA_CH5_CTRL_TRIG_DATA_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a24f836d8505585437c95545cff935330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47937158cefde760dfb113d1bb1e7546" id="r_a47937158cefde760dfb113d1bb1e7546"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47937158cefde760dfb113d1bb1e7546">DMA_CH5_CTRL_TRIG_DATA_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a47937158cefde760dfb113d1bb1e7546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94faea2af8bf79d1ed5896bb9a636ed" id="r_ae94faea2af8bf79d1ed5896bb9a636ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae94faea2af8bf79d1ed5896bb9a636ed">DMA_CH5_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae94faea2af8bf79d1ed5896bb9a636ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93306fb42b60e05cc9eca0c684631d8e" id="r_a93306fb42b60e05cc9eca0c684631d8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a93306fb42b60e05cc9eca0c684631d8e">DMA_CH5_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a93306fb42b60e05cc9eca0c684631d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa7fa53a2c27843311981d184bb01465" id="r_afa7fa53a2c27843311981d184bb01465"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afa7fa53a2c27843311981d184bb01465">DMA_CH5_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:afa7fa53a2c27843311981d184bb01465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa678f6b1e4f2f06dcbcfef79d62213b" id="r_aaa678f6b1e4f2f06dcbcfef79d62213b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa678f6b1e4f2f06dcbcfef79d62213b">DMA_CH5_CTRL_TRIG_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaa678f6b1e4f2f06dcbcfef79d62213b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ee9a2eae818fd054224651c454d1a6" id="r_a76ee9a2eae818fd054224651c454d1a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76ee9a2eae818fd054224651c454d1a6">DMA_CH5_CTRL_TRIG_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a76ee9a2eae818fd054224651c454d1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9f7987d8e66bca96a0511eb32b2fa04" id="r_ab9f7987d8e66bca96a0511eb32b2fa04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab9f7987d8e66bca96a0511eb32b2fa04">DMA_CH5_CTRL_TRIG_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab9f7987d8e66bca96a0511eb32b2fa04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e9ae25662d5557877660080a48c2da5" id="r_a0e9ae25662d5557877660080a48c2da5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0e9ae25662d5557877660080a48c2da5">DMA_CH5_CTRL_TRIG_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0e9ae25662d5557877660080a48c2da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6ce6d2102ebe9c86311ba260e4ac83" id="r_afa6ce6d2102ebe9c86311ba260e4ac83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afa6ce6d2102ebe9c86311ba260e4ac83">DMA_CH5_CTRL_TRIG_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afa6ce6d2102ebe9c86311ba260e4ac83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6de3be1e6ca9dcf2a53416dd38270c" id="r_acf6de3be1e6ca9dcf2a53416dd38270c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf6de3be1e6ca9dcf2a53416dd38270c">DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acf6de3be1e6ca9dcf2a53416dd38270c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462dec4aba07558bc53e32cb23560cb5" id="r_a462dec4aba07558bc53e32cb23560cb5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a462dec4aba07558bc53e32cb23560cb5">DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a462dec4aba07558bc53e32cb23560cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c8c30d3204ce610b91aa1c6a5cb4e32" id="r_a4c8c30d3204ce610b91aa1c6a5cb4e32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c8c30d3204ce610b91aa1c6a5cb4e32">DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a4c8c30d3204ce610b91aa1c6a5cb4e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefa85d5d7cf9133184118e57348f0998" id="r_aefa85d5d7cf9133184118e57348f0998"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aefa85d5d7cf9133184118e57348f0998">DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aefa85d5d7cf9133184118e57348f0998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6476fc0ca3171249298a0ede54ab236" id="r_aa6476fc0ca3171249298a0ede54ab236"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6476fc0ca3171249298a0ede54ab236">DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa6476fc0ca3171249298a0ede54ab236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95f94a475fbb903ee15b4f1c1b31ad4" id="r_ad95f94a475fbb903ee15b4f1c1b31ad4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad95f94a475fbb903ee15b4f1c1b31ad4">DMA_CH5_CTRL_TRIG_INCR_READ_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad95f94a475fbb903ee15b4f1c1b31ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2fcac27045460eb2e60faae92934f47" id="r_af2fcac27045460eb2e60faae92934f47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2fcac27045460eb2e60faae92934f47">DMA_CH5_CTRL_TRIG_INCR_READ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:af2fcac27045460eb2e60faae92934f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92f7a31b3ecfccb2220b4a8cd9ecebbd" id="r_a92f7a31b3ecfccb2220b4a8cd9ecebbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a92f7a31b3ecfccb2220b4a8cd9ecebbd">DMA_CH5_CTRL_TRIG_INCR_READ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a92f7a31b3ecfccb2220b4a8cd9ecebbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45468dea5841f340de96dbdc908110a" id="r_af45468dea5841f340de96dbdc908110a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af45468dea5841f340de96dbdc908110a">DMA_CH5_CTRL_TRIG_INCR_READ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:af45468dea5841f340de96dbdc908110a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1f248255f7fdc36ac4036edea15b929" id="r_af1f248255f7fdc36ac4036edea15b929"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1f248255f7fdc36ac4036edea15b929">DMA_CH5_CTRL_TRIG_INCR_READ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af1f248255f7fdc36ac4036edea15b929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af67d6778984507bd1c7a1050e7c13c16" id="r_af67d6778984507bd1c7a1050e7c13c16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af67d6778984507bd1c7a1050e7c13c16">DMA_CH5_CTRL_TRIG_INCR_WRITE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af67d6778984507bd1c7a1050e7c13c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49573c4511762505f23f24428380c0fa" id="r_a49573c4511762505f23f24428380c0fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a49573c4511762505f23f24428380c0fa">DMA_CH5_CTRL_TRIG_INCR_WRITE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a49573c4511762505f23f24428380c0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ebc1c31ffb0c39133817cc9a2e1b820" id="r_a8ebc1c31ffb0c39133817cc9a2e1b820"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ebc1c31ffb0c39133817cc9a2e1b820">DMA_CH5_CTRL_TRIG_INCR_WRITE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a8ebc1c31ffb0c39133817cc9a2e1b820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6a849b287a656f58986615790c5dd3" id="r_a3f6a849b287a656f58986615790c5dd3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f6a849b287a656f58986615790c5dd3">DMA_CH5_CTRL_TRIG_INCR_WRITE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a3f6a849b287a656f58986615790c5dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85c234a8fb2d41e6f0ec937f2d880f00" id="r_a85c234a8fb2d41e6f0ec937f2d880f00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85c234a8fb2d41e6f0ec937f2d880f00">DMA_CH5_CTRL_TRIG_INCR_WRITE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a85c234a8fb2d41e6f0ec937f2d880f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeebe8fbc086e10eec6fbafbdd9891fc5" id="r_aeebe8fbc086e10eec6fbafbdd9891fc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeebe8fbc086e10eec6fbafbdd9891fc5">DMA_CH5_CTRL_TRIG_IRQ_QUIET_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aeebe8fbc086e10eec6fbafbdd9891fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f67eb531ea110283d73d154a514c87" id="r_a18f67eb531ea110283d73d154a514c87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a18f67eb531ea110283d73d154a514c87">DMA_CH5_CTRL_TRIG_IRQ_QUIET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a18f67eb531ea110283d73d154a514c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbd01eff396c4fe9606b9c4ec88823e5" id="r_adbd01eff396c4fe9606b9c4ec88823e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adbd01eff396c4fe9606b9c4ec88823e5">DMA_CH5_CTRL_TRIG_IRQ_QUIET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:adbd01eff396c4fe9606b9c4ec88823e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417f7a430bed475885edb52f249ea2e5" id="r_a417f7a430bed475885edb52f249ea2e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a417f7a430bed475885edb52f249ea2e5">DMA_CH5_CTRL_TRIG_IRQ_QUIET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a417f7a430bed475885edb52f249ea2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6889a441d9fa1be3301d48e87ef6cfb5" id="r_a6889a441d9fa1be3301d48e87ef6cfb5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6889a441d9fa1be3301d48e87ef6cfb5">DMA_CH5_CTRL_TRIG_IRQ_QUIET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6889a441d9fa1be3301d48e87ef6cfb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb6fdc81123077edf6a168e1084fd59" id="r_a4cb6fdc81123077edf6a168e1084fd59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4cb6fdc81123077edf6a168e1084fd59">DMA_CH5_CTRL_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000014c)</td></tr>
<tr class="separator:a4cb6fdc81123077edf6a168e1084fd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08480386e255b4c455c447ae1f200aa6" id="r_a08480386e255b4c455c447ae1f200aa6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08480386e255b4c455c447ae1f200aa6">DMA_CH5_CTRL_TRIG_READ_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a08480386e255b4c455c447ae1f200aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b387447e59335f9d9efd448323b1a5" id="r_a54b387447e59335f9d9efd448323b1a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a54b387447e59335f9d9efd448323b1a5">DMA_CH5_CTRL_TRIG_READ_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:a54b387447e59335f9d9efd448323b1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02fb47421cf55f580db3e4fc829ed323" id="r_a02fb47421cf55f580db3e4fc829ed323"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02fb47421cf55f580db3e4fc829ed323">DMA_CH5_CTRL_TRIG_READ_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a02fb47421cf55f580db3e4fc829ed323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf98f36ef2b97fa3706883740eaedc9d" id="r_acf98f36ef2b97fa3706883740eaedc9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf98f36ef2b97fa3706883740eaedc9d">DMA_CH5_CTRL_TRIG_READ_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:acf98f36ef2b97fa3706883740eaedc9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e4ffdecc493ef092615fbfcf906408" id="r_a33e4ffdecc493ef092615fbfcf906408"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a33e4ffdecc493ef092615fbfcf906408">DMA_CH5_CTRL_TRIG_READ_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a33e4ffdecc493ef092615fbfcf906408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6705056093b202539b066c529bfb459d" id="r_a6705056093b202539b066c529bfb459d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6705056093b202539b066c529bfb459d">DMA_CH5_CTRL_TRIG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a6705056093b202539b066c529bfb459d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af808784c95ca5bd366c2a667daecc9ed" id="r_af808784c95ca5bd366c2a667daecc9ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af808784c95ca5bd366c2a667daecc9ed">DMA_CH5_CTRL_TRIG_RING_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af808784c95ca5bd366c2a667daecc9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21abe98fa6aa114508eb52d80816df11" id="r_a21abe98fa6aa114508eb52d80816df11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a21abe98fa6aa114508eb52d80816df11">DMA_CH5_CTRL_TRIG_RING_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a21abe98fa6aa114508eb52d80816df11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1787e5e5605a757f9753570c0fa45c7" id="r_af1787e5e5605a757f9753570c0fa45c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1787e5e5605a757f9753570c0fa45c7">DMA_CH5_CTRL_TRIG_RING_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:af1787e5e5605a757f9753570c0fa45c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b4ce9b3a77d7777efb7389b72961efe" id="r_a0b4ce9b3a77d7777efb7389b72961efe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0b4ce9b3a77d7777efb7389b72961efe">DMA_CH5_CTRL_TRIG_RING_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a0b4ce9b3a77d7777efb7389b72961efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98cbe7cd2939bd59f77debdaf4e91a3c" id="r_a98cbe7cd2939bd59f77debdaf4e91a3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a98cbe7cd2939bd59f77debdaf4e91a3c">DMA_CH5_CTRL_TRIG_RING_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a98cbe7cd2939bd59f77debdaf4e91a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05c443aeb351c46d9097b58fae341964" id="r_a05c443aeb351c46d9097b58fae341964"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05c443aeb351c46d9097b58fae341964">DMA_CH5_CTRL_TRIG_RING_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a05c443aeb351c46d9097b58fae341964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8888a64a77fb9edcde3fd5e17e536830" id="r_a8888a64a77fb9edcde3fd5e17e536830"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8888a64a77fb9edcde3fd5e17e536830">DMA_CH5_CTRL_TRIG_RING_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td></tr>
<tr class="separator:a8888a64a77fb9edcde3fd5e17e536830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff5e6fc6b3f0e02f3983bb5da3ccc2f8" id="r_aff5e6fc6b3f0e02f3983bb5da3ccc2f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aff5e6fc6b3f0e02f3983bb5da3ccc2f8">DMA_CH5_CTRL_TRIG_RING_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aff5e6fc6b3f0e02f3983bb5da3ccc2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ec541f0221e9f8b58b4c7c3b59b61f" id="r_ab1ec541f0221e9f8b58b4c7c3b59b61f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab1ec541f0221e9f8b58b4c7c3b59b61f">DMA_CH5_CTRL_TRIG_RING_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ab1ec541f0221e9f8b58b4c7c3b59b61f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc65af4b941647a5cfdc308865a0be9" id="r_a5bc65af4b941647a5cfdc308865a0be9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5bc65af4b941647a5cfdc308865a0be9">DMA_CH5_CTRL_TRIG_RING_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5bc65af4b941647a5cfdc308865a0be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4662877bb5dce4ec4c8d72b3c3fc196b" id="r_a4662877bb5dce4ec4c8d72b3c3fc196b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4662877bb5dce4ec4c8d72b3c3fc196b">DMA_CH5_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4662877bb5dce4ec4c8d72b3c3fc196b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea8d5994b549b440824667a0d3b01e9" id="r_a0ea8d5994b549b440824667a0d3b01e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ea8d5994b549b440824667a0d3b01e9">DMA_CH5_CTRL_TRIG_SNIFF_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0ea8d5994b549b440824667a0d3b01e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a707d1ee461867b7f6a8c075f050e1bf2" id="r_a707d1ee461867b7f6a8c075f050e1bf2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a707d1ee461867b7f6a8c075f050e1bf2">DMA_CH5_CTRL_TRIG_SNIFF_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a707d1ee461867b7f6a8c075f050e1bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26d75fc31f32511195a0edae7ca514a5" id="r_a26d75fc31f32511195a0edae7ca514a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a26d75fc31f32511195a0edae7ca514a5">DMA_CH5_CTRL_TRIG_SNIFF_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a26d75fc31f32511195a0edae7ca514a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9da4de4fa5cdd4f48725aedeb10de42e" id="r_a9da4de4fa5cdd4f48725aedeb10de42e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9da4de4fa5cdd4f48725aedeb10de42e">DMA_CH5_CTRL_TRIG_SNIFF_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a9da4de4fa5cdd4f48725aedeb10de42e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a9ee847c8f208a12add87dd51aedbea" id="r_a7a9ee847c8f208a12add87dd51aedbea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a9ee847c8f208a12add87dd51aedbea">DMA_CH5_CTRL_TRIG_SNIFF_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7a9ee847c8f208a12add87dd51aedbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2865353c28cb5b74fdf4db6b2d795d86" id="r_a2865353c28cb5b74fdf4db6b2d795d86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2865353c28cb5b74fdf4db6b2d795d86">DMA_CH5_CTRL_TRIG_TREQ_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2865353c28cb5b74fdf4db6b2d795d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae983b9931849f4e9fb7151457dd6d4b1" id="r_ae983b9931849f4e9fb7151457dd6d4b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae983b9931849f4e9fb7151457dd6d4b1">DMA_CH5_CTRL_TRIG_TREQ_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td></tr>
<tr class="separator:ae983b9931849f4e9fb7151457dd6d4b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa01e612830edc16cd9ae7000addca3d2" id="r_aa01e612830edc16cd9ae7000addca3d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa01e612830edc16cd9ae7000addca3d2">DMA_CH5_CTRL_TRIG_TREQ_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:aa01e612830edc16cd9ae7000addca3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e53d126d6514e9d11e12bd555ddc940" id="r_a6e53d126d6514e9d11e12bd555ddc940"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e53d126d6514e9d11e12bd555ddc940">DMA_CH5_CTRL_TRIG_TREQ_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a6e53d126d6514e9d11e12bd555ddc940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285291b86570115a7c0b6a5e3b48ff03" id="r_a285291b86570115a7c0b6a5e3b48ff03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a285291b86570115a7c0b6a5e3b48ff03">DMA_CH5_CTRL_TRIG_TREQ_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a285291b86570115a7c0b6a5e3b48ff03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae55ed067dbf3402ec0051bc037e2f46c" id="r_ae55ed067dbf3402ec0051bc037e2f46c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae55ed067dbf3402ec0051bc037e2f46c">DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td></tr>
<tr class="separator:ae55ed067dbf3402ec0051bc037e2f46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eba7798dbd8c18cd7a8b196255e6681" id="r_a4eba7798dbd8c18cd7a8b196255e6681"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4eba7798dbd8c18cd7a8b196255e6681">DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td></tr>
<tr class="separator:a4eba7798dbd8c18cd7a8b196255e6681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a629274cf25c53f5a61bb6639dbc971f4" id="r_a629274cf25c53f5a61bb6639dbc971f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a629274cf25c53f5a61bb6639dbc971f4">DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td></tr>
<tr class="separator:a629274cf25c53f5a61bb6639dbc971f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8894e522690b85957034edc29231f13b" id="r_a8894e522690b85957034edc29231f13b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8894e522690b85957034edc29231f13b">DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td></tr>
<tr class="separator:a8894e522690b85957034edc29231f13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45ffef83ca7fa759b00937848a3a4599" id="r_a45ffef83ca7fa759b00937848a3a4599"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a45ffef83ca7fa759b00937848a3a4599">DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td></tr>
<tr class="separator:a45ffef83ca7fa759b00937848a3a4599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ed8ffc0163c86921324189259e0a871" id="r_a8ed8ffc0163c86921324189259e0a871"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ed8ffc0163c86921324189259e0a871">DMA_CH5_CTRL_TRIG_WRITE_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a8ed8ffc0163c86921324189259e0a871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95aac0abcc13102f1fd200a899e7c592" id="r_a95aac0abcc13102f1fd200a899e7c592"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95aac0abcc13102f1fd200a899e7c592">DMA_CH5_CTRL_TRIG_WRITE_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:a95aac0abcc13102f1fd200a899e7c592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd063375cad3b1892a59307dcea8b09" id="r_adcd063375cad3b1892a59307dcea8b09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adcd063375cad3b1892a59307dcea8b09">DMA_CH5_CTRL_TRIG_WRITE_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:adcd063375cad3b1892a59307dcea8b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5453dc01254808bf334390a938188131" id="r_a5453dc01254808bf334390a938188131"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5453dc01254808bf334390a938188131">DMA_CH5_CTRL_TRIG_WRITE_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a5453dc01254808bf334390a938188131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abced9a79c147bb47dc994b5e6ba867b8" id="r_abced9a79c147bb47dc994b5e6ba867b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abced9a79c147bb47dc994b5e6ba867b8">DMA_CH5_CTRL_TRIG_WRITE_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abced9a79c147bb47dc994b5e6ba867b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af65d19fac82fb9d8f2ec4dbba494762e" id="r_af65d19fac82fb9d8f2ec4dbba494762e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af65d19fac82fb9d8f2ec4dbba494762e">DMA_CH5_DBG_CTDREQ_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:af65d19fac82fb9d8f2ec4dbba494762e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e76e849a40aea60243833e91f834e9" id="r_a60e76e849a40aea60243833e91f834e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60e76e849a40aea60243833e91f834e9">DMA_CH5_DBG_CTDREQ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td></tr>
<tr class="separator:a60e76e849a40aea60243833e91f834e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74f2239114bbfea2d8f9b152d271519a" id="r_a74f2239114bbfea2d8f9b152d271519a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74f2239114bbfea2d8f9b152d271519a">DMA_CH5_DBG_CTDREQ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a74f2239114bbfea2d8f9b152d271519a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b81de21177ff4ddb5f7155f95fe005" id="r_ae4b81de21177ff4ddb5f7155f95fe005"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4b81de21177ff4ddb5f7155f95fe005">DMA_CH5_DBG_CTDREQ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ae4b81de21177ff4ddb5f7155f95fe005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f2927512155936a5ff6cdd07025608" id="r_a55f2927512155936a5ff6cdd07025608"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55f2927512155936a5ff6cdd07025608">DMA_CH5_DBG_CTDREQ_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000940)</td></tr>
<tr class="separator:a55f2927512155936a5ff6cdd07025608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91a51b1781e9337c27646a23d3e63f60" id="r_a91a51b1781e9337c27646a23d3e63f60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91a51b1781e9337c27646a23d3e63f60">DMA_CH5_DBG_CTDREQ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a91a51b1781e9337c27646a23d3e63f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affee959701f356efa82bc727af14a045" id="r_affee959701f356efa82bc727af14a045"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#affee959701f356efa82bc727af14a045">DMA_CH5_DBG_TCR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:affee959701f356efa82bc727af14a045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2de8f4ecfc1a90a430562aa491c48da3" id="r_a2de8f4ecfc1a90a430562aa491c48da3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2de8f4ecfc1a90a430562aa491c48da3">DMA_CH5_DBG_TCR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a2de8f4ecfc1a90a430562aa491c48da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac06d149528127acfe4c70793da78ad32" id="r_ac06d149528127acfe4c70793da78ad32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac06d149528127acfe4c70793da78ad32">DMA_CH5_DBG_TCR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac06d149528127acfe4c70793da78ad32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe4481415bcde831d1df7679ef8b9823" id="r_abe4481415bcde831d1df7679ef8b9823"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abe4481415bcde831d1df7679ef8b9823">DMA_CH5_DBG_TCR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:abe4481415bcde831d1df7679ef8b9823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a148e4bcf9b71e3822bcc9572bebdb014" id="r_a148e4bcf9b71e3822bcc9572bebdb014"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a148e4bcf9b71e3822bcc9572bebdb014">DMA_CH5_DBG_TCR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000944)</td></tr>
<tr class="separator:a148e4bcf9b71e3822bcc9572bebdb014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3981cf50f8edacebe8c7657bafe87c06" id="r_a3981cf50f8edacebe8c7657bafe87c06"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3981cf50f8edacebe8c7657bafe87c06">DMA_CH5_DBG_TCR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3981cf50f8edacebe8c7657bafe87c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b23160ed7e302d388be577194da89b" id="r_a69b23160ed7e302d388be577194da89b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69b23160ed7e302d388be577194da89b">DMA_CH5_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a69b23160ed7e302d388be577194da89b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc1b2a46ed8cbfc048f40a4db03ab765" id="r_acc1b2a46ed8cbfc048f40a4db03ab765"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc1b2a46ed8cbfc048f40a4db03ab765">DMA_CH5_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:acc1b2a46ed8cbfc048f40a4db03ab765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32bfed59789bd213cc3498ae978cd1ff" id="r_a32bfed59789bd213cc3498ae978cd1ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32bfed59789bd213cc3498ae978cd1ff">DMA_CH5_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a32bfed59789bd213cc3498ae978cd1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f660eff3f744d53bba27cc95ae791a" id="r_ab7f660eff3f744d53bba27cc95ae791a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7f660eff3f744d53bba27cc95ae791a">DMA_CH5_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ab7f660eff3f744d53bba27cc95ae791a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60069edede07cfbbb6e32d9fd4978211" id="r_a60069edede07cfbbb6e32d9fd4978211"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60069edede07cfbbb6e32d9fd4978211">DMA_CH5_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000140)</td></tr>
<tr class="separator:a60069edede07cfbbb6e32d9fd4978211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd94019a3bd4da00499d33a94f27403b" id="r_abd94019a3bd4da00499d33a94f27403b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd94019a3bd4da00499d33a94f27403b">DMA_CH5_READ_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:abd94019a3bd4da00499d33a94f27403b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afea4a14fcfc901c875b3bf54ecbb01c6" id="r_afea4a14fcfc901c875b3bf54ecbb01c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afea4a14fcfc901c875b3bf54ecbb01c6">DMA_CH5_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afea4a14fcfc901c875b3bf54ecbb01c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9470902ca9f75be1eaa3a4861bd4ae8" id="r_aa9470902ca9f75be1eaa3a4861bd4ae8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa9470902ca9f75be1eaa3a4861bd4ae8">DMA_CH5_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa9470902ca9f75be1eaa3a4861bd4ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2462d802f989b317b878bebd874ac3d" id="r_af2462d802f989b317b878bebd874ac3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2462d802f989b317b878bebd874ac3d">DMA_CH5_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af2462d802f989b317b878bebd874ac3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e797985f8506b2089c7bb32ef2e20e" id="r_a59e797985f8506b2089c7bb32ef2e20e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59e797985f8506b2089c7bb32ef2e20e">DMA_CH5_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a59e797985f8506b2089c7bb32ef2e20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a287cb15bdeab3c202b6bc7a3a35467da" id="r_a287cb15bdeab3c202b6bc7a3a35467da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a287cb15bdeab3c202b6bc7a3a35467da">DMA_CH5_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000148)</td></tr>
<tr class="separator:a287cb15bdeab3c202b6bc7a3a35467da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb0121d9c26ec4c39dad7420c10c6eb4" id="r_afb0121d9c26ec4c39dad7420c10c6eb4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afb0121d9c26ec4c39dad7420c10c6eb4">DMA_CH5_TRANS_COUNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:afb0121d9c26ec4c39dad7420c10c6eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c4d9fcb71122f3dbc8fea4eb34d1cd" id="r_a88c4d9fcb71122f3dbc8fea4eb34d1cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88c4d9fcb71122f3dbc8fea4eb34d1cd">DMA_CH5_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a88c4d9fcb71122f3dbc8fea4eb34d1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af600e91853f335e467663b9615c78846" id="r_af600e91853f335e467663b9615c78846"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af600e91853f335e467663b9615c78846">DMA_CH5_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:af600e91853f335e467663b9615c78846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47983661a0d888ff0588e832e4c55aee" id="r_a47983661a0d888ff0588e832e4c55aee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47983661a0d888ff0588e832e4c55aee">DMA_CH5_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a47983661a0d888ff0588e832e4c55aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc508867ac28246473693cd3845d888" id="r_a1cc508867ac28246473693cd3845d888"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1cc508867ac28246473693cd3845d888">DMA_CH5_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a1cc508867ac28246473693cd3845d888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a991f6b807e4c672c79eb74f6a1bd7558" id="r_a991f6b807e4c672c79eb74f6a1bd7558"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a991f6b807e4c672c79eb74f6a1bd7558">DMA_CH5_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000144)</td></tr>
<tr class="separator:a991f6b807e4c672c79eb74f6a1bd7558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc38d253f5d68bd5a6716c3e747e351f" id="r_acc38d253f5d68bd5a6716c3e747e351f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc38d253f5d68bd5a6716c3e747e351f">DMA_CH5_WRITE_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:acc38d253f5d68bd5a6716c3e747e351f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1375c0fe6e361ef1e4c24c83e36ef17e" id="r_a1375c0fe6e361ef1e4c24c83e36ef17e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1375c0fe6e361ef1e4c24c83e36ef17e">DMA_CH6_AL1_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1375c0fe6e361ef1e4c24c83e36ef17e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaae687531a83f1c975799e36c9961e9d" id="r_aaae687531a83f1c975799e36c9961e9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaae687531a83f1c975799e36c9961e9d">DMA_CH6_AL1_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aaae687531a83f1c975799e36c9961e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebd176ccabebb31a4fec0eb47e372f6" id="r_a7ebd176ccabebb31a4fec0eb47e372f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ebd176ccabebb31a4fec0eb47e372f6">DMA_CH6_AL1_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7ebd176ccabebb31a4fec0eb47e372f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7546d72fd04328248ca5399dd42832cb" id="r_a7546d72fd04328248ca5399dd42832cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7546d72fd04328248ca5399dd42832cb">DMA_CH6_AL1_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a7546d72fd04328248ca5399dd42832cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50d9a83eb172f0d83c0ec4cbb11aa5f" id="r_ab50d9a83eb172f0d83c0ec4cbb11aa5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab50d9a83eb172f0d83c0ec4cbb11aa5f">DMA_CH6_AL1_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000190)</td></tr>
<tr class="separator:ab50d9a83eb172f0d83c0ec4cbb11aa5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5130484e99c97e2b045d46d1a10a0a7b" id="r_a5130484e99c97e2b045d46d1a10a0a7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5130484e99c97e2b045d46d1a10a0a7b">DMA_CH6_AL1_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a5130484e99c97e2b045d46d1a10a0a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae70a7e3f12bd6b5e6eb6b5c08a6ff6a4" id="r_ae70a7e3f12bd6b5e6eb6b5c08a6ff6a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae70a7e3f12bd6b5e6eb6b5c08a6ff6a4">DMA_CH6_AL1_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae70a7e3f12bd6b5e6eb6b5c08a6ff6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eaacf13a7bb9a39973c459713487c69" id="r_a5eaacf13a7bb9a39973c459713487c69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5eaacf13a7bb9a39973c459713487c69">DMA_CH6_AL1_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a5eaacf13a7bb9a39973c459713487c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89cca5cee76aaa08b64024547a24bb78" id="r_a89cca5cee76aaa08b64024547a24bb78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89cca5cee76aaa08b64024547a24bb78">DMA_CH6_AL1_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a89cca5cee76aaa08b64024547a24bb78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a174fc7ec0680e75e0ad225b27b6e12d4" id="r_a174fc7ec0680e75e0ad225b27b6e12d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a174fc7ec0680e75e0ad225b27b6e12d4">DMA_CH6_AL1_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a174fc7ec0680e75e0ad225b27b6e12d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeddd37060b3927ee9e96203d471b22dd" id="r_aeddd37060b3927ee9e96203d471b22dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeddd37060b3927ee9e96203d471b22dd">DMA_CH6_AL1_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000194)</td></tr>
<tr class="separator:aeddd37060b3927ee9e96203d471b22dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a287d321a9f833f40862bee95afcf1038" id="r_a287d321a9f833f40862bee95afcf1038"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a287d321a9f833f40862bee95afcf1038">DMA_CH6_AL1_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a287d321a9f833f40862bee95afcf1038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f607c6306a0077112ae99805ae59af" id="r_a89f607c6306a0077112ae99805ae59af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89f607c6306a0077112ae99805ae59af">DMA_CH6_AL1_TRANS_COUNT_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a89f607c6306a0077112ae99805ae59af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4051211ba8e138ded100ef11aa07236" id="r_aa4051211ba8e138ded100ef11aa07236"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4051211ba8e138ded100ef11aa07236">DMA_CH6_AL1_TRANS_COUNT_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa4051211ba8e138ded100ef11aa07236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a628d74c7b597ba213d63d24344ea37f9" id="r_a628d74c7b597ba213d63d24344ea37f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a628d74c7b597ba213d63d24344ea37f9">DMA_CH6_AL1_TRANS_COUNT_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a628d74c7b597ba213d63d24344ea37f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a231884136b97b47a3687d57a870539b7" id="r_a231884136b97b47a3687d57a870539b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a231884136b97b47a3687d57a870539b7">DMA_CH6_AL1_TRANS_COUNT_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a231884136b97b47a3687d57a870539b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab852799c66123392849e5f1b7df6e37" id="r_aab852799c66123392849e5f1b7df6e37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aab852799c66123392849e5f1b7df6e37">DMA_CH6_AL1_TRANS_COUNT_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000019c)</td></tr>
<tr class="separator:aab852799c66123392849e5f1b7df6e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23d5653a2f7b074bf6327e68df481d7" id="r_ae23d5653a2f7b074bf6327e68df481d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae23d5653a2f7b074bf6327e68df481d7">DMA_CH6_AL1_TRANS_COUNT_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ae23d5653a2f7b074bf6327e68df481d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac79480bfc78f10d3bfb9f470990cf537" id="r_ac79480bfc78f10d3bfb9f470990cf537"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac79480bfc78f10d3bfb9f470990cf537">DMA_CH6_AL1_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac79480bfc78f10d3bfb9f470990cf537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a303219c38c1cf7a0b5fe9864517168e9" id="r_a303219c38c1cf7a0b5fe9864517168e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a303219c38c1cf7a0b5fe9864517168e9">DMA_CH6_AL1_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a303219c38c1cf7a0b5fe9864517168e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ebc16b45b4c141777b1ee271d26837" id="r_ab6ebc16b45b4c141777b1ee271d26837"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab6ebc16b45b4c141777b1ee271d26837">DMA_CH6_AL1_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab6ebc16b45b4c141777b1ee271d26837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8155b8d549f8f98bdd2420da52251d94" id="r_a8155b8d549f8f98bdd2420da52251d94"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8155b8d549f8f98bdd2420da52251d94">DMA_CH6_AL1_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a8155b8d549f8f98bdd2420da52251d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8971b2ef94cd205f7c6c3ce67f2dc351" id="r_a8971b2ef94cd205f7c6c3ce67f2dc351"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8971b2ef94cd205f7c6c3ce67f2dc351">DMA_CH6_AL1_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000198)</td></tr>
<tr class="separator:a8971b2ef94cd205f7c6c3ce67f2dc351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe67d7f5436395cf300f1df7762404b" id="r_a9fe67d7f5436395cf300f1df7762404b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9fe67d7f5436395cf300f1df7762404b">DMA_CH6_AL1_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a9fe67d7f5436395cf300f1df7762404b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada5a1f7b50f500c40c18d56c0fe2e832" id="r_ada5a1f7b50f500c40c18d56c0fe2e832"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada5a1f7b50f500c40c18d56c0fe2e832">DMA_CH6_AL2_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ada5a1f7b50f500c40c18d56c0fe2e832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db813a450a095f79fc42c628de103d0" id="r_a5db813a450a095f79fc42c628de103d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5db813a450a095f79fc42c628de103d0">DMA_CH6_AL2_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a5db813a450a095f79fc42c628de103d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92798f6793c35d2a4e6a82e977e99d21" id="r_a92798f6793c35d2a4e6a82e977e99d21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a92798f6793c35d2a4e6a82e977e99d21">DMA_CH6_AL2_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a92798f6793c35d2a4e6a82e977e99d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c324fc168900afcc18aa0c200bcf18" id="r_ae7c324fc168900afcc18aa0c200bcf18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7c324fc168900afcc18aa0c200bcf18">DMA_CH6_AL2_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ae7c324fc168900afcc18aa0c200bcf18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05441a159f639bc9a12414800bdd2fdf" id="r_a05441a159f639bc9a12414800bdd2fdf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05441a159f639bc9a12414800bdd2fdf">DMA_CH6_AL2_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001a0)</td></tr>
<tr class="separator:a05441a159f639bc9a12414800bdd2fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affbbd1e775e066591a7e016bb4f13b73" id="r_affbbd1e775e066591a7e016bb4f13b73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#affbbd1e775e066591a7e016bb4f13b73">DMA_CH6_AL2_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:affbbd1e775e066591a7e016bb4f13b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd72f2c40bc00a89890c77df9c8ace11" id="r_afd72f2c40bc00a89890c77df9c8ace11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd72f2c40bc00a89890c77df9c8ace11">DMA_CH6_AL2_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afd72f2c40bc00a89890c77df9c8ace11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a499fe3b55e7a42481dab5efd36be649b" id="r_a499fe3b55e7a42481dab5efd36be649b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a499fe3b55e7a42481dab5efd36be649b">DMA_CH6_AL2_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a499fe3b55e7a42481dab5efd36be649b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ff2d781aea50e74b5a3ea134ef35ca" id="r_ae6ff2d781aea50e74b5a3ea134ef35ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae6ff2d781aea50e74b5a3ea134ef35ca">DMA_CH6_AL2_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae6ff2d781aea50e74b5a3ea134ef35ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abebe37292a30237ddda6d14d5a69266f" id="r_abebe37292a30237ddda6d14d5a69266f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abebe37292a30237ddda6d14d5a69266f">DMA_CH6_AL2_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:abebe37292a30237ddda6d14d5a69266f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c1a793ec741c7466ba5c8c54859d411" id="r_a9c1a793ec741c7466ba5c8c54859d411"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c1a793ec741c7466ba5c8c54859d411">DMA_CH6_AL2_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001a8)</td></tr>
<tr class="separator:a9c1a793ec741c7466ba5c8c54859d411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa42956f7e272d43d95790aa74fc10470" id="r_aa42956f7e272d43d95790aa74fc10470"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa42956f7e272d43d95790aa74fc10470">DMA_CH6_AL2_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:aa42956f7e272d43d95790aa74fc10470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76fcddf86195c2e70b9db2bce2958a8f" id="r_a76fcddf86195c2e70b9db2bce2958a8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a76fcddf86195c2e70b9db2bce2958a8f">DMA_CH6_AL2_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a76fcddf86195c2e70b9db2bce2958a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b145892a6cd5428986a49c32af716e0" id="r_a2b145892a6cd5428986a49c32af716e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b145892a6cd5428986a49c32af716e0">DMA_CH6_AL2_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a2b145892a6cd5428986a49c32af716e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f6e3ca9cfde746a765c54170be5df73" id="r_a7f6e3ca9cfde746a765c54170be5df73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7f6e3ca9cfde746a765c54170be5df73">DMA_CH6_AL2_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7f6e3ca9cfde746a765c54170be5df73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af145c097994964cabbb13fb32c76a84f" id="r_af145c097994964cabbb13fb32c76a84f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af145c097994964cabbb13fb32c76a84f">DMA_CH6_AL2_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:af145c097994964cabbb13fb32c76a84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b18c687dafa3f348d4f3182eab5771b" id="r_a4b18c687dafa3f348d4f3182eab5771b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4b18c687dafa3f348d4f3182eab5771b">DMA_CH6_AL2_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001a4)</td></tr>
<tr class="separator:a4b18c687dafa3f348d4f3182eab5771b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8856cfe0d7dac57b5d1b07b781d8d15a" id="r_a8856cfe0d7dac57b5d1b07b781d8d15a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8856cfe0d7dac57b5d1b07b781d8d15a">DMA_CH6_AL2_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a8856cfe0d7dac57b5d1b07b781d8d15a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c6f05c7ca6aec7581edf70f4580df7f" id="r_a3c6f05c7ca6aec7581edf70f4580df7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3c6f05c7ca6aec7581edf70f4580df7f">DMA_CH6_AL2_WRITE_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3c6f05c7ca6aec7581edf70f4580df7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad57c38e0bf137239ee62420d322d6db6" id="r_ad57c38e0bf137239ee62420d322d6db6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad57c38e0bf137239ee62420d322d6db6">DMA_CH6_AL2_WRITE_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ad57c38e0bf137239ee62420d322d6db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95d6133082f1a3bea2857ccd2d7f6f58" id="r_a95d6133082f1a3bea2857ccd2d7f6f58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95d6133082f1a3bea2857ccd2d7f6f58">DMA_CH6_AL2_WRITE_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a95d6133082f1a3bea2857ccd2d7f6f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90036cef510bc68fec806d86f1a56d3b" id="r_a90036cef510bc68fec806d86f1a56d3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90036cef510bc68fec806d86f1a56d3b">DMA_CH6_AL2_WRITE_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a90036cef510bc68fec806d86f1a56d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a4628a1724c745a8bc6ac7e035d1b2" id="r_aa2a4628a1724c745a8bc6ac7e035d1b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa2a4628a1724c745a8bc6ac7e035d1b2">DMA_CH6_AL2_WRITE_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ac)</td></tr>
<tr class="separator:aa2a4628a1724c745a8bc6ac7e035d1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb217cfb76d24341b24dcdfeec4edddb" id="r_abb217cfb76d24341b24dcdfeec4edddb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb217cfb76d24341b24dcdfeec4edddb">DMA_CH6_AL2_WRITE_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:abb217cfb76d24341b24dcdfeec4edddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c422dbce431526855a1af4a7346443" id="r_a19c422dbce431526855a1af4a7346443"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19c422dbce431526855a1af4a7346443">DMA_CH6_AL3_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a19c422dbce431526855a1af4a7346443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a2bf8e572c3f602ddc3657d2c080c12" id="r_a1a2bf8e572c3f602ddc3657d2c080c12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1a2bf8e572c3f602ddc3657d2c080c12">DMA_CH6_AL3_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a1a2bf8e572c3f602ddc3657d2c080c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd1c2594ca79e183ce6ad6d7f6d777fc" id="r_acd1c2594ca79e183ce6ad6d7f6d777fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acd1c2594ca79e183ce6ad6d7f6d777fc">DMA_CH6_AL3_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acd1c2594ca79e183ce6ad6d7f6d777fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32be76438d4591b4bae1e3ef65a25f04" id="r_a32be76438d4591b4bae1e3ef65a25f04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32be76438d4591b4bae1e3ef65a25f04">DMA_CH6_AL3_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a32be76438d4591b4bae1e3ef65a25f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b909604992c29328a4c566615f8e23" id="r_a10b909604992c29328a4c566615f8e23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a10b909604992c29328a4c566615f8e23">DMA_CH6_AL3_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001b0)</td></tr>
<tr class="separator:a10b909604992c29328a4c566615f8e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59301f01e4ec3a6b217acc58962be484" id="r_a59301f01e4ec3a6b217acc58962be484"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59301f01e4ec3a6b217acc58962be484">DMA_CH6_AL3_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a59301f01e4ec3a6b217acc58962be484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2323ed511b8b049348c68811ba74a950" id="r_a2323ed511b8b049348c68811ba74a950"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2323ed511b8b049348c68811ba74a950">DMA_CH6_AL3_READ_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2323ed511b8b049348c68811ba74a950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad63356b4a1977bc00b895b00bd7d9aa9" id="r_ad63356b4a1977bc00b895b00bd7d9aa9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad63356b4a1977bc00b895b00bd7d9aa9">DMA_CH6_AL3_READ_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ad63356b4a1977bc00b895b00bd7d9aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7866eced98909d3fc1c5b5f99a740e" id="r_a0c7866eced98909d3fc1c5b5f99a740e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0c7866eced98909d3fc1c5b5f99a740e">DMA_CH6_AL3_READ_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0c7866eced98909d3fc1c5b5f99a740e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a2eb50a6d3629c692304cd44777a13" id="r_a27a2eb50a6d3629c692304cd44777a13"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27a2eb50a6d3629c692304cd44777a13">DMA_CH6_AL3_READ_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a27a2eb50a6d3629c692304cd44777a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa857d7a82972ec47c263e56f0d644d73" id="r_aa857d7a82972ec47c263e56f0d644d73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa857d7a82972ec47c263e56f0d644d73">DMA_CH6_AL3_READ_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001bc)</td></tr>
<tr class="separator:aa857d7a82972ec47c263e56f0d644d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5283fbdfd3348c7658f935f1d1d7d28" id="r_af5283fbdfd3348c7658f935f1d1d7d28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af5283fbdfd3348c7658f935f1d1d7d28">DMA_CH6_AL3_READ_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:af5283fbdfd3348c7658f935f1d1d7d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa82f471ce426378d123025ca318204" id="r_a2fa82f471ce426378d123025ca318204"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2fa82f471ce426378d123025ca318204">DMA_CH6_AL3_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2fa82f471ce426378d123025ca318204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e21e80f7403458197d4419d70c749c6" id="r_a7e21e80f7403458197d4419d70c749c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e21e80f7403458197d4419d70c749c6">DMA_CH6_AL3_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a7e21e80f7403458197d4419d70c749c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af31cbfbc6cd388e278ed42ed69db7144" id="r_af31cbfbc6cd388e278ed42ed69db7144"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af31cbfbc6cd388e278ed42ed69db7144">DMA_CH6_AL3_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af31cbfbc6cd388e278ed42ed69db7144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac565060b9440f7e91a4e8e9dcb68eddb" id="r_ac565060b9440f7e91a4e8e9dcb68eddb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac565060b9440f7e91a4e8e9dcb68eddb">DMA_CH6_AL3_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ac565060b9440f7e91a4e8e9dcb68eddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39b4175d45919285ecdd99b2de44d4c6" id="r_a39b4175d45919285ecdd99b2de44d4c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39b4175d45919285ecdd99b2de44d4c6">DMA_CH6_AL3_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001b8)</td></tr>
<tr class="separator:a39b4175d45919285ecdd99b2de44d4c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe525ec5544b79592b3566bffc8e535" id="r_a6fe525ec5544b79592b3566bffc8e535"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6fe525ec5544b79592b3566bffc8e535">DMA_CH6_AL3_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a6fe525ec5544b79592b3566bffc8e535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3ad1b6ab7d0df9f173b074e706cf15" id="r_aeb3ad1b6ab7d0df9f173b074e706cf15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb3ad1b6ab7d0df9f173b074e706cf15">DMA_CH6_AL3_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aeb3ad1b6ab7d0df9f173b074e706cf15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a895350651c4060db1567e446992966f3" id="r_a895350651c4060db1567e446992966f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a895350651c4060db1567e446992966f3">DMA_CH6_AL3_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a895350651c4060db1567e446992966f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dda9d99740eeb7f359db8d7aa0a06dd" id="r_a8dda9d99740eeb7f359db8d7aa0a06dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8dda9d99740eeb7f359db8d7aa0a06dd">DMA_CH6_AL3_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a8dda9d99740eeb7f359db8d7aa0a06dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a452c2f75f4d9358a50fc2f8d4763b075" id="r_a452c2f75f4d9358a50fc2f8d4763b075"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a452c2f75f4d9358a50fc2f8d4763b075">DMA_CH6_AL3_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a452c2f75f4d9358a50fc2f8d4763b075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a838a9e3cdcc8d7c1c7b6e7e84c1bbc9b" id="r_a838a9e3cdcc8d7c1c7b6e7e84c1bbc9b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a838a9e3cdcc8d7c1c7b6e7e84c1bbc9b">DMA_CH6_AL3_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001b4)</td></tr>
<tr class="separator:a838a9e3cdcc8d7c1c7b6e7e84c1bbc9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e956ee56423254d98b604431a359aa" id="r_ac3e956ee56423254d98b604431a359aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3e956ee56423254d98b604431a359aa">DMA_CH6_AL3_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ac3e956ee56423254d98b604431a359aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab45b70126c35114b049c3df176d0a07c" id="r_ab45b70126c35114b049c3df176d0a07c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab45b70126c35114b049c3df176d0a07c">DMA_CH6_CTRL_TRIG_AHB_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab45b70126c35114b049c3df176d0a07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e79567874cdf5780acc4fe706577c3" id="r_ae7e79567874cdf5780acc4fe706577c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7e79567874cdf5780acc4fe706577c3">DMA_CH6_CTRL_TRIG_AHB_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:ae7e79567874cdf5780acc4fe706577c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28eb23e7dd0118d4ba68bdbf9bbe553d" id="r_a28eb23e7dd0118d4ba68bdbf9bbe553d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28eb23e7dd0118d4ba68bdbf9bbe553d">DMA_CH6_CTRL_TRIG_AHB_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a28eb23e7dd0118d4ba68bdbf9bbe553d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e2c43639e1a21f5d73024c953f5de2" id="r_ab7e2c43639e1a21f5d73024c953f5de2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7e2c43639e1a21f5d73024c953f5de2">DMA_CH6_CTRL_TRIG_AHB_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ab7e2c43639e1a21f5d73024c953f5de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70008767e4a0fdacd6a21d727cf43721" id="r_a70008767e4a0fdacd6a21d727cf43721"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a70008767e4a0fdacd6a21d727cf43721">DMA_CH6_CTRL_TRIG_AHB_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a70008767e4a0fdacd6a21d727cf43721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8bc26f6875f282de1db58d83b71a6b6" id="r_af8bc26f6875f282de1db58d83b71a6b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8bc26f6875f282de1db58d83b71a6b6">DMA_CH6_CTRL_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td></tr>
<tr class="separator:af8bc26f6875f282de1db58d83b71a6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2401daf271530cae5acfe889da9ce93c" id="r_a2401daf271530cae5acfe889da9ce93c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2401daf271530cae5acfe889da9ce93c">DMA_CH6_CTRL_TRIG_BSWAP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2401daf271530cae5acfe889da9ce93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d88cbbbf74d9c8bcf1e1c50946cab6" id="r_ae4d88cbbbf74d9c8bcf1e1c50946cab6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4d88cbbbf74d9c8bcf1e1c50946cab6">DMA_CH6_CTRL_TRIG_BSWAP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:ae4d88cbbbf74d9c8bcf1e1c50946cab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6be87b881be3976b022a92da355726b1" id="r_a6be87b881be3976b022a92da355726b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6be87b881be3976b022a92da355726b1">DMA_CH6_CTRL_TRIG_BSWAP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a6be87b881be3976b022a92da355726b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf2eb461d78f781b654b9b41f25804c5" id="r_acf2eb461d78f781b654b9b41f25804c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acf2eb461d78f781b654b9b41f25804c5">DMA_CH6_CTRL_TRIG_BSWAP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:acf2eb461d78f781b654b9b41f25804c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98816518fc9fe78d3e308caab6d680ca" id="r_a98816518fc9fe78d3e308caab6d680ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a98816518fc9fe78d3e308caab6d680ca">DMA_CH6_CTRL_TRIG_BSWAP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a98816518fc9fe78d3e308caab6d680ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50444c85d06b81545b83ed48f8ba77c2" id="r_a50444c85d06b81545b83ed48f8ba77c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a50444c85d06b81545b83ed48f8ba77c2">DMA_CH6_CTRL_TRIG_BUSY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a50444c85d06b81545b83ed48f8ba77c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc95bbf9c7a67a2efd4fdc9119b7b7ed" id="r_afc95bbf9c7a67a2efd4fdc9119b7b7ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc95bbf9c7a67a2efd4fdc9119b7b7ed">DMA_CH6_CTRL_TRIG_BUSY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:afc95bbf9c7a67a2efd4fdc9119b7b7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02446e2c187684d581a36aebc737fb26" id="r_a02446e2c187684d581a36aebc737fb26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02446e2c187684d581a36aebc737fb26">DMA_CH6_CTRL_TRIG_BUSY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a02446e2c187684d581a36aebc737fb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2141c0aac2df8e9134fb434bc9e66412" id="r_a2141c0aac2df8e9134fb434bc9e66412"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2141c0aac2df8e9134fb434bc9e66412">DMA_CH6_CTRL_TRIG_BUSY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a2141c0aac2df8e9134fb434bc9e66412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5073f98b0708d8158c0d714297948c7" id="r_ae5073f98b0708d8158c0d714297948c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae5073f98b0708d8158c0d714297948c7">DMA_CH6_CTRL_TRIG_BUSY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae5073f98b0708d8158c0d714297948c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14888173b34dcf1441955926e10b712a" id="r_a14888173b34dcf1441955926e10b712a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14888173b34dcf1441955926e10b712a">DMA_CH6_CTRL_TRIG_CHAIN_TO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a14888173b34dcf1441955926e10b712a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d44e08fb16d5f5af5b9463ed7cc63a" id="r_aa2d44e08fb16d5f5af5b9463ed7cc63a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa2d44e08fb16d5f5af5b9463ed7cc63a">DMA_CH6_CTRL_TRIG_CHAIN_TO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td></tr>
<tr class="separator:aa2d44e08fb16d5f5af5b9463ed7cc63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c5d31957ae6d73175c5da8b200ffc92" id="r_a9c5d31957ae6d73175c5da8b200ffc92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c5d31957ae6d73175c5da8b200ffc92">DMA_CH6_CTRL_TRIG_CHAIN_TO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a9c5d31957ae6d73175c5da8b200ffc92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc1b434431c87f92e84dfd109320c31" id="r_a5fc1b434431c87f92e84dfd109320c31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5fc1b434431c87f92e84dfd109320c31">DMA_CH6_CTRL_TRIG_CHAIN_TO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a5fc1b434431c87f92e84dfd109320c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a657acdf055f93780b3d79f7829b15835" id="r_a657acdf055f93780b3d79f7829b15835"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a657acdf055f93780b3d79f7829b15835">DMA_CH6_CTRL_TRIG_CHAIN_TO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a657acdf055f93780b3d79f7829b15835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8e1eed55bf0f8e2940cdb5ba787e4f7" id="r_af8e1eed55bf0f8e2940cdb5ba787e4f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8e1eed55bf0f8e2940cdb5ba787e4f7">DMA_CH6_CTRL_TRIG_DATA_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af8e1eed55bf0f8e2940cdb5ba787e4f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18fd1b3f5f1dc01142d0a96898298b26" id="r_a18fd1b3f5f1dc01142d0a96898298b26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a18fd1b3f5f1dc01142d0a96898298b26">DMA_CH6_CTRL_TRIG_DATA_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:a18fd1b3f5f1dc01142d0a96898298b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fec60a360d6ca35daaed82062200663" id="r_a7fec60a360d6ca35daaed82062200663"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7fec60a360d6ca35daaed82062200663">DMA_CH6_CTRL_TRIG_DATA_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a7fec60a360d6ca35daaed82062200663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230041441d49588733251ad2e46688c5" id="r_a230041441d49588733251ad2e46688c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a230041441d49588733251ad2e46688c5">DMA_CH6_CTRL_TRIG_DATA_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a230041441d49588733251ad2e46688c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25e7cbb3af50f59329248355b6af3d4c" id="r_a25e7cbb3af50f59329248355b6af3d4c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a25e7cbb3af50f59329248355b6af3d4c">DMA_CH6_CTRL_TRIG_DATA_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a25e7cbb3af50f59329248355b6af3d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c408b7803c7f983fef4b967234ce45" id="r_a41c408b7803c7f983fef4b967234ce45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a41c408b7803c7f983fef4b967234ce45">DMA_CH6_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a41c408b7803c7f983fef4b967234ce45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f1a10243809cfbecda536385b3e2b0f" id="r_a3f1a10243809cfbecda536385b3e2b0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f1a10243809cfbecda536385b3e2b0f">DMA_CH6_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3f1a10243809cfbecda536385b3e2b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e979eb83bf144b735f6264126a85da0" id="r_a4e979eb83bf144b735f6264126a85da0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e979eb83bf144b735f6264126a85da0">DMA_CH6_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a4e979eb83bf144b735f6264126a85da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6636ac5046e5bfbba408e16bb6e4486d" id="r_a6636ac5046e5bfbba408e16bb6e4486d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6636ac5046e5bfbba408e16bb6e4486d">DMA_CH6_CTRL_TRIG_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6636ac5046e5bfbba408e16bb6e4486d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5942372be8a71cc51ba527d6e5cab5e" id="r_aa5942372be8a71cc51ba527d6e5cab5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5942372be8a71cc51ba527d6e5cab5e">DMA_CH6_CTRL_TRIG_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aa5942372be8a71cc51ba527d6e5cab5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0115358db27e76647a462d1b7a9b2bc" id="r_aa0115358db27e76647a462d1b7a9b2bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa0115358db27e76647a462d1b7a9b2bc">DMA_CH6_CTRL_TRIG_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa0115358db27e76647a462d1b7a9b2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3723e578679b12f49fe6301195b4573e" id="r_a3723e578679b12f49fe6301195b4573e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3723e578679b12f49fe6301195b4573e">DMA_CH6_CTRL_TRIG_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3723e578679b12f49fe6301195b4573e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f9342efac92bc985b3f595917d67ab" id="r_af4f9342efac92bc985b3f595917d67ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af4f9342efac92bc985b3f595917d67ab">DMA_CH6_CTRL_TRIG_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af4f9342efac92bc985b3f595917d67ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e13f341580e3a19fca50ed369cfc526" id="r_a4e13f341580e3a19fca50ed369cfc526"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e13f341580e3a19fca50ed369cfc526">DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4e13f341580e3a19fca50ed369cfc526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ed19a3d135f0ec7062832ea9e893365" id="r_a2ed19a3d135f0ec7062832ea9e893365"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ed19a3d135f0ec7062832ea9e893365">DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a2ed19a3d135f0ec7062832ea9e893365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78479fe2feb2322b8bfb2020607133c" id="r_aa78479fe2feb2322b8bfb2020607133c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa78479fe2feb2322b8bfb2020607133c">DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aa78479fe2feb2322b8bfb2020607133c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a199627a1ba1b712b0a8623102ba98f7e" id="r_a199627a1ba1b712b0a8623102ba98f7e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a199627a1ba1b712b0a8623102ba98f7e">DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a199627a1ba1b712b0a8623102ba98f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac515c66830f464825dfadcbfe660242c" id="r_ac515c66830f464825dfadcbfe660242c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac515c66830f464825dfadcbfe660242c">DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac515c66830f464825dfadcbfe660242c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4cf2677039c3d0667dd098723b5c1af" id="r_ae4cf2677039c3d0667dd098723b5c1af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4cf2677039c3d0667dd098723b5c1af">DMA_CH6_CTRL_TRIG_INCR_READ_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae4cf2677039c3d0667dd098723b5c1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13736b9093fc0e172c4720ef78336665" id="r_a13736b9093fc0e172c4720ef78336665"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a13736b9093fc0e172c4720ef78336665">DMA_CH6_CTRL_TRIG_INCR_READ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a13736b9093fc0e172c4720ef78336665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8bae6e003a4b635d6c1888457000f49" id="r_aa8bae6e003a4b635d6c1888457000f49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8bae6e003a4b635d6c1888457000f49">DMA_CH6_CTRL_TRIG_INCR_READ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aa8bae6e003a4b635d6c1888457000f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44c1713a7fdc140474fa29909e2c445e" id="r_a44c1713a7fdc140474fa29909e2c445e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44c1713a7fdc140474fa29909e2c445e">DMA_CH6_CTRL_TRIG_INCR_READ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a44c1713a7fdc140474fa29909e2c445e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f0005c5575f625324c4ebdb0dbf30e" id="r_a86f0005c5575f625324c4ebdb0dbf30e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86f0005c5575f625324c4ebdb0dbf30e">DMA_CH6_CTRL_TRIG_INCR_READ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a86f0005c5575f625324c4ebdb0dbf30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04cddb817d352c74f671cb964bf49512" id="r_a04cddb817d352c74f671cb964bf49512"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04cddb817d352c74f671cb964bf49512">DMA_CH6_CTRL_TRIG_INCR_WRITE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a04cddb817d352c74f671cb964bf49512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3592ea97a247f7da5d97b7c489cb37c" id="r_ae3592ea97a247f7da5d97b7c489cb37c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae3592ea97a247f7da5d97b7c489cb37c">DMA_CH6_CTRL_TRIG_INCR_WRITE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:ae3592ea97a247f7da5d97b7c489cb37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05d80591c9a2e151ab06763a9ec4c863" id="r_a05d80591c9a2e151ab06763a9ec4c863"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05d80591c9a2e151ab06763a9ec4c863">DMA_CH6_CTRL_TRIG_INCR_WRITE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a05d80591c9a2e151ab06763a9ec4c863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a968d276e4d1c7767b523e149d6f2e2f7" id="r_a968d276e4d1c7767b523e149d6f2e2f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a968d276e4d1c7767b523e149d6f2e2f7">DMA_CH6_CTRL_TRIG_INCR_WRITE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a968d276e4d1c7767b523e149d6f2e2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08f5b44cd0b89fe11b1524594137d049" id="r_a08f5b44cd0b89fe11b1524594137d049"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08f5b44cd0b89fe11b1524594137d049">DMA_CH6_CTRL_TRIG_INCR_WRITE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a08f5b44cd0b89fe11b1524594137d049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91304ca6807db017b1f75b44101e385" id="r_af91304ca6807db017b1f75b44101e385"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af91304ca6807db017b1f75b44101e385">DMA_CH6_CTRL_TRIG_IRQ_QUIET_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af91304ca6807db017b1f75b44101e385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fb080c49af726b7ee2b60b593cbfc93" id="r_a8fb080c49af726b7ee2b60b593cbfc93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8fb080c49af726b7ee2b60b593cbfc93">DMA_CH6_CTRL_TRIG_IRQ_QUIET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a8fb080c49af726b7ee2b60b593cbfc93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e3a6e17091fb02b924ef8e484f561a" id="r_ae7e3a6e17091fb02b924ef8e484f561a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7e3a6e17091fb02b924ef8e484f561a">DMA_CH6_CTRL_TRIG_IRQ_QUIET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:ae7e3a6e17091fb02b924ef8e484f561a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac138b64ba8a2fe9296b60b8fd2cc8e68" id="r_ac138b64ba8a2fe9296b60b8fd2cc8e68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac138b64ba8a2fe9296b60b8fd2cc8e68">DMA_CH6_CTRL_TRIG_IRQ_QUIET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:ac138b64ba8a2fe9296b60b8fd2cc8e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5badbdf2483384ef8fb1cbe548c57ffc" id="r_a5badbdf2483384ef8fb1cbe548c57ffc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5badbdf2483384ef8fb1cbe548c57ffc">DMA_CH6_CTRL_TRIG_IRQ_QUIET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5badbdf2483384ef8fb1cbe548c57ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ffc93291b36f8038c531652a2fd75c" id="r_a90ffc93291b36f8038c531652a2fd75c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90ffc93291b36f8038c531652a2fd75c">DMA_CH6_CTRL_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000018c)</td></tr>
<tr class="separator:a90ffc93291b36f8038c531652a2fd75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac444d83b5f594d51e239bf2f724bc06c" id="r_ac444d83b5f594d51e239bf2f724bc06c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac444d83b5f594d51e239bf2f724bc06c">DMA_CH6_CTRL_TRIG_READ_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ac444d83b5f594d51e239bf2f724bc06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43fe6e7afd0777667e11b9b8438e24e9" id="r_a43fe6e7afd0777667e11b9b8438e24e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43fe6e7afd0777667e11b9b8438e24e9">DMA_CH6_CTRL_TRIG_READ_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:a43fe6e7afd0777667e11b9b8438e24e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72839f4373ebff9aa0dc5ffce9a4e989" id="r_a72839f4373ebff9aa0dc5ffce9a4e989"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72839f4373ebff9aa0dc5ffce9a4e989">DMA_CH6_CTRL_TRIG_READ_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a72839f4373ebff9aa0dc5ffce9a4e989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11216d891e41d5704958b2e78306503f" id="r_a11216d891e41d5704958b2e78306503f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a11216d891e41d5704958b2e78306503f">DMA_CH6_CTRL_TRIG_READ_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a11216d891e41d5704958b2e78306503f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1894a39e26078303e055f847ac0b6961" id="r_a1894a39e26078303e055f847ac0b6961"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1894a39e26078303e055f847ac0b6961">DMA_CH6_CTRL_TRIG_READ_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1894a39e26078303e055f847ac0b6961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8256811f3bb93ce71f370d2e9bacbb5d" id="r_a8256811f3bb93ce71f370d2e9bacbb5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8256811f3bb93ce71f370d2e9bacbb5d">DMA_CH6_CTRL_TRIG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a8256811f3bb93ce71f370d2e9bacbb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091fda09f83dd51ea9d50011f7749709" id="r_a091fda09f83dd51ea9d50011f7749709"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a091fda09f83dd51ea9d50011f7749709">DMA_CH6_CTRL_TRIG_RING_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a091fda09f83dd51ea9d50011f7749709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aa546a50b39cce3c94c2b33da1a8ce0" id="r_a1aa546a50b39cce3c94c2b33da1a8ce0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1aa546a50b39cce3c94c2b33da1a8ce0">DMA_CH6_CTRL_TRIG_RING_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a1aa546a50b39cce3c94c2b33da1a8ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a411cbcd9f79b08f5c1ee4aa89ed75c8d" id="r_a411cbcd9f79b08f5c1ee4aa89ed75c8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a411cbcd9f79b08f5c1ee4aa89ed75c8d">DMA_CH6_CTRL_TRIG_RING_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a411cbcd9f79b08f5c1ee4aa89ed75c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a117c63db2b4a535ccb1bb4497e8f36b5" id="r_a117c63db2b4a535ccb1bb4497e8f36b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a117c63db2b4a535ccb1bb4497e8f36b5">DMA_CH6_CTRL_TRIG_RING_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a117c63db2b4a535ccb1bb4497e8f36b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a577db49a34a24fee2c73e23051e40c39" id="r_a577db49a34a24fee2c73e23051e40c39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a577db49a34a24fee2c73e23051e40c39">DMA_CH6_CTRL_TRIG_RING_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a577db49a34a24fee2c73e23051e40c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab869ab6246528ec45c2bddecfd246d18" id="r_ab869ab6246528ec45c2bddecfd246d18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab869ab6246528ec45c2bddecfd246d18">DMA_CH6_CTRL_TRIG_RING_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab869ab6246528ec45c2bddecfd246d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d8b8c7ba109fcfe7304f44ba7de622" id="r_a47d8b8c7ba109fcfe7304f44ba7de622"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47d8b8c7ba109fcfe7304f44ba7de622">DMA_CH6_CTRL_TRIG_RING_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td></tr>
<tr class="separator:a47d8b8c7ba109fcfe7304f44ba7de622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60019c4bfa698cbbdb258c776853e77e" id="r_a60019c4bfa698cbbdb258c776853e77e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60019c4bfa698cbbdb258c776853e77e">DMA_CH6_CTRL_TRIG_RING_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a60019c4bfa698cbbdb258c776853e77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca492496c6d7b68475d2d7c5311f94f" id="r_a6ca492496c6d7b68475d2d7c5311f94f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ca492496c6d7b68475d2d7c5311f94f">DMA_CH6_CTRL_TRIG_RING_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a6ca492496c6d7b68475d2d7c5311f94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29f3b78a1a69427544fd9fddc0602b31" id="r_a29f3b78a1a69427544fd9fddc0602b31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a29f3b78a1a69427544fd9fddc0602b31">DMA_CH6_CTRL_TRIG_RING_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a29f3b78a1a69427544fd9fddc0602b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23c3ac2e8ddbe5cde4f026a41aa5cedf" id="r_a23c3ac2e8ddbe5cde4f026a41aa5cedf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23c3ac2e8ddbe5cde4f026a41aa5cedf">DMA_CH6_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a23c3ac2e8ddbe5cde4f026a41aa5cedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae658fc8df59d27eb4f1334f95fafe5dd" id="r_ae658fc8df59d27eb4f1334f95fafe5dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae658fc8df59d27eb4f1334f95fafe5dd">DMA_CH6_CTRL_TRIG_SNIFF_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae658fc8df59d27eb4f1334f95fafe5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8597cbf64e8a7c4bc78146c1da67d065" id="r_a8597cbf64e8a7c4bc78146c1da67d065"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8597cbf64e8a7c4bc78146c1da67d065">DMA_CH6_CTRL_TRIG_SNIFF_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a8597cbf64e8a7c4bc78146c1da67d065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5822715fd2c11ca5210649d10808da" id="r_aaa5822715fd2c11ca5210649d10808da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa5822715fd2c11ca5210649d10808da">DMA_CH6_CTRL_TRIG_SNIFF_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:aaa5822715fd2c11ca5210649d10808da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a598a1230b176dd6bd3b3787779e8c08c" id="r_a598a1230b176dd6bd3b3787779e8c08c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a598a1230b176dd6bd3b3787779e8c08c">DMA_CH6_CTRL_TRIG_SNIFF_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a598a1230b176dd6bd3b3787779e8c08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a01897c8555dcbcbb26f69d5a1dbad" id="r_aa2a01897c8555dcbcbb26f69d5a1dbad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa2a01897c8555dcbcbb26f69d5a1dbad">DMA_CH6_CTRL_TRIG_SNIFF_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa2a01897c8555dcbcbb26f69d5a1dbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7343173300b08368453ca672c2ba67" id="r_a0a7343173300b08368453ca672c2ba67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0a7343173300b08368453ca672c2ba67">DMA_CH6_CTRL_TRIG_TREQ_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0a7343173300b08368453ca672c2ba67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b2ae7ac6db1fd181115b6144e453e0b" id="r_a0b2ae7ac6db1fd181115b6144e453e0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0b2ae7ac6db1fd181115b6144e453e0b">DMA_CH6_CTRL_TRIG_TREQ_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td></tr>
<tr class="separator:a0b2ae7ac6db1fd181115b6144e453e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b29e5de9b9196c0dee0487fbb09308a" id="r_a8b29e5de9b9196c0dee0487fbb09308a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8b29e5de9b9196c0dee0487fbb09308a">DMA_CH6_CTRL_TRIG_TREQ_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a8b29e5de9b9196c0dee0487fbb09308a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b706da471aaffdb82f616a75165190" id="r_a49b706da471aaffdb82f616a75165190"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a49b706da471aaffdb82f616a75165190">DMA_CH6_CTRL_TRIG_TREQ_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a49b706da471aaffdb82f616a75165190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65a096e539a1d4b90dc83324038dec26" id="r_a65a096e539a1d4b90dc83324038dec26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a65a096e539a1d4b90dc83324038dec26">DMA_CH6_CTRL_TRIG_TREQ_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a65a096e539a1d4b90dc83324038dec26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a990333d6c60421527c4fa617f60312e1" id="r_a990333d6c60421527c4fa617f60312e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a990333d6c60421527c4fa617f60312e1">DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td></tr>
<tr class="separator:a990333d6c60421527c4fa617f60312e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a927b8c9016b0154d9253299d1ccfce1d" id="r_a927b8c9016b0154d9253299d1ccfce1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a927b8c9016b0154d9253299d1ccfce1d">DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td></tr>
<tr class="separator:a927b8c9016b0154d9253299d1ccfce1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a8bba4686a7a3d09ee09f4b747ec646" id="r_a6a8bba4686a7a3d09ee09f4b747ec646"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a8bba4686a7a3d09ee09f4b747ec646">DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td></tr>
<tr class="separator:a6a8bba4686a7a3d09ee09f4b747ec646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b6155e1158989b031fb03b574d51de" id="r_a30b6155e1158989b031fb03b574d51de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30b6155e1158989b031fb03b574d51de">DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td></tr>
<tr class="separator:a30b6155e1158989b031fb03b574d51de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46fc02ad203c6b52f2c1e8b0b6f25be9" id="r_a46fc02ad203c6b52f2c1e8b0b6f25be9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46fc02ad203c6b52f2c1e8b0b6f25be9">DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td></tr>
<tr class="separator:a46fc02ad203c6b52f2c1e8b0b6f25be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab585948e863177b3808a7de5015bf7a6" id="r_ab585948e863177b3808a7de5015bf7a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab585948e863177b3808a7de5015bf7a6">DMA_CH6_CTRL_TRIG_WRITE_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ab585948e863177b3808a7de5015bf7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95ce131741a3186187eb71a9777ce18" id="r_af95ce131741a3186187eb71a9777ce18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af95ce131741a3186187eb71a9777ce18">DMA_CH6_CTRL_TRIG_WRITE_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:af95ce131741a3186187eb71a9777ce18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2141be1c863e4f23f0e27ee9dc80869f" id="r_a2141be1c863e4f23f0e27ee9dc80869f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2141be1c863e4f23f0e27ee9dc80869f">DMA_CH6_CTRL_TRIG_WRITE_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a2141be1c863e4f23f0e27ee9dc80869f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f25fa5b34b7d5970b03e4c34094e0c" id="r_ad3f25fa5b34b7d5970b03e4c34094e0c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad3f25fa5b34b7d5970b03e4c34094e0c">DMA_CH6_CTRL_TRIG_WRITE_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:ad3f25fa5b34b7d5970b03e4c34094e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c76b02c9eb49e9c3cc8ac7dffcbe51" id="r_a43c76b02c9eb49e9c3cc8ac7dffcbe51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43c76b02c9eb49e9c3cc8ac7dffcbe51">DMA_CH6_CTRL_TRIG_WRITE_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a43c76b02c9eb49e9c3cc8ac7dffcbe51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36dfb2ac1d42776918fe00541bf366a0" id="r_a36dfb2ac1d42776918fe00541bf366a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a36dfb2ac1d42776918fe00541bf366a0">DMA_CH6_DBG_CTDREQ_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a36dfb2ac1d42776918fe00541bf366a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82783cd82d78c531a7fef830c4bb05da" id="r_a82783cd82d78c531a7fef830c4bb05da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a82783cd82d78c531a7fef830c4bb05da">DMA_CH6_DBG_CTDREQ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td></tr>
<tr class="separator:a82783cd82d78c531a7fef830c4bb05da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e39b5d216ed816783994219366f463d" id="r_a7e39b5d216ed816783994219366f463d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e39b5d216ed816783994219366f463d">DMA_CH6_DBG_CTDREQ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7e39b5d216ed816783994219366f463d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ae1aa71d77a6f40b38bb5154fdb994" id="r_aa8ae1aa71d77a6f40b38bb5154fdb994"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8ae1aa71d77a6f40b38bb5154fdb994">DMA_CH6_DBG_CTDREQ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:aa8ae1aa71d77a6f40b38bb5154fdb994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb5150b7ea8424a87a03e3e95de87515" id="r_abb5150b7ea8424a87a03e3e95de87515"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb5150b7ea8424a87a03e3e95de87515">DMA_CH6_DBG_CTDREQ_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000980)</td></tr>
<tr class="separator:abb5150b7ea8424a87a03e3e95de87515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0183ac1cab1e138f656b123c924f99a" id="r_ae0183ac1cab1e138f656b123c924f99a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0183ac1cab1e138f656b123c924f99a">DMA_CH6_DBG_CTDREQ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ae0183ac1cab1e138f656b123c924f99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ba78dbb6e7e93f7b79ddd669c47a0b" id="r_ac4ba78dbb6e7e93f7b79ddd669c47a0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4ba78dbb6e7e93f7b79ddd669c47a0b">DMA_CH6_DBG_TCR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac4ba78dbb6e7e93f7b79ddd669c47a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55cd978568ec6adabaab4260efa98cbb" id="r_a55cd978568ec6adabaab4260efa98cbb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55cd978568ec6adabaab4260efa98cbb">DMA_CH6_DBG_TCR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a55cd978568ec6adabaab4260efa98cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e02f541777c720f6f9026f87dac618" id="r_ab4e02f541777c720f6f9026f87dac618"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab4e02f541777c720f6f9026f87dac618">DMA_CH6_DBG_TCR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab4e02f541777c720f6f9026f87dac618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6c9154b456baf7a1bbdbd46e858f09a" id="r_ae6c9154b456baf7a1bbdbd46e858f09a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae6c9154b456baf7a1bbdbd46e858f09a">DMA_CH6_DBG_TCR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ae6c9154b456baf7a1bbdbd46e858f09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4a66e95aa8aeccb099387c29a60489" id="r_a1d4a66e95aa8aeccb099387c29a60489"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d4a66e95aa8aeccb099387c29a60489">DMA_CH6_DBG_TCR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000984)</td></tr>
<tr class="separator:a1d4a66e95aa8aeccb099387c29a60489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac89cff6b46dadeef4fec522405702f57" id="r_ac89cff6b46dadeef4fec522405702f57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac89cff6b46dadeef4fec522405702f57">DMA_CH6_DBG_TCR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ac89cff6b46dadeef4fec522405702f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27520a3305f4edf6ec449dbc5b68a60b" id="r_a27520a3305f4edf6ec449dbc5b68a60b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a27520a3305f4edf6ec449dbc5b68a60b">DMA_CH6_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a27520a3305f4edf6ec449dbc5b68a60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a62673066224fd46c83401452a6c444" id="r_a7a62673066224fd46c83401452a6c444"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7a62673066224fd46c83401452a6c444">DMA_CH6_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a7a62673066224fd46c83401452a6c444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9220dd35b5e83544583ca186f8a50164" id="r_a9220dd35b5e83544583ca186f8a50164"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9220dd35b5e83544583ca186f8a50164">DMA_CH6_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9220dd35b5e83544583ca186f8a50164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeca5a5f5d370b18e6d0905ac6813dfdd" id="r_aeca5a5f5d370b18e6d0905ac6813dfdd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeca5a5f5d370b18e6d0905ac6813dfdd">DMA_CH6_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aeca5a5f5d370b18e6d0905ac6813dfdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957a9c4b61607d31a6b5243647d472cc" id="r_a957a9c4b61607d31a6b5243647d472cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a957a9c4b61607d31a6b5243647d472cc">DMA_CH6_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000180)</td></tr>
<tr class="separator:a957a9c4b61607d31a6b5243647d472cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69dcafc7ed16beeebb5d06e463ea75f4" id="r_a69dcafc7ed16beeebb5d06e463ea75f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69dcafc7ed16beeebb5d06e463ea75f4">DMA_CH6_READ_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a69dcafc7ed16beeebb5d06e463ea75f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be3fcd1e80efa2e6f6b3523ce541210" id="r_a9be3fcd1e80efa2e6f6b3523ce541210"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9be3fcd1e80efa2e6f6b3523ce541210">DMA_CH6_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9be3fcd1e80efa2e6f6b3523ce541210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9dad3ce2aa3a88ba98254babe566429" id="r_aa9dad3ce2aa3a88ba98254babe566429"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa9dad3ce2aa3a88ba98254babe566429">DMA_CH6_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa9dad3ce2aa3a88ba98254babe566429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a818d10b9f0c4978d32cadacc1cc09ad2" id="r_a818d10b9f0c4978d32cadacc1cc09ad2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a818d10b9f0c4978d32cadacc1cc09ad2">DMA_CH6_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a818d10b9f0c4978d32cadacc1cc09ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ad56becf696cf3b0c4f240ba37d48b0" id="r_a5ad56becf696cf3b0c4f240ba37d48b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ad56becf696cf3b0c4f240ba37d48b0">DMA_CH6_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a5ad56becf696cf3b0c4f240ba37d48b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4f5b63e1fc05b2cd99c28ffc6140b7a" id="r_ab4f5b63e1fc05b2cd99c28ffc6140b7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab4f5b63e1fc05b2cd99c28ffc6140b7a">DMA_CH6_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000188)</td></tr>
<tr class="separator:ab4f5b63e1fc05b2cd99c28ffc6140b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168215d2d294ddd3717383f9b507d1d9" id="r_a168215d2d294ddd3717383f9b507d1d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a168215d2d294ddd3717383f9b507d1d9">DMA_CH6_TRANS_COUNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a168215d2d294ddd3717383f9b507d1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad380d3ae57079f6c543c58dae290c74c" id="r_ad380d3ae57079f6c543c58dae290c74c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad380d3ae57079f6c543c58dae290c74c">DMA_CH6_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad380d3ae57079f6c543c58dae290c74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c86f37172817212e5dfd999f99cc09e" id="r_a6c86f37172817212e5dfd999f99cc09e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c86f37172817212e5dfd999f99cc09e">DMA_CH6_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a6c86f37172817212e5dfd999f99cc09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b4bc75d6b74ac0ce4b93924ab29d83e" id="r_a9b4bc75d6b74ac0ce4b93924ab29d83e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9b4bc75d6b74ac0ce4b93924ab29d83e">DMA_CH6_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9b4bc75d6b74ac0ce4b93924ab29d83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f1e5fbb42054603ebc451f66e1b69eb" id="r_a9f1e5fbb42054603ebc451f66e1b69eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f1e5fbb42054603ebc451f66e1b69eb">DMA_CH6_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a9f1e5fbb42054603ebc451f66e1b69eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88fddb50eefa5cb55e1f18feaf4c8a36" id="r_a88fddb50eefa5cb55e1f18feaf4c8a36"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88fddb50eefa5cb55e1f18feaf4c8a36">DMA_CH6_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000184)</td></tr>
<tr class="separator:a88fddb50eefa5cb55e1f18feaf4c8a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19f2f920124f75d8d0871346c2b86b5e" id="r_a19f2f920124f75d8d0871346c2b86b5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a19f2f920124f75d8d0871346c2b86b5e">DMA_CH6_WRITE_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a19f2f920124f75d8d0871346c2b86b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54cef5667a3dafaeeac81bb32245fbfc" id="r_a54cef5667a3dafaeeac81bb32245fbfc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a54cef5667a3dafaeeac81bb32245fbfc">DMA_CH7_AL1_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a54cef5667a3dafaeeac81bb32245fbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53b703a77c6231e9cb6cd7830521999" id="r_af53b703a77c6231e9cb6cd7830521999"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af53b703a77c6231e9cb6cd7830521999">DMA_CH7_AL1_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:af53b703a77c6231e9cb6cd7830521999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0201e41873a09088caabea5c518e7e88" id="r_a0201e41873a09088caabea5c518e7e88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0201e41873a09088caabea5c518e7e88">DMA_CH7_AL1_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0201e41873a09088caabea5c518e7e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a233716892fdfa1d9ffe2e6e5efa7ce14" id="r_a233716892fdfa1d9ffe2e6e5efa7ce14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a233716892fdfa1d9ffe2e6e5efa7ce14">DMA_CH7_AL1_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a233716892fdfa1d9ffe2e6e5efa7ce14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bca6e4362ce3d56cc77ff198aa41261" id="r_a3bca6e4362ce3d56cc77ff198aa41261"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3bca6e4362ce3d56cc77ff198aa41261">DMA_CH7_AL1_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001d0)</td></tr>
<tr class="separator:a3bca6e4362ce3d56cc77ff198aa41261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc8280d201eb2a73f475ceb0753c2de" id="r_a5cc8280d201eb2a73f475ceb0753c2de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5cc8280d201eb2a73f475ceb0753c2de">DMA_CH7_AL1_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a5cc8280d201eb2a73f475ceb0753c2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec2966890aa124cb8176615b230a36c" id="r_afec2966890aa124cb8176615b230a36c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afec2966890aa124cb8176615b230a36c">DMA_CH7_AL1_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afec2966890aa124cb8176615b230a36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae25f628f93d6b17edb8854e7e05b838f" id="r_ae25f628f93d6b17edb8854e7e05b838f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae25f628f93d6b17edb8854e7e05b838f">DMA_CH7_AL1_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ae25f628f93d6b17edb8854e7e05b838f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08015c458286cf984c71388e63a5fe00" id="r_a08015c458286cf984c71388e63a5fe00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08015c458286cf984c71388e63a5fe00">DMA_CH7_AL1_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a08015c458286cf984c71388e63a5fe00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ba236640cfaf594a06b76c27f928b32" id="r_a0ba236640cfaf594a06b76c27f928b32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ba236640cfaf594a06b76c27f928b32">DMA_CH7_AL1_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a0ba236640cfaf594a06b76c27f928b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80df1a918ccefae63b04db6a086e85af" id="r_a80df1a918ccefae63b04db6a086e85af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a80df1a918ccefae63b04db6a086e85af">DMA_CH7_AL1_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001d4)</td></tr>
<tr class="separator:a80df1a918ccefae63b04db6a086e85af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78d5a62bc361a528133557dbcc9e20bf" id="r_a78d5a62bc361a528133557dbcc9e20bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78d5a62bc361a528133557dbcc9e20bf">DMA_CH7_AL1_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a78d5a62bc361a528133557dbcc9e20bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafa30de48d3cea141cfdcee71d6a7a5b" id="r_aafa30de48d3cea141cfdcee71d6a7a5b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aafa30de48d3cea141cfdcee71d6a7a5b">DMA_CH7_AL1_TRANS_COUNT_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aafa30de48d3cea141cfdcee71d6a7a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa355097beee6ba7b25e5a0a883568b2e" id="r_aa355097beee6ba7b25e5a0a883568b2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa355097beee6ba7b25e5a0a883568b2e">DMA_CH7_AL1_TRANS_COUNT_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa355097beee6ba7b25e5a0a883568b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68d734256ebbe7d86f923b703d60a419" id="r_a68d734256ebbe7d86f923b703d60a419"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68d734256ebbe7d86f923b703d60a419">DMA_CH7_AL1_TRANS_COUNT_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a68d734256ebbe7d86f923b703d60a419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a055bb6fd7a06b666a96491b51452aafd" id="r_a055bb6fd7a06b666a96491b51452aafd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a055bb6fd7a06b666a96491b51452aafd">DMA_CH7_AL1_TRANS_COUNT_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a055bb6fd7a06b666a96491b51452aafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31be9ba197b37e77c4c0064325e9c51d" id="r_a31be9ba197b37e77c4c0064325e9c51d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31be9ba197b37e77c4c0064325e9c51d">DMA_CH7_AL1_TRANS_COUNT_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001dc)</td></tr>
<tr class="separator:a31be9ba197b37e77c4c0064325e9c51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a032cc0f974306385637f229ad1b3f276" id="r_a032cc0f974306385637f229ad1b3f276"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a032cc0f974306385637f229ad1b3f276">DMA_CH7_AL1_TRANS_COUNT_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a032cc0f974306385637f229ad1b3f276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0ee855a299dd1d30ac66495ba9553a" id="r_a1b0ee855a299dd1d30ac66495ba9553a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b0ee855a299dd1d30ac66495ba9553a">DMA_CH7_AL1_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1b0ee855a299dd1d30ac66495ba9553a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89be8f667177e017b62c0976cd114250" id="r_a89be8f667177e017b62c0976cd114250"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a89be8f667177e017b62c0976cd114250">DMA_CH7_AL1_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a89be8f667177e017b62c0976cd114250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9468e0ff705301f5533ca52e5f44b292" id="r_a9468e0ff705301f5533ca52e5f44b292"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9468e0ff705301f5533ca52e5f44b292">DMA_CH7_AL1_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9468e0ff705301f5533ca52e5f44b292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771fbb4e24e36d300f7d5d5a7ce9aab5" id="r_a771fbb4e24e36d300f7d5d5a7ce9aab5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a771fbb4e24e36d300f7d5d5a7ce9aab5">DMA_CH7_AL1_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a771fbb4e24e36d300f7d5d5a7ce9aab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a962c2d2b6ab8bbfc08b990c3c1d86e6c" id="r_a962c2d2b6ab8bbfc08b990c3c1d86e6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a962c2d2b6ab8bbfc08b990c3c1d86e6c">DMA_CH7_AL1_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001d8)</td></tr>
<tr class="separator:a962c2d2b6ab8bbfc08b990c3c1d86e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e67ee266a9e4f40016116650d4c2ab" id="r_af9e67ee266a9e4f40016116650d4c2ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af9e67ee266a9e4f40016116650d4c2ab">DMA_CH7_AL1_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:af9e67ee266a9e4f40016116650d4c2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a621db2056f38341df8b81aedc4b95228" id="r_a621db2056f38341df8b81aedc4b95228"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a621db2056f38341df8b81aedc4b95228">DMA_CH7_AL2_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a621db2056f38341df8b81aedc4b95228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a887729c845c01e07030b88fa5840afd6" id="r_a887729c845c01e07030b88fa5840afd6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a887729c845c01e07030b88fa5840afd6">DMA_CH7_AL2_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a887729c845c01e07030b88fa5840afd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3caf1266c99b4a2c3f6691821d4c0a45" id="r_a3caf1266c99b4a2c3f6691821d4c0a45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3caf1266c99b4a2c3f6691821d4c0a45">DMA_CH7_AL2_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3caf1266c99b4a2c3f6691821d4c0a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436618dc609abe223921ebc81bd38044" id="r_a436618dc609abe223921ebc81bd38044"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a436618dc609abe223921ebc81bd38044">DMA_CH7_AL2_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a436618dc609abe223921ebc81bd38044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a30dc1bffa9a6995f6487977de6eb58" id="r_a9a30dc1bffa9a6995f6487977de6eb58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a30dc1bffa9a6995f6487977de6eb58">DMA_CH7_AL2_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001e0)</td></tr>
<tr class="separator:a9a30dc1bffa9a6995f6487977de6eb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a925b66a4ab1ead47f3ee361ccb663d64" id="r_a925b66a4ab1ead47f3ee361ccb663d64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a925b66a4ab1ead47f3ee361ccb663d64">DMA_CH7_AL2_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a925b66a4ab1ead47f3ee361ccb663d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07430492377474899117fc830651b5dd" id="r_a07430492377474899117fc830651b5dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07430492377474899117fc830651b5dd">DMA_CH7_AL2_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a07430492377474899117fc830651b5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e4a94c7931d0f4cfcc3f7e769f50b56" id="r_a1e4a94c7931d0f4cfcc3f7e769f50b56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1e4a94c7931d0f4cfcc3f7e769f50b56">DMA_CH7_AL2_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a1e4a94c7931d0f4cfcc3f7e769f50b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56c40a296ebe5b966d3335124a304b5" id="r_ac56c40a296ebe5b966d3335124a304b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac56c40a296ebe5b966d3335124a304b5">DMA_CH7_AL2_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac56c40a296ebe5b966d3335124a304b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f2d260fff5c61eca42f006360432886" id="r_a8f2d260fff5c61eca42f006360432886"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8f2d260fff5c61eca42f006360432886">DMA_CH7_AL2_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a8f2d260fff5c61eca42f006360432886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f389b952bb4aff3b7df46349837fbf7" id="r_a0f389b952bb4aff3b7df46349837fbf7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f389b952bb4aff3b7df46349837fbf7">DMA_CH7_AL2_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001e8)</td></tr>
<tr class="separator:a0f389b952bb4aff3b7df46349837fbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f726259b9a943ab86e5426d99bbdd9e" id="r_a5f726259b9a943ab86e5426d99bbdd9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5f726259b9a943ab86e5426d99bbdd9e">DMA_CH7_AL2_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a5f726259b9a943ab86e5426d99bbdd9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa56507f680b859bab81abe76c5a999a7" id="r_aa56507f680b859bab81abe76c5a999a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa56507f680b859bab81abe76c5a999a7">DMA_CH7_AL2_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa56507f680b859bab81abe76c5a999a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa678d976755468b62f6ddcff5a3f42ed" id="r_aa678d976755468b62f6ddcff5a3f42ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa678d976755468b62f6ddcff5a3f42ed">DMA_CH7_AL2_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa678d976755468b62f6ddcff5a3f42ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c8daa7d5f53bb44f6e01625e8c94ac" id="r_ad2c8daa7d5f53bb44f6e01625e8c94ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2c8daa7d5f53bb44f6e01625e8c94ac">DMA_CH7_AL2_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad2c8daa7d5f53bb44f6e01625e8c94ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90480457919e6bbe318060413b9295d3" id="r_a90480457919e6bbe318060413b9295d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90480457919e6bbe318060413b9295d3">DMA_CH7_AL2_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a90480457919e6bbe318060413b9295d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e3b41944c253678124652169c477cdb" id="r_a4e3b41944c253678124652169c477cdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4e3b41944c253678124652169c477cdb">DMA_CH7_AL2_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001e4)</td></tr>
<tr class="separator:a4e3b41944c253678124652169c477cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac01f4fda8acecdf4cc3e994346a0e207" id="r_ac01f4fda8acecdf4cc3e994346a0e207"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac01f4fda8acecdf4cc3e994346a0e207">DMA_CH7_AL2_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ac01f4fda8acecdf4cc3e994346a0e207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0b27e3d202577e63872bbd97ada593" id="r_a9d0b27e3d202577e63872bbd97ada593"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d0b27e3d202577e63872bbd97ada593">DMA_CH7_AL2_WRITE_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9d0b27e3d202577e63872bbd97ada593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ce8b895c80400eb566d41405b18ea93" id="r_a5ce8b895c80400eb566d41405b18ea93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ce8b895c80400eb566d41405b18ea93">DMA_CH7_AL2_WRITE_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a5ce8b895c80400eb566d41405b18ea93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fbe9f4945d686894598feb5fbd018af" id="r_a6fbe9f4945d686894598feb5fbd018af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6fbe9f4945d686894598feb5fbd018af">DMA_CH7_AL2_WRITE_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6fbe9f4945d686894598feb5fbd018af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a376c35a0a42163666b34854fd2980c5a" id="r_a376c35a0a42163666b34854fd2980c5a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a376c35a0a42163666b34854fd2980c5a">DMA_CH7_AL2_WRITE_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a376c35a0a42163666b34854fd2980c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47b692dd9c728f6302c73a10472ebcde" id="r_a47b692dd9c728f6302c73a10472ebcde"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47b692dd9c728f6302c73a10472ebcde">DMA_CH7_AL2_WRITE_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ec)</td></tr>
<tr class="separator:a47b692dd9c728f6302c73a10472ebcde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34a1a8f839c047b19614e932cc5596c2" id="r_a34a1a8f839c047b19614e932cc5596c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a34a1a8f839c047b19614e932cc5596c2">DMA_CH7_AL2_WRITE_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a34a1a8f839c047b19614e932cc5596c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18866bcfc6bfcc7c944fcb3307896b34" id="r_a18866bcfc6bfcc7c944fcb3307896b34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a18866bcfc6bfcc7c944fcb3307896b34">DMA_CH7_AL3_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a18866bcfc6bfcc7c944fcb3307896b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab30490cc9dd549d9478a073b9712bd52" id="r_ab30490cc9dd549d9478a073b9712bd52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab30490cc9dd549d9478a073b9712bd52">DMA_CH7_AL3_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ab30490cc9dd549d9478a073b9712bd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebe2ad0a4325a2c7bee32aa16226d22c" id="r_aebe2ad0a4325a2c7bee32aa16226d22c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aebe2ad0a4325a2c7bee32aa16226d22c">DMA_CH7_AL3_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aebe2ad0a4325a2c7bee32aa16226d22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adebc44ba8293e3b8503e22f3fe3ee53a" id="r_adebc44ba8293e3b8503e22f3fe3ee53a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adebc44ba8293e3b8503e22f3fe3ee53a">DMA_CH7_AL3_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:adebc44ba8293e3b8503e22f3fe3ee53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d7856d0bfc3832417c7f575e9e54574" id="r_a9d7856d0bfc3832417c7f575e9e54574"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d7856d0bfc3832417c7f575e9e54574">DMA_CH7_AL3_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001f0)</td></tr>
<tr class="separator:a9d7856d0bfc3832417c7f575e9e54574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01c54f6180ab11f677e1f45d7731b0fa" id="r_a01c54f6180ab11f677e1f45d7731b0fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a01c54f6180ab11f677e1f45d7731b0fa">DMA_CH7_AL3_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a01c54f6180ab11f677e1f45d7731b0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae95c017e018da594bb52524c0432871c" id="r_ae95c017e018da594bb52524c0432871c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae95c017e018da594bb52524c0432871c">DMA_CH7_AL3_READ_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae95c017e018da594bb52524c0432871c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d4ea37e66fa2161fa6fe1488d84279" id="r_ab1d4ea37e66fa2161fa6fe1488d84279"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab1d4ea37e66fa2161fa6fe1488d84279">DMA_CH7_AL3_READ_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ab1d4ea37e66fa2161fa6fe1488d84279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d3c3ed69d3fd080a92c340dd747640" id="r_ab3d3c3ed69d3fd080a92c340dd747640"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3d3c3ed69d3fd080a92c340dd747640">DMA_CH7_AL3_READ_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab3d3c3ed69d3fd080a92c340dd747640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae35bd4f7f143039995455c63342574f3" id="r_ae35bd4f7f143039995455c63342574f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae35bd4f7f143039995455c63342574f3">DMA_CH7_AL3_READ_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ae35bd4f7f143039995455c63342574f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd3d0951435b0f4a9953f46581fa61a" id="r_a3dd3d0951435b0f4a9953f46581fa61a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3dd3d0951435b0f4a9953f46581fa61a">DMA_CH7_AL3_READ_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001fc)</td></tr>
<tr class="separator:a3dd3d0951435b0f4a9953f46581fa61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7921b99def7310d926f10ba8b66d2d0" id="r_ae7921b99def7310d926f10ba8b66d2d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7921b99def7310d926f10ba8b66d2d0">DMA_CH7_AL3_READ_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ae7921b99def7310d926f10ba8b66d2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1884d3505d2dd52c3d2919ee2decd111" id="r_a1884d3505d2dd52c3d2919ee2decd111"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1884d3505d2dd52c3d2919ee2decd111">DMA_CH7_AL3_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1884d3505d2dd52c3d2919ee2decd111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8126ca2d1eda4cb8477629a50aa46a92" id="r_a8126ca2d1eda4cb8477629a50aa46a92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8126ca2d1eda4cb8477629a50aa46a92">DMA_CH7_AL3_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a8126ca2d1eda4cb8477629a50aa46a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad805fd5d853371accc6ac459f56ea3df" id="r_ad805fd5d853371accc6ac459f56ea3df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad805fd5d853371accc6ac459f56ea3df">DMA_CH7_AL3_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad805fd5d853371accc6ac459f56ea3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac53fc22b94008edfdacb6f98ac8756e3" id="r_ac53fc22b94008edfdacb6f98ac8756e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac53fc22b94008edfdacb6f98ac8756e3">DMA_CH7_AL3_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ac53fc22b94008edfdacb6f98ac8756e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51807b0e43f6e147f9a8d532c6e35a0c" id="r_a51807b0e43f6e147f9a8d532c6e35a0c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51807b0e43f6e147f9a8d532c6e35a0c">DMA_CH7_AL3_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001f8)</td></tr>
<tr class="separator:a51807b0e43f6e147f9a8d532c6e35a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefd768312e76e45807fa28c9d8da036b" id="r_aefd768312e76e45807fa28c9d8da036b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aefd768312e76e45807fa28c9d8da036b">DMA_CH7_AL3_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:aefd768312e76e45807fa28c9d8da036b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61b50cd187ebe7756a732ce7c4a59da2" id="r_a61b50cd187ebe7756a732ce7c4a59da2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a61b50cd187ebe7756a732ce7c4a59da2">DMA_CH7_AL3_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a61b50cd187ebe7756a732ce7c4a59da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4f029d8ab82010f8dbe6fb1aa37cad1" id="r_ae4f029d8ab82010f8dbe6fb1aa37cad1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4f029d8ab82010f8dbe6fb1aa37cad1">DMA_CH7_AL3_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ae4f029d8ab82010f8dbe6fb1aa37cad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a026a1dd3245718fa007c78c5431faee9" id="r_a026a1dd3245718fa007c78c5431faee9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a026a1dd3245718fa007c78c5431faee9">DMA_CH7_AL3_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a026a1dd3245718fa007c78c5431faee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0a999576b71d13b4449d1d4d6fe46a5" id="r_ad0a999576b71d13b4449d1d4d6fe46a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad0a999576b71d13b4449d1d4d6fe46a5">DMA_CH7_AL3_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ad0a999576b71d13b4449d1d4d6fe46a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14091010bcf194a66a63e432641502cc" id="r_a14091010bcf194a66a63e432641502cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a14091010bcf194a66a63e432641502cc">DMA_CH7_AL3_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001f4)</td></tr>
<tr class="separator:a14091010bcf194a66a63e432641502cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d67478584ace8e4d68f94fcb14e320f" id="r_a9d67478584ace8e4d68f94fcb14e320f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d67478584ace8e4d68f94fcb14e320f">DMA_CH7_AL3_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a9d67478584ace8e4d68f94fcb14e320f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1049f9acf19d059dd753f55a147deebd" id="r_a1049f9acf19d059dd753f55a147deebd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1049f9acf19d059dd753f55a147deebd">DMA_CH7_CTRL_TRIG_AHB_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1049f9acf19d059dd753f55a147deebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05c5b888f0876af1d2c20ee4fcbaf8e7" id="r_a05c5b888f0876af1d2c20ee4fcbaf8e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05c5b888f0876af1d2c20ee4fcbaf8e7">DMA_CH7_CTRL_TRIG_AHB_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:a05c5b888f0876af1d2c20ee4fcbaf8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25bcbc2f30ae88e993606f123fe1b57b" id="r_a25bcbc2f30ae88e993606f123fe1b57b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a25bcbc2f30ae88e993606f123fe1b57b">DMA_CH7_CTRL_TRIG_AHB_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a25bcbc2f30ae88e993606f123fe1b57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7100f3b99803d6710c62a4af36d8c190" id="r_a7100f3b99803d6710c62a4af36d8c190"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7100f3b99803d6710c62a4af36d8c190">DMA_CH7_CTRL_TRIG_AHB_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a7100f3b99803d6710c62a4af36d8c190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b3dc4305abeffe28c25ffc28f29a03" id="r_aa4b3dc4305abeffe28c25ffc28f29a03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4b3dc4305abeffe28c25ffc28f29a03">DMA_CH7_CTRL_TRIG_AHB_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa4b3dc4305abeffe28c25ffc28f29a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad48cd50ccce551847c909f9c1c924719" id="r_ad48cd50ccce551847c909f9c1c924719"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad48cd50ccce551847c909f9c1c924719">DMA_CH7_CTRL_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td></tr>
<tr class="separator:ad48cd50ccce551847c909f9c1c924719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7e9a1bda9648cc194bf7e45ae015d2b" id="r_ad7e9a1bda9648cc194bf7e45ae015d2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7e9a1bda9648cc194bf7e45ae015d2b">DMA_CH7_CTRL_TRIG_BSWAP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad7e9a1bda9648cc194bf7e45ae015d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ba2b86a1c2a01554e35d5f93be69c4b" id="r_a0ba2b86a1c2a01554e35d5f93be69c4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ba2b86a1c2a01554e35d5f93be69c4b">DMA_CH7_CTRL_TRIG_BSWAP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a0ba2b86a1c2a01554e35d5f93be69c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e8dc974a4792d5bcee91d66b5511e0" id="r_aa8e8dc974a4792d5bcee91d66b5511e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8e8dc974a4792d5bcee91d66b5511e0">DMA_CH7_CTRL_TRIG_BSWAP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:aa8e8dc974a4792d5bcee91d66b5511e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a573feb55ad1b4ff64d79549b3b923f17" id="r_a573feb55ad1b4ff64d79549b3b923f17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a573feb55ad1b4ff64d79549b3b923f17">DMA_CH7_CTRL_TRIG_BSWAP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a573feb55ad1b4ff64d79549b3b923f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a363dd44ba1a167c75deae9bb227f432b" id="r_a363dd44ba1a167c75deae9bb227f432b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a363dd44ba1a167c75deae9bb227f432b">DMA_CH7_CTRL_TRIG_BSWAP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a363dd44ba1a167c75deae9bb227f432b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ad393e7a632daf02a7b3b73e564b37" id="r_ab5ad393e7a632daf02a7b3b73e564b37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab5ad393e7a632daf02a7b3b73e564b37">DMA_CH7_CTRL_TRIG_BUSY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab5ad393e7a632daf02a7b3b73e564b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4df6c5c35207b078e22e12e26c790531" id="r_a4df6c5c35207b078e22e12e26c790531"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4df6c5c35207b078e22e12e26c790531">DMA_CH7_CTRL_TRIG_BUSY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a4df6c5c35207b078e22e12e26c790531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22bbadae08c73882493a3ec531d31a93" id="r_a22bbadae08c73882493a3ec531d31a93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a22bbadae08c73882493a3ec531d31a93">DMA_CH7_CTRL_TRIG_BUSY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a22bbadae08c73882493a3ec531d31a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa40630122aff3931030be7f37a041a9" id="r_aaa40630122aff3931030be7f37a041a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa40630122aff3931030be7f37a041a9">DMA_CH7_CTRL_TRIG_BUSY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:aaa40630122aff3931030be7f37a041a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c1fb3479a14793ddd2388131dfcd11" id="r_ad6c1fb3479a14793ddd2388131dfcd11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad6c1fb3479a14793ddd2388131dfcd11">DMA_CH7_CTRL_TRIG_BUSY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad6c1fb3479a14793ddd2388131dfcd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db866d560388eda557cc6565eda3030" id="r_a4db866d560388eda557cc6565eda3030"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4db866d560388eda557cc6565eda3030">DMA_CH7_CTRL_TRIG_CHAIN_TO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4db866d560388eda557cc6565eda3030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b720c3e8c738c21e736124c985775e" id="r_a91b720c3e8c738c21e736124c985775e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91b720c3e8c738c21e736124c985775e">DMA_CH7_CTRL_TRIG_CHAIN_TO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td></tr>
<tr class="separator:a91b720c3e8c738c21e736124c985775e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af732ff6b4dd16fff81e841659986fbbc" id="r_af732ff6b4dd16fff81e841659986fbbc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af732ff6b4dd16fff81e841659986fbbc">DMA_CH7_CTRL_TRIG_CHAIN_TO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:af732ff6b4dd16fff81e841659986fbbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230f0fe2ebfd91506a26643218af5a92" id="r_a230f0fe2ebfd91506a26643218af5a92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a230f0fe2ebfd91506a26643218af5a92">DMA_CH7_CTRL_TRIG_CHAIN_TO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a230f0fe2ebfd91506a26643218af5a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f83b6dae74546bbcf637e6cac58c269" id="r_a3f83b6dae74546bbcf637e6cac58c269"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3f83b6dae74546bbcf637e6cac58c269">DMA_CH7_CTRL_TRIG_CHAIN_TO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3f83b6dae74546bbcf637e6cac58c269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac42030a3cd98b2e7be5f4014a1fcf723" id="r_ac42030a3cd98b2e7be5f4014a1fcf723"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac42030a3cd98b2e7be5f4014a1fcf723">DMA_CH7_CTRL_TRIG_DATA_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac42030a3cd98b2e7be5f4014a1fcf723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7fb18d6d97ad5e3a6eeaa27db734624" id="r_ac7fb18d6d97ad5e3a6eeaa27db734624"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac7fb18d6d97ad5e3a6eeaa27db734624">DMA_CH7_CTRL_TRIG_DATA_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:ac7fb18d6d97ad5e3a6eeaa27db734624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aea1bff87687a6e499286dbf3b619b1" id="r_a4aea1bff87687a6e499286dbf3b619b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4aea1bff87687a6e499286dbf3b619b1">DMA_CH7_CTRL_TRIG_DATA_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a4aea1bff87687a6e499286dbf3b619b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a642da7852c32339cf31fc9ea1135d96d" id="r_a642da7852c32339cf31fc9ea1135d96d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a642da7852c32339cf31fc9ea1135d96d">DMA_CH7_CTRL_TRIG_DATA_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a642da7852c32339cf31fc9ea1135d96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2268ed459c62a37ddaea9347c4fb3120" id="r_a2268ed459c62a37ddaea9347c4fb3120"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2268ed459c62a37ddaea9347c4fb3120">DMA_CH7_CTRL_TRIG_DATA_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2268ed459c62a37ddaea9347c4fb3120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8669ef1221950d2c01dc7f63ab281ef" id="r_ad8669ef1221950d2c01dc7f63ab281ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad8669ef1221950d2c01dc7f63ab281ef">DMA_CH7_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad8669ef1221950d2c01dc7f63ab281ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afea5326816e88a3f9c47b6766ad28033" id="r_afea5326816e88a3f9c47b6766ad28033"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afea5326816e88a3f9c47b6766ad28033">DMA_CH7_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:afea5326816e88a3f9c47b6766ad28033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c85001ba87a3dbe614886705ae4026e" id="r_a9c85001ba87a3dbe614886705ae4026e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c85001ba87a3dbe614886705ae4026e">DMA_CH7_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a9c85001ba87a3dbe614886705ae4026e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3cc93114ee127c16122696ae809f51d" id="r_aa3cc93114ee127c16122696ae809f51d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3cc93114ee127c16122696ae809f51d">DMA_CH7_CTRL_TRIG_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa3cc93114ee127c16122696ae809f51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b23fa98c26acec069fca2b71ce35203" id="r_a4b23fa98c26acec069fca2b71ce35203"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4b23fa98c26acec069fca2b71ce35203">DMA_CH7_CTRL_TRIG_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a4b23fa98c26acec069fca2b71ce35203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad43548d81b8e17803796d5afb3e613c9" id="r_ad43548d81b8e17803796d5afb3e613c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad43548d81b8e17803796d5afb3e613c9">DMA_CH7_CTRL_TRIG_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad43548d81b8e17803796d5afb3e613c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4bdb35fa8a2888759bc1ddcf38d1cf7" id="r_ad4bdb35fa8a2888759bc1ddcf38d1cf7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad4bdb35fa8a2888759bc1ddcf38d1cf7">DMA_CH7_CTRL_TRIG_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad4bdb35fa8a2888759bc1ddcf38d1cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c97049d2125a9ae49c6ef9650aa420" id="r_ac9c97049d2125a9ae49c6ef9650aa420"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9c97049d2125a9ae49c6ef9650aa420">DMA_CH7_CTRL_TRIG_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac9c97049d2125a9ae49c6ef9650aa420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa26ff68aa1a9d8f5a212513e35128c9" id="r_aaa26ff68aa1a9d8f5a212513e35128c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa26ff68aa1a9d8f5a212513e35128c9">DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaa26ff68aa1a9d8f5a212513e35128c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc882c1e07685b2a8dea328959d9166" id="r_accc882c1e07685b2a8dea328959d9166"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#accc882c1e07685b2a8dea328959d9166">DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:accc882c1e07685b2a8dea328959d9166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebbb52084b284568725ba5ae59cfe334" id="r_aebbb52084b284568725ba5ae59cfe334"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aebbb52084b284568725ba5ae59cfe334">DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aebbb52084b284568725ba5ae59cfe334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a774f1624e33404df97ed76e2c07e61" id="r_a9a774f1624e33404df97ed76e2c07e61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a774f1624e33404df97ed76e2c07e61">DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a9a774f1624e33404df97ed76e2c07e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eb940961ec908095f6e567985e65929" id="r_a7eb940961ec908095f6e567985e65929"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7eb940961ec908095f6e567985e65929">DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7eb940961ec908095f6e567985e65929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c26f00227ef0ae7e72a435bc58995ae" id="r_a1c26f00227ef0ae7e72a435bc58995ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1c26f00227ef0ae7e72a435bc58995ae">DMA_CH7_CTRL_TRIG_INCR_READ_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1c26f00227ef0ae7e72a435bc58995ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43efb08b22c43527cdac8376cf336024" id="r_a43efb08b22c43527cdac8376cf336024"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43efb08b22c43527cdac8376cf336024">DMA_CH7_CTRL_TRIG_INCR_READ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a43efb08b22c43527cdac8376cf336024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45251891cf67c4f271ff344c04e7f6a0" id="r_a45251891cf67c4f271ff344c04e7f6a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a45251891cf67c4f271ff344c04e7f6a0">DMA_CH7_CTRL_TRIG_INCR_READ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a45251891cf67c4f271ff344c04e7f6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5df8fdbc64aa11882d515a11247a244" id="r_ad5df8fdbc64aa11882d515a11247a244"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad5df8fdbc64aa11882d515a11247a244">DMA_CH7_CTRL_TRIG_INCR_READ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ad5df8fdbc64aa11882d515a11247a244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae94f64f671710dc756eb7811b0a0cf78" id="r_ae94f64f671710dc756eb7811b0a0cf78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae94f64f671710dc756eb7811b0a0cf78">DMA_CH7_CTRL_TRIG_INCR_READ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae94f64f671710dc756eb7811b0a0cf78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae251d2ae403ee0b72b250fd4c5959e6f" id="r_ae251d2ae403ee0b72b250fd4c5959e6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae251d2ae403ee0b72b250fd4c5959e6f">DMA_CH7_CTRL_TRIG_INCR_WRITE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae251d2ae403ee0b72b250fd4c5959e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9ac4f7e5a3e106ec820fff8d3e022dd" id="r_ab9ac4f7e5a3e106ec820fff8d3e022dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab9ac4f7e5a3e106ec820fff8d3e022dd">DMA_CH7_CTRL_TRIG_INCR_WRITE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:ab9ac4f7e5a3e106ec820fff8d3e022dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e9da24e1ffe7bb8a08128cc0ae2d603" id="r_a6e9da24e1ffe7bb8a08128cc0ae2d603"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e9da24e1ffe7bb8a08128cc0ae2d603">DMA_CH7_CTRL_TRIG_INCR_WRITE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a6e9da24e1ffe7bb8a08128cc0ae2d603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47eefc7fcd8d67270c415e05ceb70d2c" id="r_a47eefc7fcd8d67270c415e05ceb70d2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47eefc7fcd8d67270c415e05ceb70d2c">DMA_CH7_CTRL_TRIG_INCR_WRITE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a47eefc7fcd8d67270c415e05ceb70d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c14ae97dbb20e6d46ff2f22e856bb5" id="r_ab1c14ae97dbb20e6d46ff2f22e856bb5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab1c14ae97dbb20e6d46ff2f22e856bb5">DMA_CH7_CTRL_TRIG_INCR_WRITE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab1c14ae97dbb20e6d46ff2f22e856bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0c6fe79841109fe26d9f175178346ba" id="r_af0c6fe79841109fe26d9f175178346ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af0c6fe79841109fe26d9f175178346ba">DMA_CH7_CTRL_TRIG_IRQ_QUIET_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af0c6fe79841109fe26d9f175178346ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5c7f1c19e4135b56c3caced6b68ae05" id="r_ab5c7f1c19e4135b56c3caced6b68ae05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab5c7f1c19e4135b56c3caced6b68ae05">DMA_CH7_CTRL_TRIG_IRQ_QUIET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:ab5c7f1c19e4135b56c3caced6b68ae05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad65016cdd4f2940e07e16f801027e772" id="r_ad65016cdd4f2940e07e16f801027e772"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad65016cdd4f2940e07e16f801027e772">DMA_CH7_CTRL_TRIG_IRQ_QUIET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:ad65016cdd4f2940e07e16f801027e772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2386abec9f2fa606945a5e1420432bfa" id="r_a2386abec9f2fa606945a5e1420432bfa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2386abec9f2fa606945a5e1420432bfa">DMA_CH7_CTRL_TRIG_IRQ_QUIET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a2386abec9f2fa606945a5e1420432bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b65bf8bd2da12217234a4444b4ac814" id="r_a0b65bf8bd2da12217234a4444b4ac814"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0b65bf8bd2da12217234a4444b4ac814">DMA_CH7_CTRL_TRIG_IRQ_QUIET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0b65bf8bd2da12217234a4444b4ac814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a114632ebcb266eccfd9b24903aff9a72" id="r_a114632ebcb266eccfd9b24903aff9a72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a114632ebcb266eccfd9b24903aff9a72">DMA_CH7_CTRL_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001cc)</td></tr>
<tr class="separator:a114632ebcb266eccfd9b24903aff9a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57518ae212754c65f34f3c7ca7077eff" id="r_a57518ae212754c65f34f3c7ca7077eff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a57518ae212754c65f34f3c7ca7077eff">DMA_CH7_CTRL_TRIG_READ_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a57518ae212754c65f34f3c7ca7077eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa986b6ab4ac09ad4515654b50d9f5a63" id="r_aa986b6ab4ac09ad4515654b50d9f5a63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa986b6ab4ac09ad4515654b50d9f5a63">DMA_CH7_CTRL_TRIG_READ_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:aa986b6ab4ac09ad4515654b50d9f5a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c6a3d490ab9d181ec61246a2906063e" id="r_a8c6a3d490ab9d181ec61246a2906063e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8c6a3d490ab9d181ec61246a2906063e">DMA_CH7_CTRL_TRIG_READ_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a8c6a3d490ab9d181ec61246a2906063e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed58f7b98b9aa441e7faccf5e2616708" id="r_aed58f7b98b9aa441e7faccf5e2616708"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aed58f7b98b9aa441e7faccf5e2616708">DMA_CH7_CTRL_TRIG_READ_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:aed58f7b98b9aa441e7faccf5e2616708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec50374acf11fb7b05c0ddb679ee8fc3" id="r_aec50374acf11fb7b05c0ddb679ee8fc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aec50374acf11fb7b05c0ddb679ee8fc3">DMA_CH7_CTRL_TRIG_READ_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aec50374acf11fb7b05c0ddb679ee8fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a665106c7caa3203bf960846379ba161a" id="r_a665106c7caa3203bf960846379ba161a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a665106c7caa3203bf960846379ba161a">DMA_CH7_CTRL_TRIG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a665106c7caa3203bf960846379ba161a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dd379b1a0e4b0d9b607ecd9904d79f7" id="r_a5dd379b1a0e4b0d9b607ecd9904d79f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5dd379b1a0e4b0d9b607ecd9904d79f7">DMA_CH7_CTRL_TRIG_RING_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5dd379b1a0e4b0d9b607ecd9904d79f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7bbe613a542a321b8acfdf12d1f40d3" id="r_ad7bbe613a542a321b8acfdf12d1f40d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7bbe613a542a321b8acfdf12d1f40d3">DMA_CH7_CTRL_TRIG_RING_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:ad7bbe613a542a321b8acfdf12d1f40d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a99c6895554cf5168821f40bc8372a" id="r_a77a99c6895554cf5168821f40bc8372a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a77a99c6895554cf5168821f40bc8372a">DMA_CH7_CTRL_TRIG_RING_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a77a99c6895554cf5168821f40bc8372a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab018e7ec21d7ee76af416f77709c35d7" id="r_ab018e7ec21d7ee76af416f77709c35d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab018e7ec21d7ee76af416f77709c35d7">DMA_CH7_CTRL_TRIG_RING_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:ab018e7ec21d7ee76af416f77709c35d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07a8432b386bcd378796c22ad9a3419d" id="r_a07a8432b386bcd378796c22ad9a3419d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a07a8432b386bcd378796c22ad9a3419d">DMA_CH7_CTRL_TRIG_RING_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a07a8432b386bcd378796c22ad9a3419d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d6840692270df46b1052550cf71ba2" id="r_a65d6840692270df46b1052550cf71ba2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a65d6840692270df46b1052550cf71ba2">DMA_CH7_CTRL_TRIG_RING_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a65d6840692270df46b1052550cf71ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6213c5e1e33ba47fb1565f88659b24a6" id="r_a6213c5e1e33ba47fb1565f88659b24a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6213c5e1e33ba47fb1565f88659b24a6">DMA_CH7_CTRL_TRIG_RING_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td></tr>
<tr class="separator:a6213c5e1e33ba47fb1565f88659b24a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a368f9d3503b5254421c03a844842ae82" id="r_a368f9d3503b5254421c03a844842ae82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a368f9d3503b5254421c03a844842ae82">DMA_CH7_CTRL_TRIG_RING_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a368f9d3503b5254421c03a844842ae82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab39709ad359f18dcd8c0ee09cd8d8f5" id="r_aab39709ad359f18dcd8c0ee09cd8d8f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aab39709ad359f18dcd8c0ee09cd8d8f5">DMA_CH7_CTRL_TRIG_RING_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:aab39709ad359f18dcd8c0ee09cd8d8f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdef823cc15b3b04d02492d640358715" id="r_acdef823cc15b3b04d02492d640358715"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acdef823cc15b3b04d02492d640358715">DMA_CH7_CTRL_TRIG_RING_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acdef823cc15b3b04d02492d640358715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af83d18657ce676bb308ec879abc8638a" id="r_af83d18657ce676bb308ec879abc8638a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af83d18657ce676bb308ec879abc8638a">DMA_CH7_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af83d18657ce676bb308ec879abc8638a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af156c074f09851a9a958db466dd3a714" id="r_af156c074f09851a9a958db466dd3a714"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af156c074f09851a9a958db466dd3a714">DMA_CH7_CTRL_TRIG_SNIFF_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af156c074f09851a9a958db466dd3a714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ac0ab1b498d4ff870974b11bbbca6f" id="r_a72ac0ab1b498d4ff870974b11bbbca6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72ac0ab1b498d4ff870974b11bbbca6f">DMA_CH7_CTRL_TRIG_SNIFF_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a72ac0ab1b498d4ff870974b11bbbca6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a52c4f93003ec68193479d376602798" id="r_a6a52c4f93003ec68193479d376602798"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6a52c4f93003ec68193479d376602798">DMA_CH7_CTRL_TRIG_SNIFF_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a6a52c4f93003ec68193479d376602798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c8abd3c6036ccc5fbc1645e371ed3d0" id="r_a3c8abd3c6036ccc5fbc1645e371ed3d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3c8abd3c6036ccc5fbc1645e371ed3d0">DMA_CH7_CTRL_TRIG_SNIFF_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a3c8abd3c6036ccc5fbc1645e371ed3d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a605cad9ebfb40c6cd8c504652ed12322" id="r_a605cad9ebfb40c6cd8c504652ed12322"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a605cad9ebfb40c6cd8c504652ed12322">DMA_CH7_CTRL_TRIG_SNIFF_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a605cad9ebfb40c6cd8c504652ed12322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac810fe4fa7e5a8c5cd83feaea76c8a4a" id="r_ac810fe4fa7e5a8c5cd83feaea76c8a4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac810fe4fa7e5a8c5cd83feaea76c8a4a">DMA_CH7_CTRL_TRIG_TREQ_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac810fe4fa7e5a8c5cd83feaea76c8a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e8ef642adeabf712f4a8e25bc31f227" id="r_a6e8ef642adeabf712f4a8e25bc31f227"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e8ef642adeabf712f4a8e25bc31f227">DMA_CH7_CTRL_TRIG_TREQ_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td></tr>
<tr class="separator:a6e8ef642adeabf712f4a8e25bc31f227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a851b266fb8a7ea4780717352cb20fb3f" id="r_a851b266fb8a7ea4780717352cb20fb3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a851b266fb8a7ea4780717352cb20fb3f">DMA_CH7_CTRL_TRIG_TREQ_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a851b266fb8a7ea4780717352cb20fb3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3638a668084541dd66ba6ac84f7502fc" id="r_a3638a668084541dd66ba6ac84f7502fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3638a668084541dd66ba6ac84f7502fc">DMA_CH7_CTRL_TRIG_TREQ_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a3638a668084541dd66ba6ac84f7502fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4949035683c3bb853d11346b0905fa5f" id="r_a4949035683c3bb853d11346b0905fa5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4949035683c3bb853d11346b0905fa5f">DMA_CH7_CTRL_TRIG_TREQ_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a4949035683c3bb853d11346b0905fa5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3639bf936c7063c04739e9af894e321d" id="r_a3639bf936c7063c04739e9af894e321d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3639bf936c7063c04739e9af894e321d">DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td></tr>
<tr class="separator:a3639bf936c7063c04739e9af894e321d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85562bd474d3f960e29f6489b31baecb" id="r_a85562bd474d3f960e29f6489b31baecb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85562bd474d3f960e29f6489b31baecb">DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td></tr>
<tr class="separator:a85562bd474d3f960e29f6489b31baecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5dee735c4aeaf674c3fb0c317e70cf4" id="r_ab5dee735c4aeaf674c3fb0c317e70cf4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab5dee735c4aeaf674c3fb0c317e70cf4">DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td></tr>
<tr class="separator:ab5dee735c4aeaf674c3fb0c317e70cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55f2d9b78f71126ea8a0bb42427d8e0" id="r_af55f2d9b78f71126ea8a0bb42427d8e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af55f2d9b78f71126ea8a0bb42427d8e0">DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td></tr>
<tr class="separator:af55f2d9b78f71126ea8a0bb42427d8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b098deb044aaaff69900bf1eceae42" id="r_af2b098deb044aaaff69900bf1eceae42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af2b098deb044aaaff69900bf1eceae42">DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td></tr>
<tr class="separator:af2b098deb044aaaff69900bf1eceae42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e87a24ff3bdf17f4f81ac6f46bb2a8b" id="r_a9e87a24ff3bdf17f4f81ac6f46bb2a8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9e87a24ff3bdf17f4f81ac6f46bb2a8b">DMA_CH7_CTRL_TRIG_WRITE_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a9e87a24ff3bdf17f4f81ac6f46bb2a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8612373cb93e6de3bf445ee1f4bb8c73" id="r_a8612373cb93e6de3bf445ee1f4bb8c73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8612373cb93e6de3bf445ee1f4bb8c73">DMA_CH7_CTRL_TRIG_WRITE_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:a8612373cb93e6de3bf445ee1f4bb8c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa5b22527c9e80887c9f390592c109c" id="r_a7aa5b22527c9e80887c9f390592c109c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7aa5b22527c9e80887c9f390592c109c">DMA_CH7_CTRL_TRIG_WRITE_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a7aa5b22527c9e80887c9f390592c109c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad336d44c680bdd46b0165bd225777df1" id="r_ad336d44c680bdd46b0165bd225777df1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad336d44c680bdd46b0165bd225777df1">DMA_CH7_CTRL_TRIG_WRITE_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:ad336d44c680bdd46b0165bd225777df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d90889e3a893aa23456bb0594ce07ef" id="r_a5d90889e3a893aa23456bb0594ce07ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d90889e3a893aa23456bb0594ce07ef">DMA_CH7_CTRL_TRIG_WRITE_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5d90889e3a893aa23456bb0594ce07ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f356ce044303469cef1d7f8d21c8d73" id="r_a8f356ce044303469cef1d7f8d21c8d73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8f356ce044303469cef1d7f8d21c8d73">DMA_CH7_DBG_CTDREQ_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a8f356ce044303469cef1d7f8d21c8d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c274d72437fc4af43c63fec234193ea" id="r_a1c274d72437fc4af43c63fec234193ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1c274d72437fc4af43c63fec234193ea">DMA_CH7_DBG_CTDREQ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td></tr>
<tr class="separator:a1c274d72437fc4af43c63fec234193ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae425a5dbfda60ab9894ca2d8f1a8856a" id="r_ae425a5dbfda60ab9894ca2d8f1a8856a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae425a5dbfda60ab9894ca2d8f1a8856a">DMA_CH7_DBG_CTDREQ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae425a5dbfda60ab9894ca2d8f1a8856a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37d5540cf2438b56cb33cce9a1a072a3" id="r_a37d5540cf2438b56cb33cce9a1a072a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a37d5540cf2438b56cb33cce9a1a072a3">DMA_CH7_DBG_CTDREQ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a37d5540cf2438b56cb33cce9a1a072a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec7ca9dde492d483c18b872cc4eb808" id="r_aeec7ca9dde492d483c18b872cc4eb808"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeec7ca9dde492d483c18b872cc4eb808">DMA_CH7_DBG_CTDREQ_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000009c0)</td></tr>
<tr class="separator:aeec7ca9dde492d483c18b872cc4eb808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af70bce841b2e980fff07b1d8b7791fac" id="r_af70bce841b2e980fff07b1d8b7791fac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af70bce841b2e980fff07b1d8b7791fac">DMA_CH7_DBG_CTDREQ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:af70bce841b2e980fff07b1d8b7791fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb4a416413c2606641fb3064f4b1313e" id="r_abb4a416413c2606641fb3064f4b1313e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abb4a416413c2606641fb3064f4b1313e">DMA_CH7_DBG_TCR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:abb4a416413c2606641fb3064f4b1313e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a022fe8ff3309936611efe07245532149" id="r_a022fe8ff3309936611efe07245532149"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a022fe8ff3309936611efe07245532149">DMA_CH7_DBG_TCR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a022fe8ff3309936611efe07245532149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39f485598f9cb11905ccae95294e1a23" id="r_a39f485598f9cb11905ccae95294e1a23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39f485598f9cb11905ccae95294e1a23">DMA_CH7_DBG_TCR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a39f485598f9cb11905ccae95294e1a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e17ff088bd45dbdeba90ae5981f80e0" id="r_a6e17ff088bd45dbdeba90ae5981f80e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e17ff088bd45dbdeba90ae5981f80e0">DMA_CH7_DBG_TCR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a6e17ff088bd45dbdeba90ae5981f80e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ffd2128389c96124ed1b1e0be6b0d98" id="r_a6ffd2128389c96124ed1b1e0be6b0d98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ffd2128389c96124ed1b1e0be6b0d98">DMA_CH7_DBG_TCR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000009c4)</td></tr>
<tr class="separator:a6ffd2128389c96124ed1b1e0be6b0d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e4d4c129108da22f2d66a588268843d" id="r_a1e4d4c129108da22f2d66a588268843d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1e4d4c129108da22f2d66a588268843d">DMA_CH7_DBG_TCR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a1e4d4c129108da22f2d66a588268843d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f22f9f721f617ac03ae0bd39c0cbad" id="r_a28f22f9f721f617ac03ae0bd39c0cbad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a28f22f9f721f617ac03ae0bd39c0cbad">DMA_CH7_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a28f22f9f721f617ac03ae0bd39c0cbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112fd0fac8fd186fcd3320d432785068" id="r_a112fd0fac8fd186fcd3320d432785068"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a112fd0fac8fd186fcd3320d432785068">DMA_CH7_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a112fd0fac8fd186fcd3320d432785068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44918aa269e8430c0daf0fcd2f761267" id="r_a44918aa269e8430c0daf0fcd2f761267"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44918aa269e8430c0daf0fcd2f761267">DMA_CH7_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a44918aa269e8430c0daf0fcd2f761267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65af22bbe82631befe356d15a4e09a1" id="r_ae65af22bbe82631befe356d15a4e09a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae65af22bbe82631befe356d15a4e09a1">DMA_CH7_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ae65af22bbe82631befe356d15a4e09a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4f1d75319cefa5938b4578018478b79" id="r_aa4f1d75319cefa5938b4578018478b79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4f1d75319cefa5938b4578018478b79">DMA_CH7_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001c0)</td></tr>
<tr class="separator:aa4f1d75319cefa5938b4578018478b79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b2c6e16de2f46f8c4e58691acce4a1" id="r_a10b2c6e16de2f46f8c4e58691acce4a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a10b2c6e16de2f46f8c4e58691acce4a1">DMA_CH7_READ_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a10b2c6e16de2f46f8c4e58691acce4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8e049ef9dc568b2ae62052665712617" id="r_ae8e049ef9dc568b2ae62052665712617"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae8e049ef9dc568b2ae62052665712617">DMA_CH7_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae8e049ef9dc568b2ae62052665712617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b1a9782dd82808d436284f2f2b2497" id="r_af7b1a9782dd82808d436284f2f2b2497"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af7b1a9782dd82808d436284f2f2b2497">DMA_CH7_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:af7b1a9782dd82808d436284f2f2b2497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2621ca5a250eac5a44a1995966e9650" id="r_ad2621ca5a250eac5a44a1995966e9650"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2621ca5a250eac5a44a1995966e9650">DMA_CH7_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad2621ca5a250eac5a44a1995966e9650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a0f41c4a71234b35a108e2e6241e2a8" id="r_a4a0f41c4a71234b35a108e2e6241e2a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a0f41c4a71234b35a108e2e6241e2a8">DMA_CH7_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a4a0f41c4a71234b35a108e2e6241e2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ca34cef11c2d2f8b09b9b3d49af0da" id="r_a44ca34cef11c2d2f8b09b9b3d49af0da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44ca34cef11c2d2f8b09b9b3d49af0da">DMA_CH7_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001c8)</td></tr>
<tr class="separator:a44ca34cef11c2d2f8b09b9b3d49af0da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cdc659dcba38b2ae2729b3a4b6e436f" id="r_a3cdc659dcba38b2ae2729b3a4b6e436f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3cdc659dcba38b2ae2729b3a4b6e436f">DMA_CH7_TRANS_COUNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3cdc659dcba38b2ae2729b3a4b6e436f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a376936c373d8cb14ef5970bfa3e07824" id="r_a376936c373d8cb14ef5970bfa3e07824"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a376936c373d8cb14ef5970bfa3e07824">DMA_CH7_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a376936c373d8cb14ef5970bfa3e07824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23397b0aabebae1d2c3bade2b3e40c5a" id="r_a23397b0aabebae1d2c3bade2b3e40c5a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23397b0aabebae1d2c3bade2b3e40c5a">DMA_CH7_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a23397b0aabebae1d2c3bade2b3e40c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a695f415a4bb0d365354bf5be77a58a21" id="r_a695f415a4bb0d365354bf5be77a58a21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a695f415a4bb0d365354bf5be77a58a21">DMA_CH7_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a695f415a4bb0d365354bf5be77a58a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addae95d1006f0b1da8c8a663de193a0d" id="r_addae95d1006f0b1da8c8a663de193a0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#addae95d1006f0b1da8c8a663de193a0d">DMA_CH7_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:addae95d1006f0b1da8c8a663de193a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9839dba4adf2e9a255b786bba11fdc7" id="r_ac9839dba4adf2e9a255b786bba11fdc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9839dba4adf2e9a255b786bba11fdc7">DMA_CH7_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001c4)</td></tr>
<tr class="separator:ac9839dba4adf2e9a255b786bba11fdc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d80e870565d3a885f680ce6b0f6529" id="r_ab3d80e870565d3a885f680ce6b0f6529"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3d80e870565d3a885f680ce6b0f6529">DMA_CH7_WRITE_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ab3d80e870565d3a885f680ce6b0f6529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1165f0aa38e82bc67f5b9b42da372cff" id="r_a1165f0aa38e82bc67f5b9b42da372cff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1165f0aa38e82bc67f5b9b42da372cff">DMA_CH8_AL1_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1165f0aa38e82bc67f5b9b42da372cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f3b8cd6d27d6360f90f6806096e3b91" id="r_a6f3b8cd6d27d6360f90f6806096e3b91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6f3b8cd6d27d6360f90f6806096e3b91">DMA_CH8_AL1_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a6f3b8cd6d27d6360f90f6806096e3b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ece1470d1d56556aeaf32cb19c72d58" id="r_a4ece1470d1d56556aeaf32cb19c72d58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ece1470d1d56556aeaf32cb19c72d58">DMA_CH8_AL1_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4ece1470d1d56556aeaf32cb19c72d58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ff73793fbdcbd00ba5515db305397c8" id="r_a4ff73793fbdcbd00ba5515db305397c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ff73793fbdcbd00ba5515db305397c8">DMA_CH8_AL1_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a4ff73793fbdcbd00ba5515db305397c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3b34e23c3e3f2a59fbe8ae9eeabe84e" id="r_aa3b34e23c3e3f2a59fbe8ae9eeabe84e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa3b34e23c3e3f2a59fbe8ae9eeabe84e">DMA_CH8_AL1_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000210)</td></tr>
<tr class="separator:aa3b34e23c3e3f2a59fbe8ae9eeabe84e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43fd8059b57edaa5b5694cc6a6c2de93" id="r_a43fd8059b57edaa5b5694cc6a6c2de93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43fd8059b57edaa5b5694cc6a6c2de93">DMA_CH8_AL1_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a43fd8059b57edaa5b5694cc6a6c2de93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadd0d4c08f86b1695dfcb1aaa40649d9" id="r_aadd0d4c08f86b1695dfcb1aaa40649d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aadd0d4c08f86b1695dfcb1aaa40649d9">DMA_CH8_AL1_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aadd0d4c08f86b1695dfcb1aaa40649d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a6142003d88fdfc354d1a49f187129a" id="r_a2a6142003d88fdfc354d1a49f187129a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2a6142003d88fdfc354d1a49f187129a">DMA_CH8_AL1_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a2a6142003d88fdfc354d1a49f187129a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace0ca6ac4ddf5ac3b5548706626429d8" id="r_ace0ca6ac4ddf5ac3b5548706626429d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace0ca6ac4ddf5ac3b5548706626429d8">DMA_CH8_AL1_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ace0ca6ac4ddf5ac3b5548706626429d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a136bebe5a88ad66f19be4b69aec017e9" id="r_a136bebe5a88ad66f19be4b69aec017e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a136bebe5a88ad66f19be4b69aec017e9">DMA_CH8_AL1_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a136bebe5a88ad66f19be4b69aec017e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a634c57a026ac3facc67a59917ae11449" id="r_a634c57a026ac3facc67a59917ae11449"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a634c57a026ac3facc67a59917ae11449">DMA_CH8_AL1_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000214)</td></tr>
<tr class="separator:a634c57a026ac3facc67a59917ae11449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8df18b6c28ea489a4574b3a83f00cb2" id="r_ab8df18b6c28ea489a4574b3a83f00cb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8df18b6c28ea489a4574b3a83f00cb2">DMA_CH8_AL1_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ab8df18b6c28ea489a4574b3a83f00cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87fbe2463e09bccf4952916adcce735f" id="r_a87fbe2463e09bccf4952916adcce735f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87fbe2463e09bccf4952916adcce735f">DMA_CH8_AL1_TRANS_COUNT_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a87fbe2463e09bccf4952916adcce735f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa40d656815d2356e853ff2a722f5bb52" id="r_aa40d656815d2356e853ff2a722f5bb52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa40d656815d2356e853ff2a722f5bb52">DMA_CH8_AL1_TRANS_COUNT_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa40d656815d2356e853ff2a722f5bb52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52ec99173fb63e6b97f23aa28ddcfefd" id="r_a52ec99173fb63e6b97f23aa28ddcfefd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52ec99173fb63e6b97f23aa28ddcfefd">DMA_CH8_AL1_TRANS_COUNT_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a52ec99173fb63e6b97f23aa28ddcfefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a429215366de52eff3a94d9cdcf91c9e7" id="r_a429215366de52eff3a94d9cdcf91c9e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a429215366de52eff3a94d9cdcf91c9e7">DMA_CH8_AL1_TRANS_COUNT_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a429215366de52eff3a94d9cdcf91c9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec93ab06614a7a3f38605c14eb2aa0ed" id="r_aec93ab06614a7a3f38605c14eb2aa0ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aec93ab06614a7a3f38605c14eb2aa0ed">DMA_CH8_AL1_TRANS_COUNT_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000021c)</td></tr>
<tr class="separator:aec93ab06614a7a3f38605c14eb2aa0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadc05a96032e2d50f21c60fc7dcf72d5" id="r_aadc05a96032e2d50f21c60fc7dcf72d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aadc05a96032e2d50f21c60fc7dcf72d5">DMA_CH8_AL1_TRANS_COUNT_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:aadc05a96032e2d50f21c60fc7dcf72d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23746e28d291d30235a7b6728358b6ef" id="r_a23746e28d291d30235a7b6728358b6ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23746e28d291d30235a7b6728358b6ef">DMA_CH8_AL1_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a23746e28d291d30235a7b6728358b6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4d51049d8a567fdf917c1120579024c" id="r_aa4d51049d8a567fdf917c1120579024c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4d51049d8a567fdf917c1120579024c">DMA_CH8_AL1_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa4d51049d8a567fdf917c1120579024c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4847bc3219bb85f3da6fe780c373bbf0" id="r_a4847bc3219bb85f3da6fe780c373bbf0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4847bc3219bb85f3da6fe780c373bbf0">DMA_CH8_AL1_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4847bc3219bb85f3da6fe780c373bbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd04696e0dda218d7902486815eecf1" id="r_a1cd04696e0dda218d7902486815eecf1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1cd04696e0dda218d7902486815eecf1">DMA_CH8_AL1_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a1cd04696e0dda218d7902486815eecf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8904f8717709211c6e30596ef52b7595" id="r_a8904f8717709211c6e30596ef52b7595"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8904f8717709211c6e30596ef52b7595">DMA_CH8_AL1_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000218)</td></tr>
<tr class="separator:a8904f8717709211c6e30596ef52b7595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24ee5547085e50b6468015e62264ac60" id="r_a24ee5547085e50b6468015e62264ac60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a24ee5547085e50b6468015e62264ac60">DMA_CH8_AL1_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a24ee5547085e50b6468015e62264ac60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0093dbb8db63614e8774975f2b292243" id="r_a0093dbb8db63614e8774975f2b292243"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0093dbb8db63614e8774975f2b292243">DMA_CH8_AL2_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0093dbb8db63614e8774975f2b292243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e6ed80f3af32e6d2a98c8f923a5559" id="r_ad2e6ed80f3af32e6d2a98c8f923a5559"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad2e6ed80f3af32e6d2a98c8f923a5559">DMA_CH8_AL2_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ad2e6ed80f3af32e6d2a98c8f923a5559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1853e93bdeeabc1b9e086104b93086b" id="r_ae1853e93bdeeabc1b9e086104b93086b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae1853e93bdeeabc1b9e086104b93086b">DMA_CH8_AL2_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae1853e93bdeeabc1b9e086104b93086b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a882a96c2eeb2a55d6ac60201ce54237f" id="r_a882a96c2eeb2a55d6ac60201ce54237f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a882a96c2eeb2a55d6ac60201ce54237f">DMA_CH8_AL2_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a882a96c2eeb2a55d6ac60201ce54237f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ee1c24f2c4fa73a4d6fda6cd6a0bcf4" id="r_a6ee1c24f2c4fa73a4d6fda6cd6a0bcf4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6ee1c24f2c4fa73a4d6fda6cd6a0bcf4">DMA_CH8_AL2_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000220)</td></tr>
<tr class="separator:a6ee1c24f2c4fa73a4d6fda6cd6a0bcf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaa9880e977c33b570c9bf7ee5cc9644" id="r_abaa9880e977c33b570c9bf7ee5cc9644"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abaa9880e977c33b570c9bf7ee5cc9644">DMA_CH8_AL2_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:abaa9880e977c33b570c9bf7ee5cc9644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d4f6e4681546b0692b8a6cb19a6729" id="r_af9d4f6e4681546b0692b8a6cb19a6729"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af9d4f6e4681546b0692b8a6cb19a6729">DMA_CH8_AL2_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af9d4f6e4681546b0692b8a6cb19a6729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad812539415ef7bfc89ab18c70e1a2bb8" id="r_ad812539415ef7bfc89ab18c70e1a2bb8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad812539415ef7bfc89ab18c70e1a2bb8">DMA_CH8_AL2_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ad812539415ef7bfc89ab18c70e1a2bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d62cfa2337e7d87bf9553a04f152b18" id="r_a1d62cfa2337e7d87bf9553a04f152b18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d62cfa2337e7d87bf9553a04f152b18">DMA_CH8_AL2_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1d62cfa2337e7d87bf9553a04f152b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e8832aa14b80b3a4ec6b352b5b55d00" id="r_a2e8832aa14b80b3a4ec6b352b5b55d00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e8832aa14b80b3a4ec6b352b5b55d00">DMA_CH8_AL2_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a2e8832aa14b80b3a4ec6b352b5b55d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0810e85388a8d88e10687cb541d7a31" id="r_ae0810e85388a8d88e10687cb541d7a31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0810e85388a8d88e10687cb541d7a31">DMA_CH8_AL2_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000228)</td></tr>
<tr class="separator:ae0810e85388a8d88e10687cb541d7a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7df1813b8d51639e43fa9bfcb18b17c1" id="r_a7df1813b8d51639e43fa9bfcb18b17c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7df1813b8d51639e43fa9bfcb18b17c1">DMA_CH8_AL2_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a7df1813b8d51639e43fa9bfcb18b17c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6481adf079b8ae16723658ee063b3ff6" id="r_a6481adf079b8ae16723658ee063b3ff6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6481adf079b8ae16723658ee063b3ff6">DMA_CH8_AL2_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6481adf079b8ae16723658ee063b3ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af316f2bd91b1e198bd6c653b0fe777cb" id="r_af316f2bd91b1e198bd6c653b0fe777cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af316f2bd91b1e198bd6c653b0fe777cb">DMA_CH8_AL2_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:af316f2bd91b1e198bd6c653b0fe777cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e644f918eb81b7e5dba5825c30e7e2" id="r_a05e644f918eb81b7e5dba5825c30e7e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a05e644f918eb81b7e5dba5825c30e7e2">DMA_CH8_AL2_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a05e644f918eb81b7e5dba5825c30e7e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7252a02ed3b65c2c0e4bc6a0ad5783f" id="r_aa7252a02ed3b65c2c0e4bc6a0ad5783f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7252a02ed3b65c2c0e4bc6a0ad5783f">DMA_CH8_AL2_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aa7252a02ed3b65c2c0e4bc6a0ad5783f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69cf0a8e08621c5dc8c9c9743e180260" id="r_a69cf0a8e08621c5dc8c9c9743e180260"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a69cf0a8e08621c5dc8c9c9743e180260">DMA_CH8_AL2_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000224)</td></tr>
<tr class="separator:a69cf0a8e08621c5dc8c9c9743e180260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac96cd254af67bf204ab7369238a2ab62" id="r_ac96cd254af67bf204ab7369238a2ab62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac96cd254af67bf204ab7369238a2ab62">DMA_CH8_AL2_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:ac96cd254af67bf204ab7369238a2ab62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab261bd80058da57d0a69394d266ff520" id="r_ab261bd80058da57d0a69394d266ff520"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab261bd80058da57d0a69394d266ff520">DMA_CH8_AL2_WRITE_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab261bd80058da57d0a69394d266ff520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e1d7a5dc8cb60e6944090e64de1c98" id="r_ab7e1d7a5dc8cb60e6944090e64de1c98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7e1d7a5dc8cb60e6944090e64de1c98">DMA_CH8_AL2_WRITE_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ab7e1d7a5dc8cb60e6944090e64de1c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa23db47af86f3313bd8c5928458a3308" id="r_aa23db47af86f3313bd8c5928458a3308"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa23db47af86f3313bd8c5928458a3308">DMA_CH8_AL2_WRITE_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa23db47af86f3313bd8c5928458a3308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad288716409cd52ba7d25565088020e8f" id="r_ad288716409cd52ba7d25565088020e8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad288716409cd52ba7d25565088020e8f">DMA_CH8_AL2_WRITE_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ad288716409cd52ba7d25565088020e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87ca4ede2777c9b0cea68f670597be08" id="r_a87ca4ede2777c9b0cea68f670597be08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87ca4ede2777c9b0cea68f670597be08">DMA_CH8_AL2_WRITE_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000022c)</td></tr>
<tr class="separator:a87ca4ede2777c9b0cea68f670597be08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affa55bdbb34a889724733af7fd86f8b1" id="r_affa55bdbb34a889724733af7fd86f8b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#affa55bdbb34a889724733af7fd86f8b1">DMA_CH8_AL2_WRITE_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:affa55bdbb34a889724733af7fd86f8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98c0117d6b99ccc098af9e3342a54e23" id="r_a98c0117d6b99ccc098af9e3342a54e23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a98c0117d6b99ccc098af9e3342a54e23">DMA_CH8_AL3_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a98c0117d6b99ccc098af9e3342a54e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bc7d8904ab39f960b138da96c3ca663" id="r_a9bc7d8904ab39f960b138da96c3ca663"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9bc7d8904ab39f960b138da96c3ca663">DMA_CH8_AL3_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a9bc7d8904ab39f960b138da96c3ca663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8c9fdcfc7c8acef16e26fbb780ab849" id="r_ac8c9fdcfc7c8acef16e26fbb780ab849"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac8c9fdcfc7c8acef16e26fbb780ab849">DMA_CH8_AL3_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac8c9fdcfc7c8acef16e26fbb780ab849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af85008b8caa2b23e38d91e011b290186" id="r_af85008b8caa2b23e38d91e011b290186"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af85008b8caa2b23e38d91e011b290186">DMA_CH8_AL3_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:af85008b8caa2b23e38d91e011b290186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b9a5ac533cf4ed0f2d8cbd72340c645" id="r_a9b9a5ac533cf4ed0f2d8cbd72340c645"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9b9a5ac533cf4ed0f2d8cbd72340c645">DMA_CH8_AL3_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000230)</td></tr>
<tr class="separator:a9b9a5ac533cf4ed0f2d8cbd72340c645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5286610f4f385bdd09e40878489502e5" id="r_a5286610f4f385bdd09e40878489502e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5286610f4f385bdd09e40878489502e5">DMA_CH8_AL3_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a5286610f4f385bdd09e40878489502e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68c7ac6dddb2f82a2d3c5ba17de31676" id="r_a68c7ac6dddb2f82a2d3c5ba17de31676"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a68c7ac6dddb2f82a2d3c5ba17de31676">DMA_CH8_AL3_READ_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a68c7ac6dddb2f82a2d3c5ba17de31676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25d4d6e2cc3df3517f2e49c6ebb1d738" id="r_a25d4d6e2cc3df3517f2e49c6ebb1d738"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a25d4d6e2cc3df3517f2e49c6ebb1d738">DMA_CH8_AL3_READ_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a25d4d6e2cc3df3517f2e49c6ebb1d738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ccc72149bcf9691982496ee08f16ada" id="r_a1ccc72149bcf9691982496ee08f16ada"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ccc72149bcf9691982496ee08f16ada">DMA_CH8_AL3_READ_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1ccc72149bcf9691982496ee08f16ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae305ae1202f9fe163e132a3be07b2609" id="r_ae305ae1202f9fe163e132a3be07b2609"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae305ae1202f9fe163e132a3be07b2609">DMA_CH8_AL3_READ_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ae305ae1202f9fe163e132a3be07b2609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30f7ddd67d16bd650f1a5b8e55b410e3" id="r_a30f7ddd67d16bd650f1a5b8e55b410e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30f7ddd67d16bd650f1a5b8e55b410e3">DMA_CH8_AL3_READ_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000023c)</td></tr>
<tr class="separator:a30f7ddd67d16bd650f1a5b8e55b410e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b57e4524577b942938ec59b0f72e95" id="r_a30b57e4524577b942938ec59b0f72e95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30b57e4524577b942938ec59b0f72e95">DMA_CH8_AL3_READ_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a30b57e4524577b942938ec59b0f72e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7933caf945878259ee6d5623f6c42ff" id="r_ae7933caf945878259ee6d5623f6c42ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7933caf945878259ee6d5623f6c42ff">DMA_CH8_AL3_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae7933caf945878259ee6d5623f6c42ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada5f8f81ec392542efd1c717c10b1b65" id="r_ada5f8f81ec392542efd1c717c10b1b65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada5f8f81ec392542efd1c717c10b1b65">DMA_CH8_AL3_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ada5f8f81ec392542efd1c717c10b1b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af268209e1e17304f0594da2157a15e4b" id="r_af268209e1e17304f0594da2157a15e4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af268209e1e17304f0594da2157a15e4b">DMA_CH8_AL3_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af268209e1e17304f0594da2157a15e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a62e0e64e559c3c44dd91753e2b98a" id="r_a22a62e0e64e559c3c44dd91753e2b98a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a22a62e0e64e559c3c44dd91753e2b98a">DMA_CH8_AL3_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a22a62e0e64e559c3c44dd91753e2b98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74dc4e6446b75e3af20af0e0e5f80ec1" id="r_a74dc4e6446b75e3af20af0e0e5f80ec1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74dc4e6446b75e3af20af0e0e5f80ec1">DMA_CH8_AL3_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000238)</td></tr>
<tr class="separator:a74dc4e6446b75e3af20af0e0e5f80ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7146a2a786d1c9d27753fc2d11d3e82f" id="r_a7146a2a786d1c9d27753fc2d11d3e82f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7146a2a786d1c9d27753fc2d11d3e82f">DMA_CH8_AL3_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a7146a2a786d1c9d27753fc2d11d3e82f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a42ebfb1b27f9d15b155f1a3af15b1" id="r_a25a42ebfb1b27f9d15b155f1a3af15b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a25a42ebfb1b27f9d15b155f1a3af15b1">DMA_CH8_AL3_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a25a42ebfb1b27f9d15b155f1a3af15b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3070847114de00370aaf48dac83378e4" id="r_a3070847114de00370aaf48dac83378e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3070847114de00370aaf48dac83378e4">DMA_CH8_AL3_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a3070847114de00370aaf48dac83378e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081fc716555f84dc5100ada9d3d220cb" id="r_a081fc716555f84dc5100ada9d3d220cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a081fc716555f84dc5100ada9d3d220cb">DMA_CH8_AL3_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a081fc716555f84dc5100ada9d3d220cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d50d12c4803a5c06222c5a87eef4dd6" id="r_a7d50d12c4803a5c06222c5a87eef4dd6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7d50d12c4803a5c06222c5a87eef4dd6">DMA_CH8_AL3_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a7d50d12c4803a5c06222c5a87eef4dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e0b37a1ccf72a2b290941e47ecccf75" id="r_a5e0b37a1ccf72a2b290941e47ecccf75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e0b37a1ccf72a2b290941e47ecccf75">DMA_CH8_AL3_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000234)</td></tr>
<tr class="separator:a5e0b37a1ccf72a2b290941e47ecccf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1650663542a166661b900e2709a79d1b" id="r_a1650663542a166661b900e2709a79d1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1650663542a166661b900e2709a79d1b">DMA_CH8_AL3_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a1650663542a166661b900e2709a79d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52efb6c1086c68edc5f398012fdf1c05" id="r_a52efb6c1086c68edc5f398012fdf1c05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a52efb6c1086c68edc5f398012fdf1c05">DMA_CH8_CTRL_TRIG_AHB_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a52efb6c1086c68edc5f398012fdf1c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6e8e0aa7693456ab731fe39e1d34e7f" id="r_ae6e8e0aa7693456ab731fe39e1d34e7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae6e8e0aa7693456ab731fe39e1d34e7f">DMA_CH8_CTRL_TRIG_AHB_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:ae6e8e0aa7693456ab731fe39e1d34e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11d2109a941f7e2ede3f1f2f55cc57a7" id="r_a11d2109a941f7e2ede3f1f2f55cc57a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a11d2109a941f7e2ede3f1f2f55cc57a7">DMA_CH8_CTRL_TRIG_AHB_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a11d2109a941f7e2ede3f1f2f55cc57a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b79e9570259265145ca3b9f2a07b96" id="r_a95b79e9570259265145ca3b9f2a07b96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95b79e9570259265145ca3b9f2a07b96">DMA_CH8_CTRL_TRIG_AHB_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a95b79e9570259265145ca3b9f2a07b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04345e51223840a3227d49ab5aefefba" id="r_a04345e51223840a3227d49ab5aefefba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04345e51223840a3227d49ab5aefefba">DMA_CH8_CTRL_TRIG_AHB_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a04345e51223840a3227d49ab5aefefba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f019c1a85dbb3c007130104886901c" id="r_a53f019c1a85dbb3c007130104886901c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53f019c1a85dbb3c007130104886901c">DMA_CH8_CTRL_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td></tr>
<tr class="separator:a53f019c1a85dbb3c007130104886901c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f3baf3cf624495d7ff2c245da2052c" id="r_ac5f3baf3cf624495d7ff2c245da2052c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac5f3baf3cf624495d7ff2c245da2052c">DMA_CH8_CTRL_TRIG_BSWAP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac5f3baf3cf624495d7ff2c245da2052c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3538ac7bd219f3a0fc3a199277480df0" id="r_a3538ac7bd219f3a0fc3a199277480df0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3538ac7bd219f3a0fc3a199277480df0">DMA_CH8_CTRL_TRIG_BSWAP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a3538ac7bd219f3a0fc3a199277480df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36e9707189066732a1b8f2e7ca03f832" id="r_a36e9707189066732a1b8f2e7ca03f832"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a36e9707189066732a1b8f2e7ca03f832">DMA_CH8_CTRL_TRIG_BSWAP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a36e9707189066732a1b8f2e7ca03f832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae0d9f47e2da317e309a7c1c3fe730d0" id="r_aae0d9f47e2da317e309a7c1c3fe730d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae0d9f47e2da317e309a7c1c3fe730d0">DMA_CH8_CTRL_TRIG_BSWAP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:aae0d9f47e2da317e309a7c1c3fe730d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0027b02fefbc41ed513d0e0c62bfdd1c" id="r_a0027b02fefbc41ed513d0e0c62bfdd1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0027b02fefbc41ed513d0e0c62bfdd1c">DMA_CH8_CTRL_TRIG_BSWAP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0027b02fefbc41ed513d0e0c62bfdd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4724ece7f073017ed1d94674e54a55a" id="r_af4724ece7f073017ed1d94674e54a55a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af4724ece7f073017ed1d94674e54a55a">DMA_CH8_CTRL_TRIG_BUSY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af4724ece7f073017ed1d94674e54a55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada61dcbfc0b6a29579396e4ffa6cc18e" id="r_ada61dcbfc0b6a29579396e4ffa6cc18e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada61dcbfc0b6a29579396e4ffa6cc18e">DMA_CH8_CTRL_TRIG_BUSY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:ada61dcbfc0b6a29579396e4ffa6cc18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79590d89415d1762e98ad4e7e7495ae" id="r_ab79590d89415d1762e98ad4e7e7495ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab79590d89415d1762e98ad4e7e7495ae">DMA_CH8_CTRL_TRIG_BUSY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:ab79590d89415d1762e98ad4e7e7495ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5eeca379cdecdf0c16fd1eb8f23c68b" id="r_ad5eeca379cdecdf0c16fd1eb8f23c68b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad5eeca379cdecdf0c16fd1eb8f23c68b">DMA_CH8_CTRL_TRIG_BUSY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:ad5eeca379cdecdf0c16fd1eb8f23c68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c3fab8754ea18d06b59534f26e6b29" id="r_af8c3fab8754ea18d06b59534f26e6b29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8c3fab8754ea18d06b59534f26e6b29">DMA_CH8_CTRL_TRIG_BUSY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af8c3fab8754ea18d06b59534f26e6b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f8de11402649f5166733f905d278447" id="r_a7f8de11402649f5166733f905d278447"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7f8de11402649f5166733f905d278447">DMA_CH8_CTRL_TRIG_CHAIN_TO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7f8de11402649f5166733f905d278447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987a540967b6aa3dc6289715db614475" id="r_a987a540967b6aa3dc6289715db614475"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a987a540967b6aa3dc6289715db614475">DMA_CH8_CTRL_TRIG_CHAIN_TO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td></tr>
<tr class="separator:a987a540967b6aa3dc6289715db614475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ea83a6c6ed3c99e03c8b5baa5ec297" id="r_a81ea83a6c6ed3c99e03c8b5baa5ec297"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a81ea83a6c6ed3c99e03c8b5baa5ec297">DMA_CH8_CTRL_TRIG_CHAIN_TO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a81ea83a6c6ed3c99e03c8b5baa5ec297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67bdbb18a930d443e69192a39a197e0e" id="r_a67bdbb18a930d443e69192a39a197e0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a67bdbb18a930d443e69192a39a197e0e">DMA_CH8_CTRL_TRIG_CHAIN_TO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a67bdbb18a930d443e69192a39a197e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade632e1ab2eed4dc6bdee274f0922988" id="r_ade632e1ab2eed4dc6bdee274f0922988"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ade632e1ab2eed4dc6bdee274f0922988">DMA_CH8_CTRL_TRIG_CHAIN_TO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ade632e1ab2eed4dc6bdee274f0922988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930e9eee938d35183eff5344a2a97318" id="r_a930e9eee938d35183eff5344a2a97318"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a930e9eee938d35183eff5344a2a97318">DMA_CH8_CTRL_TRIG_DATA_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a930e9eee938d35183eff5344a2a97318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee1cc4a100ff5def86ead569c9847f68" id="r_aee1cc4a100ff5def86ead569c9847f68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee1cc4a100ff5def86ead569c9847f68">DMA_CH8_CTRL_TRIG_DATA_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:aee1cc4a100ff5def86ead569c9847f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4f1cc39ab96f91ebbd756e40ae527de" id="r_ac4f1cc39ab96f91ebbd756e40ae527de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac4f1cc39ab96f91ebbd756e40ae527de">DMA_CH8_CTRL_TRIG_DATA_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ac4f1cc39ab96f91ebbd756e40ae527de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad46adca9fb966dfac217f34da215be67" id="r_ad46adca9fb966dfac217f34da215be67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad46adca9fb966dfac217f34da215be67">DMA_CH8_CTRL_TRIG_DATA_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ad46adca9fb966dfac217f34da215be67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc5f350cc6c7fd0c3abb916a2a94be64" id="r_afc5f350cc6c7fd0c3abb916a2a94be64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc5f350cc6c7fd0c3abb916a2a94be64">DMA_CH8_CTRL_TRIG_DATA_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afc5f350cc6c7fd0c3abb916a2a94be64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc51fc26e3ff8422c090ff89aaae355c" id="r_afc51fc26e3ff8422c090ff89aaae355c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc51fc26e3ff8422c090ff89aaae355c">DMA_CH8_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afc51fc26e3ff8422c090ff89aaae355c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd869900bdd8208be932c175c553e11b" id="r_acd869900bdd8208be932c175c553e11b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acd869900bdd8208be932c175c553e11b">DMA_CH8_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:acd869900bdd8208be932c175c553e11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72240a54a2589a4359448def3e37ff9a" id="r_a72240a54a2589a4359448def3e37ff9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72240a54a2589a4359448def3e37ff9a">DMA_CH8_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a72240a54a2589a4359448def3e37ff9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae66b565546c1d18639182d6fc1a598e3" id="r_ae66b565546c1d18639182d6fc1a598e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae66b565546c1d18639182d6fc1a598e3">DMA_CH8_CTRL_TRIG_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae66b565546c1d18639182d6fc1a598e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a881085cab36da9c0590997930463fc43" id="r_a881085cab36da9c0590997930463fc43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a881085cab36da9c0590997930463fc43">DMA_CH8_CTRL_TRIG_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a881085cab36da9c0590997930463fc43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af695d0d88038d8f60c9b387ca307901d" id="r_af695d0d88038d8f60c9b387ca307901d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af695d0d88038d8f60c9b387ca307901d">DMA_CH8_CTRL_TRIG_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af695d0d88038d8f60c9b387ca307901d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae08bbb85531369208dec095c53b0db49" id="r_ae08bbb85531369208dec095c53b0db49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae08bbb85531369208dec095c53b0db49">DMA_CH8_CTRL_TRIG_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae08bbb85531369208dec095c53b0db49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeade7daa7d83b97d3973fc554fb8ab50" id="r_aeade7daa7d83b97d3973fc554fb8ab50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeade7daa7d83b97d3973fc554fb8ab50">DMA_CH8_CTRL_TRIG_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aeade7daa7d83b97d3973fc554fb8ab50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca63139f2d05c7ae6c29ac293b8392d" id="r_a9ca63139f2d05c7ae6c29ac293b8392d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ca63139f2d05c7ae6c29ac293b8392d">DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9ca63139f2d05c7ae6c29ac293b8392d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc4148b7b8d45f2483206fa681d630a6" id="r_abc4148b7b8d45f2483206fa681d630a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc4148b7b8d45f2483206fa681d630a6">DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:abc4148b7b8d45f2483206fa681d630a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a141032708edb6ae9204997fffdbdd137" id="r_a141032708edb6ae9204997fffdbdd137"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a141032708edb6ae9204997fffdbdd137">DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a141032708edb6ae9204997fffdbdd137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fa718c8ca05c6939057b3b6bfddca80" id="r_a9fa718c8ca05c6939057b3b6bfddca80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9fa718c8ca05c6939057b3b6bfddca80">DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a9fa718c8ca05c6939057b3b6bfddca80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae11a9b62c35bcb47dc26244ce4ed913f" id="r_ae11a9b62c35bcb47dc26244ce4ed913f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae11a9b62c35bcb47dc26244ce4ed913f">DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae11a9b62c35bcb47dc26244ce4ed913f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35fd4b70b0b1f8f54268813f8e6aa601" id="r_a35fd4b70b0b1f8f54268813f8e6aa601"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35fd4b70b0b1f8f54268813f8e6aa601">DMA_CH8_CTRL_TRIG_INCR_READ_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a35fd4b70b0b1f8f54268813f8e6aa601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2b11a11a8e9aeb2fe1f5723c093e352" id="r_aa2b11a11a8e9aeb2fe1f5723c093e352"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa2b11a11a8e9aeb2fe1f5723c093e352">DMA_CH8_CTRL_TRIG_INCR_READ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:aa2b11a11a8e9aeb2fe1f5723c093e352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af8f9a289bb45597bd2028da6396997" id="r_a1af8f9a289bb45597bd2028da6396997"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1af8f9a289bb45597bd2028da6396997">DMA_CH8_CTRL_TRIG_INCR_READ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a1af8f9a289bb45597bd2028da6396997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a853125cd5de21b0e8f035d45b15419c4" id="r_a853125cd5de21b0e8f035d45b15419c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a853125cd5de21b0e8f035d45b15419c4">DMA_CH8_CTRL_TRIG_INCR_READ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a853125cd5de21b0e8f035d45b15419c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af533a1313c1dcd0adefc4aee30c7831a" id="r_af533a1313c1dcd0adefc4aee30c7831a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af533a1313c1dcd0adefc4aee30c7831a">DMA_CH8_CTRL_TRIG_INCR_READ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af533a1313c1dcd0adefc4aee30c7831a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae562484b9804c59543c63f0f39afd07b" id="r_ae562484b9804c59543c63f0f39afd07b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae562484b9804c59543c63f0f39afd07b">DMA_CH8_CTRL_TRIG_INCR_WRITE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae562484b9804c59543c63f0f39afd07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad36e6c13c82c6a24bc095a8bbe8781" id="r_a4ad36e6c13c82c6a24bc095a8bbe8781"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4ad36e6c13c82c6a24bc095a8bbe8781">DMA_CH8_CTRL_TRIG_INCR_WRITE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a4ad36e6c13c82c6a24bc095a8bbe8781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac58dc12dc24cda63c84d6fefb858c741" id="r_ac58dc12dc24cda63c84d6fefb858c741"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac58dc12dc24cda63c84d6fefb858c741">DMA_CH8_CTRL_TRIG_INCR_WRITE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ac58dc12dc24cda63c84d6fefb858c741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33539b6175683ede0d3cd339575d047b" id="r_a33539b6175683ede0d3cd339575d047b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a33539b6175683ede0d3cd339575d047b">DMA_CH8_CTRL_TRIG_INCR_WRITE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a33539b6175683ede0d3cd339575d047b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab485aca7ee7aa107f41e0becc1ac2417" id="r_ab485aca7ee7aa107f41e0becc1ac2417"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab485aca7ee7aa107f41e0becc1ac2417">DMA_CH8_CTRL_TRIG_INCR_WRITE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab485aca7ee7aa107f41e0becc1ac2417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf4ca95d16fb5f240b466cee40a8bd0f" id="r_aaf4ca95d16fb5f240b466cee40a8bd0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf4ca95d16fb5f240b466cee40a8bd0f">DMA_CH8_CTRL_TRIG_IRQ_QUIET_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaf4ca95d16fb5f240b466cee40a8bd0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90541bb010faea5d763518030306843c" id="r_a90541bb010faea5d763518030306843c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90541bb010faea5d763518030306843c">DMA_CH8_CTRL_TRIG_IRQ_QUIET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a90541bb010faea5d763518030306843c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd5e7057c8a6a3cc6af3c22df5036961" id="r_abd5e7057c8a6a3cc6af3c22df5036961"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd5e7057c8a6a3cc6af3c22df5036961">DMA_CH8_CTRL_TRIG_IRQ_QUIET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:abd5e7057c8a6a3cc6af3c22df5036961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d813d32ad2760feb708e0c5b3bc1620" id="r_a2d813d32ad2760feb708e0c5b3bc1620"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2d813d32ad2760feb708e0c5b3bc1620">DMA_CH8_CTRL_TRIG_IRQ_QUIET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a2d813d32ad2760feb708e0c5b3bc1620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a411d73644d23795d15df195b7ea56ad8" id="r_a411d73644d23795d15df195b7ea56ad8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a411d73644d23795d15df195b7ea56ad8">DMA_CH8_CTRL_TRIG_IRQ_QUIET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a411d73644d23795d15df195b7ea56ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d78dded0ab9b8dc666983c4c9a8dea1" id="r_a4d78dded0ab9b8dc666983c4c9a8dea1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4d78dded0ab9b8dc666983c4c9a8dea1">DMA_CH8_CTRL_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000020c)</td></tr>
<tr class="separator:a4d78dded0ab9b8dc666983c4c9a8dea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a746473590f87e3bd7ef64642cb40cd6f" id="r_a746473590f87e3bd7ef64642cb40cd6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a746473590f87e3bd7ef64642cb40cd6f">DMA_CH8_CTRL_TRIG_READ_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a746473590f87e3bd7ef64642cb40cd6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51fa0d9724b78a747c25f4671ff53281" id="r_a51fa0d9724b78a747c25f4671ff53281"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51fa0d9724b78a747c25f4671ff53281">DMA_CH8_CTRL_TRIG_READ_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:a51fa0d9724b78a747c25f4671ff53281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e19f3f2c78c6b20537a1342a02e447c" id="r_a7e19f3f2c78c6b20537a1342a02e447c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7e19f3f2c78c6b20537a1342a02e447c">DMA_CH8_CTRL_TRIG_READ_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a7e19f3f2c78c6b20537a1342a02e447c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a428cf20dbf37786f66d1130bf04e9632" id="r_a428cf20dbf37786f66d1130bf04e9632"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a428cf20dbf37786f66d1130bf04e9632">DMA_CH8_CTRL_TRIG_READ_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a428cf20dbf37786f66d1130bf04e9632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac628954aef508d28a172924361cb4ce3" id="r_ac628954aef508d28a172924361cb4ce3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac628954aef508d28a172924361cb4ce3">DMA_CH8_CTRL_TRIG_READ_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac628954aef508d28a172924361cb4ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98728f0812e8c0cd798ee27975bbcd71" id="r_a98728f0812e8c0cd798ee27975bbcd71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a98728f0812e8c0cd798ee27975bbcd71">DMA_CH8_CTRL_TRIG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a98728f0812e8c0cd798ee27975bbcd71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3b6b73f72c7d8f173207aab0f73f7fa" id="r_af3b6b73f72c7d8f173207aab0f73f7fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3b6b73f72c7d8f173207aab0f73f7fa">DMA_CH8_CTRL_TRIG_RING_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af3b6b73f72c7d8f173207aab0f73f7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabaff3b760701ad12cb02118e4fcc6d1" id="r_aabaff3b760701ad12cb02118e4fcc6d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aabaff3b760701ad12cb02118e4fcc6d1">DMA_CH8_CTRL_TRIG_RING_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:aabaff3b760701ad12cb02118e4fcc6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba50d65780ceb692bd83984c1c599469" id="r_aba50d65780ceb692bd83984c1c599469"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba50d65780ceb692bd83984c1c599469">DMA_CH8_CTRL_TRIG_RING_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:aba50d65780ceb692bd83984c1c599469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f5b64e1aa77c4e11097756c589d5a23" id="r_a7f5b64e1aa77c4e11097756c589d5a23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7f5b64e1aa77c4e11097756c589d5a23">DMA_CH8_CTRL_TRIG_RING_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a7f5b64e1aa77c4e11097756c589d5a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f265b933946808847d92d829b92c777" id="r_a2f265b933946808847d92d829b92c777"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2f265b933946808847d92d829b92c777">DMA_CH8_CTRL_TRIG_RING_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2f265b933946808847d92d829b92c777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4e23dcbc5faca5bbd8a039a99eff40f" id="r_aa4e23dcbc5faca5bbd8a039a99eff40f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa4e23dcbc5faca5bbd8a039a99eff40f">DMA_CH8_CTRL_TRIG_RING_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa4e23dcbc5faca5bbd8a039a99eff40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1582c3d9b8d2e7eaa6be1178d5041171" id="r_a1582c3d9b8d2e7eaa6be1178d5041171"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1582c3d9b8d2e7eaa6be1178d5041171">DMA_CH8_CTRL_TRIG_RING_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td></tr>
<tr class="separator:a1582c3d9b8d2e7eaa6be1178d5041171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8791120a95d3a5e02637647f65978fbb" id="r_a8791120a95d3a5e02637647f65978fbb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8791120a95d3a5e02637647f65978fbb">DMA_CH8_CTRL_TRIG_RING_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a8791120a95d3a5e02637647f65978fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dcaccfc561924ad1f0fb0d7065336fd" id="r_a8dcaccfc561924ad1f0fb0d7065336fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8dcaccfc561924ad1f0fb0d7065336fd">DMA_CH8_CTRL_TRIG_RING_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a8dcaccfc561924ad1f0fb0d7065336fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a401742c497655e28149ec3cbb8f8868f" id="r_a401742c497655e28149ec3cbb8f8868f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a401742c497655e28149ec3cbb8f8868f">DMA_CH8_CTRL_TRIG_RING_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a401742c497655e28149ec3cbb8f8868f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1683fc6a9bed3418b5c3c2a38f3859c0" id="r_a1683fc6a9bed3418b5c3c2a38f3859c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1683fc6a9bed3418b5c3c2a38f3859c0">DMA_CH8_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1683fc6a9bed3418b5c3c2a38f3859c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a824cf9587c37bd962ca9f89beac722ca" id="r_a824cf9587c37bd962ca9f89beac722ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a824cf9587c37bd962ca9f89beac722ca">DMA_CH8_CTRL_TRIG_SNIFF_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a824cf9587c37bd962ca9f89beac722ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a539584a2a6c8f8c644094f6ddb0a2d68" id="r_a539584a2a6c8f8c644094f6ddb0a2d68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a539584a2a6c8f8c644094f6ddb0a2d68">DMA_CH8_CTRL_TRIG_SNIFF_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a539584a2a6c8f8c644094f6ddb0a2d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46c2d5079d7cfee2517a368d3b350d0a" id="r_a46c2d5079d7cfee2517a368d3b350d0a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46c2d5079d7cfee2517a368d3b350d0a">DMA_CH8_CTRL_TRIG_SNIFF_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a46c2d5079d7cfee2517a368d3b350d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe2c2b6862a62aff196bec0aab6ca10a" id="r_abe2c2b6862a62aff196bec0aab6ca10a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abe2c2b6862a62aff196bec0aab6ca10a">DMA_CH8_CTRL_TRIG_SNIFF_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:abe2c2b6862a62aff196bec0aab6ca10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a055ba610f6d8d67bf51ef347819d50b8" id="r_a055ba610f6d8d67bf51ef347819d50b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a055ba610f6d8d67bf51ef347819d50b8">DMA_CH8_CTRL_TRIG_SNIFF_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a055ba610f6d8d67bf51ef347819d50b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c94b7c032c506325b5b30098144e4e" id="r_ae1c94b7c032c506325b5b30098144e4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae1c94b7c032c506325b5b30098144e4e">DMA_CH8_CTRL_TRIG_TREQ_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae1c94b7c032c506325b5b30098144e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab7e3a9404fc46cf67a3cc1343973ba" id="r_a1ab7e3a9404fc46cf67a3cc1343973ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ab7e3a9404fc46cf67a3cc1343973ba">DMA_CH8_CTRL_TRIG_TREQ_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td></tr>
<tr class="separator:a1ab7e3a9404fc46cf67a3cc1343973ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a135595e3fe7dff700eed1eb609392755" id="r_a135595e3fe7dff700eed1eb609392755"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a135595e3fe7dff700eed1eb609392755">DMA_CH8_CTRL_TRIG_TREQ_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a135595e3fe7dff700eed1eb609392755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60ac94e4089a38a9db901d8f5090dd86" id="r_a60ac94e4089a38a9db901d8f5090dd86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60ac94e4089a38a9db901d8f5090dd86">DMA_CH8_CTRL_TRIG_TREQ_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a60ac94e4089a38a9db901d8f5090dd86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad834cda7daafccd14288121e4a615b4d" id="r_ad834cda7daafccd14288121e4a615b4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad834cda7daafccd14288121e4a615b4d">DMA_CH8_CTRL_TRIG_TREQ_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:ad834cda7daafccd14288121e4a615b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a908503b3b6adea1743321100a42aacee" id="r_a908503b3b6adea1743321100a42aacee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a908503b3b6adea1743321100a42aacee">DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td></tr>
<tr class="separator:a908503b3b6adea1743321100a42aacee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2d4249ff428ca3dcfbddcf9f639746f" id="r_ae2d4249ff428ca3dcfbddcf9f639746f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae2d4249ff428ca3dcfbddcf9f639746f">DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td></tr>
<tr class="separator:ae2d4249ff428ca3dcfbddcf9f639746f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1c943de590f0467e2c4b8f3668ce6f2" id="r_ac1c943de590f0467e2c4b8f3668ce6f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac1c943de590f0467e2c4b8f3668ce6f2">DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td></tr>
<tr class="separator:ac1c943de590f0467e2c4b8f3668ce6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f8be81b45af65e9d96b1b378761c964" id="r_a7f8be81b45af65e9d96b1b378761c964"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7f8be81b45af65e9d96b1b378761c964">DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td></tr>
<tr class="separator:a7f8be81b45af65e9d96b1b378761c964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd7e80452be97c68aa3cea350394e012" id="r_abd7e80452be97c68aa3cea350394e012"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abd7e80452be97c68aa3cea350394e012">DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td></tr>
<tr class="separator:abd7e80452be97c68aa3cea350394e012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d1a1848d24e89dfe33d681f871ce459" id="r_a3d1a1848d24e89dfe33d681f871ce459"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3d1a1848d24e89dfe33d681f871ce459">DMA_CH8_CTRL_TRIG_WRITE_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a3d1a1848d24e89dfe33d681f871ce459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60c1611c885cfa01205dd1b83164563b" id="r_a60c1611c885cfa01205dd1b83164563b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a60c1611c885cfa01205dd1b83164563b">DMA_CH8_CTRL_TRIG_WRITE_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:a60c1611c885cfa01205dd1b83164563b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61c02250a2e320dc67588ce777544373" id="r_a61c02250a2e320dc67588ce777544373"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a61c02250a2e320dc67588ce777544373">DMA_CH8_CTRL_TRIG_WRITE_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a61c02250a2e320dc67588ce777544373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a763b7e4fc843d129eed973904e380035" id="r_a763b7e4fc843d129eed973904e380035"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a763b7e4fc843d129eed973904e380035">DMA_CH8_CTRL_TRIG_WRITE_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a763b7e4fc843d129eed973904e380035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c57056ec016d434c5f3684759c9a79a" id="r_a6c57056ec016d434c5f3684759c9a79a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c57056ec016d434c5f3684759c9a79a">DMA_CH8_CTRL_TRIG_WRITE_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6c57056ec016d434c5f3684759c9a79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f670a2aa12031001a056a4b8e4d6567" id="r_a0f670a2aa12031001a056a4b8e4d6567"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0f670a2aa12031001a056a4b8e4d6567">DMA_CH8_DBG_CTDREQ_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a0f670a2aa12031001a056a4b8e4d6567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1aba9fec753e4cd91cd02c6456fc245" id="r_af1aba9fec753e4cd91cd02c6456fc245"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1aba9fec753e4cd91cd02c6456fc245">DMA_CH8_DBG_CTDREQ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td></tr>
<tr class="separator:af1aba9fec753e4cd91cd02c6456fc245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcdb4173a3da73eaab2475112e0296e1" id="r_afcdb4173a3da73eaab2475112e0296e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afcdb4173a3da73eaab2475112e0296e1">DMA_CH8_DBG_CTDREQ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:afcdb4173a3da73eaab2475112e0296e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1871f062a44e7c7a220535a36a59437" id="r_af1871f062a44e7c7a220535a36a59437"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af1871f062a44e7c7a220535a36a59437">DMA_CH8_DBG_CTDREQ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:af1871f062a44e7c7a220535a36a59437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3177fcd9198d88446627364c5f681c3" id="r_ab3177fcd9198d88446627364c5f681c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3177fcd9198d88446627364c5f681c3">DMA_CH8_DBG_CTDREQ_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000a00)</td></tr>
<tr class="separator:ab3177fcd9198d88446627364c5f681c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a331cec1a04faa9d3ee4065c419fc6b19" id="r_a331cec1a04faa9d3ee4065c419fc6b19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a331cec1a04faa9d3ee4065c419fc6b19">DMA_CH8_DBG_CTDREQ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a331cec1a04faa9d3ee4065c419fc6b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e6f6506dfeb8370e0d644b9e32eb9fc" id="r_a3e6f6506dfeb8370e0d644b9e32eb9fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3e6f6506dfeb8370e0d644b9e32eb9fc">DMA_CH8_DBG_TCR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a3e6f6506dfeb8370e0d644b9e32eb9fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e53c220fd6d601218559b69e2dc7bb8" id="r_a6e53c220fd6d601218559b69e2dc7bb8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e53c220fd6d601218559b69e2dc7bb8">DMA_CH8_DBG_TCR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a6e53c220fd6d601218559b69e2dc7bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95cf6064f6be850f57a54ff855eec35" id="r_ab95cf6064f6be850f57a54ff855eec35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab95cf6064f6be850f57a54ff855eec35">DMA_CH8_DBG_TCR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab95cf6064f6be850f57a54ff855eec35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7d960427f7d97fa4207831c37577881" id="r_ad7d960427f7d97fa4207831c37577881"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad7d960427f7d97fa4207831c37577881">DMA_CH8_DBG_TCR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ad7d960427f7d97fa4207831c37577881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e73bb0d8891435395f08d293e75379" id="r_ac3e73bb0d8891435395f08d293e75379"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3e73bb0d8891435395f08d293e75379">DMA_CH8_DBG_TCR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000a04)</td></tr>
<tr class="separator:ac3e73bb0d8891435395f08d293e75379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa55a3a210f6976ebb142cef57478ce64" id="r_aa55a3a210f6976ebb142cef57478ce64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa55a3a210f6976ebb142cef57478ce64">DMA_CH8_DBG_TCR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aa55a3a210f6976ebb142cef57478ce64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ae844728001612250c57003d31db1c" id="r_ae3ae844728001612250c57003d31db1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae3ae844728001612250c57003d31db1c">DMA_CH8_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae3ae844728001612250c57003d31db1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04bce56a219a15567d44578cd511748a" id="r_a04bce56a219a15567d44578cd511748a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04bce56a219a15567d44578cd511748a">DMA_CH8_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a04bce56a219a15567d44578cd511748a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe06545e50172735c11f4c61362c89ac" id="r_abe06545e50172735c11f4c61362c89ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abe06545e50172735c11f4c61362c89ac">DMA_CH8_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:abe06545e50172735c11f4c61362c89ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59699b1bd62644a823de04b469010fa4" id="r_a59699b1bd62644a823de04b469010fa4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59699b1bd62644a823de04b469010fa4">DMA_CH8_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a59699b1bd62644a823de04b469010fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2322bee9c03bff72cb67549419c26ca5" id="r_a2322bee9c03bff72cb67549419c26ca5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2322bee9c03bff72cb67549419c26ca5">DMA_CH8_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a2322bee9c03bff72cb67549419c26ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b205bb13505b45ef0af4390a484dfbf" id="r_a3b205bb13505b45ef0af4390a484dfbf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3b205bb13505b45ef0af4390a484dfbf">DMA_CH8_READ_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3b205bb13505b45ef0af4390a484dfbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a907fb4aa22fa9b9c69dbb19abfb9feb6" id="r_a907fb4aa22fa9b9c69dbb19abfb9feb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a907fb4aa22fa9b9c69dbb19abfb9feb6">DMA_CH8_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a907fb4aa22fa9b9c69dbb19abfb9feb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a594e2f2a22f065dd35c1b9192fdb7e04" id="r_a594e2f2a22f065dd35c1b9192fdb7e04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a594e2f2a22f065dd35c1b9192fdb7e04">DMA_CH8_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a594e2f2a22f065dd35c1b9192fdb7e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e27c394621271692e5b504805accf42" id="r_a0e27c394621271692e5b504805accf42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0e27c394621271692e5b504805accf42">DMA_CH8_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0e27c394621271692e5b504805accf42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf2168c5fb30eca4b26d3bc4385d50c" id="r_abcf2168c5fb30eca4b26d3bc4385d50c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abcf2168c5fb30eca4b26d3bc4385d50c">DMA_CH8_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:abcf2168c5fb30eca4b26d3bc4385d50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569d305deccfd99951f9274b4850fb9e" id="r_a569d305deccfd99951f9274b4850fb9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a569d305deccfd99951f9274b4850fb9e">DMA_CH8_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000208)</td></tr>
<tr class="separator:a569d305deccfd99951f9274b4850fb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fca8986b4d739cd91b57b8fcf8a3932" id="r_a8fca8986b4d739cd91b57b8fcf8a3932"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8fca8986b4d739cd91b57b8fcf8a3932">DMA_CH8_TRANS_COUNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a8fca8986b4d739cd91b57b8fcf8a3932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a302c20c9be58970982a7304edf86ad9a" id="r_a302c20c9be58970982a7304edf86ad9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a302c20c9be58970982a7304edf86ad9a">DMA_CH8_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a302c20c9be58970982a7304edf86ad9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace91727dff589ca497a39da58a980808" id="r_ace91727dff589ca497a39da58a980808"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace91727dff589ca497a39da58a980808">DMA_CH8_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ace91727dff589ca497a39da58a980808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac796a08bd69717bba422e545ca2349b9" id="r_ac796a08bd69717bba422e545ca2349b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac796a08bd69717bba422e545ca2349b9">DMA_CH8_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac796a08bd69717bba422e545ca2349b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26448e963792db4352f20cd5a254e1be" id="r_a26448e963792db4352f20cd5a254e1be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a26448e963792db4352f20cd5a254e1be">DMA_CH8_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a26448e963792db4352f20cd5a254e1be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74025c8fd2127c7c7e5f435cec4ab5a3" id="r_a74025c8fd2127c7c7e5f435cec4ab5a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a74025c8fd2127c7c7e5f435cec4ab5a3">DMA_CH8_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000204)</td></tr>
<tr class="separator:a74025c8fd2127c7c7e5f435cec4ab5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5930cd2bcb444f979d255165f6699de0" id="r_a5930cd2bcb444f979d255165f6699de0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5930cd2bcb444f979d255165f6699de0">DMA_CH8_WRITE_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a5930cd2bcb444f979d255165f6699de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b3691c99b587bb68cf688ac22ddb25" id="r_ae1b3691c99b587bb68cf688ac22ddb25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae1b3691c99b587bb68cf688ac22ddb25">DMA_CH9_AL1_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae1b3691c99b587bb68cf688ac22ddb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e23ea5c86cc96d10959f7d60a3511a" id="r_ab3e23ea5c86cc96d10959f7d60a3511a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab3e23ea5c86cc96d10959f7d60a3511a">DMA_CH9_AL1_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ab3e23ea5c86cc96d10959f7d60a3511a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5a7961360bc90fc87ccff7628cfadb" id="r_a5b5a7961360bc90fc87ccff7628cfadb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5b5a7961360bc90fc87ccff7628cfadb">DMA_CH9_AL1_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5b5a7961360bc90fc87ccff7628cfadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a879cf2bf00f83ce89310df26cec2d5de" id="r_a879cf2bf00f83ce89310df26cec2d5de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a879cf2bf00f83ce89310df26cec2d5de">DMA_CH9_AL1_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a879cf2bf00f83ce89310df26cec2d5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34abadb557282b2a444a154d3506a97b" id="r_a34abadb557282b2a444a154d3506a97b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a34abadb557282b2a444a154d3506a97b">DMA_CH9_AL1_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000250)</td></tr>
<tr class="separator:a34abadb557282b2a444a154d3506a97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6cdd08030ff0c8086e4a11142141cf0" id="r_aa6cdd08030ff0c8086e4a11142141cf0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6cdd08030ff0c8086e4a11142141cf0">DMA_CH9_AL1_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:aa6cdd08030ff0c8086e4a11142141cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3688f7ec2c4530c12657c4db96102e9" id="r_af3688f7ec2c4530c12657c4db96102e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3688f7ec2c4530c12657c4db96102e9">DMA_CH9_AL1_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af3688f7ec2c4530c12657c4db96102e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd6fbbf9f75321a1f78f05f59270267" id="r_a4bd6fbbf9f75321a1f78f05f59270267"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4bd6fbbf9f75321a1f78f05f59270267">DMA_CH9_AL1_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a4bd6fbbf9f75321a1f78f05f59270267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1034d21cbbe86cae80b49c19c3f46d2c" id="r_a1034d21cbbe86cae80b49c19c3f46d2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1034d21cbbe86cae80b49c19c3f46d2c">DMA_CH9_AL1_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1034d21cbbe86cae80b49c19c3f46d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae254ade09ce39fafdd40ad1a5f7e96f4" id="r_ae254ade09ce39fafdd40ad1a5f7e96f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae254ade09ce39fafdd40ad1a5f7e96f4">DMA_CH9_AL1_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ae254ade09ce39fafdd40ad1a5f7e96f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a244d6723ad54ecad297f405cbc903d85" id="r_a244d6723ad54ecad297f405cbc903d85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a244d6723ad54ecad297f405cbc903d85">DMA_CH9_AL1_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000254)</td></tr>
<tr class="separator:a244d6723ad54ecad297f405cbc903d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeebca9a7c76ad2d1a33887335224fcb7" id="r_aeebca9a7c76ad2d1a33887335224fcb7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeebca9a7c76ad2d1a33887335224fcb7">DMA_CH9_AL1_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:aeebca9a7c76ad2d1a33887335224fcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfea6898d8bb208472abe81e64922b3b" id="r_adfea6898d8bb208472abe81e64922b3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adfea6898d8bb208472abe81e64922b3b">DMA_CH9_AL1_TRANS_COUNT_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adfea6898d8bb208472abe81e64922b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2af87040e1248e4b593645dfd19ca657" id="r_a2af87040e1248e4b593645dfd19ca657"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2af87040e1248e4b593645dfd19ca657">DMA_CH9_AL1_TRANS_COUNT_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a2af87040e1248e4b593645dfd19ca657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a411378576ad7b3a628c2abc89135a" id="r_a85a411378576ad7b3a628c2abc89135a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85a411378576ad7b3a628c2abc89135a">DMA_CH9_AL1_TRANS_COUNT_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a85a411378576ad7b3a628c2abc89135a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a814fede7bca270e7289c28b716841f1f" id="r_a814fede7bca270e7289c28b716841f1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a814fede7bca270e7289c28b716841f1f">DMA_CH9_AL1_TRANS_COUNT_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a814fede7bca270e7289c28b716841f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4602df0d4205e048b62e53e4f3c7b564" id="r_a4602df0d4205e048b62e53e4f3c7b564"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4602df0d4205e048b62e53e4f3c7b564">DMA_CH9_AL1_TRANS_COUNT_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000025c)</td></tr>
<tr class="separator:a4602df0d4205e048b62e53e4f3c7b564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a378e069e1fa080897ecac750b2861131" id="r_a378e069e1fa080897ecac750b2861131"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a378e069e1fa080897ecac750b2861131">DMA_CH9_AL1_TRANS_COUNT_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a378e069e1fa080897ecac750b2861131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc271546451af795c6be5158750afa8" id="r_a7bc271546451af795c6be5158750afa8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7bc271546451af795c6be5158750afa8">DMA_CH9_AL1_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7bc271546451af795c6be5158750afa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0088b3be7793c7d22a7e9d4e47ba8d5d" id="r_a0088b3be7793c7d22a7e9d4e47ba8d5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0088b3be7793c7d22a7e9d4e47ba8d5d">DMA_CH9_AL1_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a0088b3be7793c7d22a7e9d4e47ba8d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8d4dd6ee4d2a302b9b94854b22bb5b5" id="r_af8d4dd6ee4d2a302b9b94854b22bb5b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af8d4dd6ee4d2a302b9b94854b22bb5b5">DMA_CH9_AL1_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af8d4dd6ee4d2a302b9b94854b22bb5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa79bc0eebb5efabb432e80b8e487d00" id="r_aaa79bc0eebb5efabb432e80b8e487d00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa79bc0eebb5efabb432e80b8e487d00">DMA_CH9_AL1_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aaa79bc0eebb5efabb432e80b8e487d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1c1c6e3ef7afe9918fd0fb1fc59695b" id="r_aa1c1c6e3ef7afe9918fd0fb1fc59695b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1c1c6e3ef7afe9918fd0fb1fc59695b">DMA_CH9_AL1_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000258)</td></tr>
<tr class="separator:aa1c1c6e3ef7afe9918fd0fb1fc59695b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fea63a92e35894e5ebe4153ec9cc1ab" id="r_a5fea63a92e35894e5ebe4153ec9cc1ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5fea63a92e35894e5ebe4153ec9cc1ab">DMA_CH9_AL1_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a5fea63a92e35894e5ebe4153ec9cc1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d5cfef7e2d0362e8c87b75850ac7bdd" id="r_a0d5cfef7e2d0362e8c87b75850ac7bdd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0d5cfef7e2d0362e8c87b75850ac7bdd">DMA_CH9_AL2_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0d5cfef7e2d0362e8c87b75850ac7bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a34fddc2bcf22d7c0a470db87ee6e9e" id="r_a1a34fddc2bcf22d7c0a470db87ee6e9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1a34fddc2bcf22d7c0a470db87ee6e9e">DMA_CH9_AL2_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a1a34fddc2bcf22d7c0a470db87ee6e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8134f5de5eada82417a01ea9d8792bc" id="r_aa8134f5de5eada82417a01ea9d8792bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa8134f5de5eada82417a01ea9d8792bc">DMA_CH9_AL2_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa8134f5de5eada82417a01ea9d8792bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa99fa7b51c05d3e118167fb00e686c79" id="r_aa99fa7b51c05d3e118167fb00e686c79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa99fa7b51c05d3e118167fb00e686c79">DMA_CH9_AL2_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aa99fa7b51c05d3e118167fb00e686c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a008dc168a73c5902fccbabeb8425c7" id="r_a9a008dc168a73c5902fccbabeb8425c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a008dc168a73c5902fccbabeb8425c7">DMA_CH9_AL2_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000260)</td></tr>
<tr class="separator:a9a008dc168a73c5902fccbabeb8425c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85dc4c32a9779df6fd9f4100c91cbe4a" id="r_a85dc4c32a9779df6fd9f4100c91cbe4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a85dc4c32a9779df6fd9f4100c91cbe4a">DMA_CH9_AL2_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a85dc4c32a9779df6fd9f4100c91cbe4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f641cc1f63cb12d38c807249b60b60" id="r_a59f641cc1f63cb12d38c807249b60b60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a59f641cc1f63cb12d38c807249b60b60">DMA_CH9_AL2_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a59f641cc1f63cb12d38c807249b60b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe8e543d2170a423f16eaca4d87db6c9" id="r_afe8e543d2170a423f16eaca4d87db6c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afe8e543d2170a423f16eaca4d87db6c9">DMA_CH9_AL2_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:afe8e543d2170a423f16eaca4d87db6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a659d95df032ef6637f3e9c2454ad0fb0" id="r_a659d95df032ef6637f3e9c2454ad0fb0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a659d95df032ef6637f3e9c2454ad0fb0">DMA_CH9_AL2_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a659d95df032ef6637f3e9c2454ad0fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72aed77d5bdd59153dd82b228bd6ddc3" id="r_a72aed77d5bdd59153dd82b228bd6ddc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a72aed77d5bdd59153dd82b228bd6ddc3">DMA_CH9_AL2_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a72aed77d5bdd59153dd82b228bd6ddc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151a6a790c0b046d838b99c179dbda95" id="r_a151a6a790c0b046d838b99c179dbda95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a151a6a790c0b046d838b99c179dbda95">DMA_CH9_AL2_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000268)</td></tr>
<tr class="separator:a151a6a790c0b046d838b99c179dbda95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e2e6c60b370d4d07a26dc05905a6834" id="r_a5e2e6c60b370d4d07a26dc05905a6834"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e2e6c60b370d4d07a26dc05905a6834">DMA_CH9_AL2_READ_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a5e2e6c60b370d4d07a26dc05905a6834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79da5a14b524edcf1021fd734af720b3" id="r_a79da5a14b524edcf1021fd734af720b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a79da5a14b524edcf1021fd734af720b3">DMA_CH9_AL2_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a79da5a14b524edcf1021fd734af720b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51ab70d0352fce3f53010bbb2f4a79ba" id="r_a51ab70d0352fce3f53010bbb2f4a79ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51ab70d0352fce3f53010bbb2f4a79ba">DMA_CH9_AL2_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a51ab70d0352fce3f53010bbb2f4a79ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d810c4f5e35f0e1b601f0159214df6" id="r_ad5d810c4f5e35f0e1b601f0159214df6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad5d810c4f5e35f0e1b601f0159214df6">DMA_CH9_AL2_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad5d810c4f5e35f0e1b601f0159214df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc98376e2a3197767854f77630f95cdf" id="r_acc98376e2a3197767854f77630f95cdf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc98376e2a3197767854f77630f95cdf">DMA_CH9_AL2_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:acc98376e2a3197767854f77630f95cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add1f939d22e8390ac7e518dded52def4" id="r_add1f939d22e8390ac7e518dded52def4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#add1f939d22e8390ac7e518dded52def4">DMA_CH9_AL2_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000264)</td></tr>
<tr class="separator:add1f939d22e8390ac7e518dded52def4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a807c4959c576e1db0c0d34ebaaffbc5e" id="r_a807c4959c576e1db0c0d34ebaaffbc5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a807c4959c576e1db0c0d34ebaaffbc5e">DMA_CH9_AL2_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a807c4959c576e1db0c0d34ebaaffbc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9058a9ebf5c6a22f45ee33da6a98b5b3" id="r_a9058a9ebf5c6a22f45ee33da6a98b5b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9058a9ebf5c6a22f45ee33da6a98b5b3">DMA_CH9_AL2_WRITE_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9058a9ebf5c6a22f45ee33da6a98b5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7dc15c53cccf4cbecc25664eb272f96" id="r_ae7dc15c53cccf4cbecc25664eb272f96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae7dc15c53cccf4cbecc25664eb272f96">DMA_CH9_AL2_WRITE_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ae7dc15c53cccf4cbecc25664eb272f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad24a82f59f6e7642d017d46330f6dbb5" id="r_ad24a82f59f6e7642d017d46330f6dbb5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad24a82f59f6e7642d017d46330f6dbb5">DMA_CH9_AL2_WRITE_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad24a82f59f6e7642d017d46330f6dbb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af389bf465b0a01bfa827519126d1040c" id="r_af389bf465b0a01bfa827519126d1040c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af389bf465b0a01bfa827519126d1040c">DMA_CH9_AL2_WRITE_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:af389bf465b0a01bfa827519126d1040c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09ca0dd28b55bb046127e038e1eca6b0" id="r_a09ca0dd28b55bb046127e038e1eca6b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a09ca0dd28b55bb046127e038e1eca6b0">DMA_CH9_AL2_WRITE_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000026c)</td></tr>
<tr class="separator:a09ca0dd28b55bb046127e038e1eca6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c3ca890bbdc2feaf874ee03f55d5e6a" id="r_a1c3ca890bbdc2feaf874ee03f55d5e6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1c3ca890bbdc2feaf874ee03f55d5e6a">DMA_CH9_AL2_WRITE_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a1c3ca890bbdc2feaf874ee03f55d5e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32cee7a598095d478dfc359ea9bff724" id="r_a32cee7a598095d478dfc359ea9bff724"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a32cee7a598095d478dfc359ea9bff724">DMA_CH9_AL3_CTRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a32cee7a598095d478dfc359ea9bff724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bb4e8a8d5dfb1d20c56dd2e23ccd794" id="r_a7bb4e8a8d5dfb1d20c56dd2e23ccd794"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7bb4e8a8d5dfb1d20c56dd2e23ccd794">DMA_CH9_AL3_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a7bb4e8a8d5dfb1d20c56dd2e23ccd794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16f99d258c00d5d6edcc521803b48512" id="r_a16f99d258c00d5d6edcc521803b48512"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a16f99d258c00d5d6edcc521803b48512">DMA_CH9_AL3_CTRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a16f99d258c00d5d6edcc521803b48512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fba79d9a5143988306fcaa4bcae6d61" id="r_a3fba79d9a5143988306fcaa4bcae6d61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3fba79d9a5143988306fcaa4bcae6d61">DMA_CH9_AL3_CTRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a3fba79d9a5143988306fcaa4bcae6d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbbc9e29741d982ab1d29de9c6a97142" id="r_abbbc9e29741d982ab1d29de9c6a97142"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abbbc9e29741d982ab1d29de9c6a97142">DMA_CH9_AL3_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000270)</td></tr>
<tr class="separator:abbbc9e29741d982ab1d29de9c6a97142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64e70f31e0d7794e0fa619f700785016" id="r_a64e70f31e0d7794e0fa619f700785016"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a64e70f31e0d7794e0fa619f700785016">DMA_CH9_AL3_CTRL_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a64e70f31e0d7794e0fa619f700785016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b22d5350e11ee32564fd4a87fb6f19" id="r_ab2b22d5350e11ee32564fd4a87fb6f19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab2b22d5350e11ee32564fd4a87fb6f19">DMA_CH9_AL3_READ_ADDR_TRIG_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab2b22d5350e11ee32564fd4a87fb6f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada3d73e7b8c595649f2702a711cbd8c9" id="r_ada3d73e7b8c595649f2702a711cbd8c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ada3d73e7b8c595649f2702a711cbd8c9">DMA_CH9_AL3_READ_ADDR_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ada3d73e7b8c595649f2702a711cbd8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a088792d137890d6a884688e70e061da5" id="r_a088792d137890d6a884688e70e061da5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a088792d137890d6a884688e70e061da5">DMA_CH9_AL3_READ_ADDR_TRIG_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a088792d137890d6a884688e70e061da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f2d484959f03f344fad48bc12e1f2f6" id="r_a1f2d484959f03f344fad48bc12e1f2f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f2d484959f03f344fad48bc12e1f2f6">DMA_CH9_AL3_READ_ADDR_TRIG_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a1f2d484959f03f344fad48bc12e1f2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acff21bcf337253deeb8a7b2f98227d19" id="r_acff21bcf337253deeb8a7b2f98227d19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acff21bcf337253deeb8a7b2f98227d19">DMA_CH9_AL3_READ_ADDR_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000027c)</td></tr>
<tr class="separator:acff21bcf337253deeb8a7b2f98227d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33358b9e84804b1846022e83a08c3f4f" id="r_a33358b9e84804b1846022e83a08c3f4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a33358b9e84804b1846022e83a08c3f4f">DMA_CH9_AL3_READ_ADDR_TRIG_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a33358b9e84804b1846022e83a08c3f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6404044d7bc2aacbc297051a85106894" id="r_a6404044d7bc2aacbc297051a85106894"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6404044d7bc2aacbc297051a85106894">DMA_CH9_AL3_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6404044d7bc2aacbc297051a85106894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af75f0e563db42555423fd81b7a8a802b" id="r_af75f0e563db42555423fd81b7a8a802b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af75f0e563db42555423fd81b7a8a802b">DMA_CH9_AL3_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:af75f0e563db42555423fd81b7a8a802b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a261dfc233c8123ea73b331b0639f4ebc" id="r_a261dfc233c8123ea73b331b0639f4ebc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a261dfc233c8123ea73b331b0639f4ebc">DMA_CH9_AL3_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a261dfc233c8123ea73b331b0639f4ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae99b07c256dafdc437e9dcfd533f20b" id="r_aae99b07c256dafdc437e9dcfd533f20b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aae99b07c256dafdc437e9dcfd533f20b">DMA_CH9_AL3_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aae99b07c256dafdc437e9dcfd533f20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae10d2523d40d66a107af18e808c522b8" id="r_ae10d2523d40d66a107af18e808c522b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae10d2523d40d66a107af18e808c522b8">DMA_CH9_AL3_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000278)</td></tr>
<tr class="separator:ae10d2523d40d66a107af18e808c522b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a785fa6f2a6fac0eef050534922659e" id="r_a1a785fa6f2a6fac0eef050534922659e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1a785fa6f2a6fac0eef050534922659e">DMA_CH9_AL3_TRANS_COUNT_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a1a785fa6f2a6fac0eef050534922659e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a78b8977a1009173f2847f40e0c6dc7" id="r_a4a78b8977a1009173f2847f40e0c6dc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a78b8977a1009173f2847f40e0c6dc7">DMA_CH9_AL3_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4a78b8977a1009173f2847f40e0c6dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33d185c1ee57dfc5d22871cfaf2d4b37" id="r_a33d185c1ee57dfc5d22871cfaf2d4b37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a33d185c1ee57dfc5d22871cfaf2d4b37">DMA_CH9_AL3_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a33d185c1ee57dfc5d22871cfaf2d4b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0604d9ca81f8b4dd0904e335343bc6e9" id="r_a0604d9ca81f8b4dd0904e335343bc6e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0604d9ca81f8b4dd0904e335343bc6e9">DMA_CH9_AL3_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0604d9ca81f8b4dd0904e335343bc6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8704bd7548c7f768f1b2c01d18ee880" id="r_ae8704bd7548c7f768f1b2c01d18ee880"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae8704bd7548c7f768f1b2c01d18ee880">DMA_CH9_AL3_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ae8704bd7548c7f768f1b2c01d18ee880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f7824eff6ba890ee5271e6eab710c0" id="r_ac5f7824eff6ba890ee5271e6eab710c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac5f7824eff6ba890ee5271e6eab710c0">DMA_CH9_AL3_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000274)</td></tr>
<tr class="separator:ac5f7824eff6ba890ee5271e6eab710c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30523d927c6698d4dd8c2d3e073a9f54" id="r_a30523d927c6698d4dd8c2d3e073a9f54"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a30523d927c6698d4dd8c2d3e073a9f54">DMA_CH9_AL3_WRITE_ADDR_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:a30523d927c6698d4dd8c2d3e073a9f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc25c932227cbcc145dedc289bb46fa" id="r_a2fc25c932227cbcc145dedc289bb46fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2fc25c932227cbcc145dedc289bb46fa">DMA_CH9_CTRL_TRIG_AHB_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a2fc25c932227cbcc145dedc289bb46fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c8fe709f0052752e61b4df7c885a76" id="r_ab9c8fe709f0052752e61b4df7c885a76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab9c8fe709f0052752e61b4df7c885a76">DMA_CH9_CTRL_TRIG_AHB_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:ab9c8fe709f0052752e61b4df7c885a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b34221a25fc4a00af174e6ed85b437a" id="r_a1b34221a25fc4a00af174e6ed85b437a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b34221a25fc4a00af174e6ed85b437a">DMA_CH9_CTRL_TRIG_AHB_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a1b34221a25fc4a00af174e6ed85b437a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38e726db3220ad79c9a0f606ceff7081" id="r_a38e726db3220ad79c9a0f606ceff7081"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38e726db3220ad79c9a0f606ceff7081">DMA_CH9_CTRL_TRIG_AHB_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a38e726db3220ad79c9a0f606ceff7081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f71bcfa0f0e81359d7524c3fb5f4dba" id="r_a9f71bcfa0f0e81359d7524c3fb5f4dba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f71bcfa0f0e81359d7524c3fb5f4dba">DMA_CH9_CTRL_TRIG_AHB_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9f71bcfa0f0e81359d7524c3fb5f4dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae373ea8aeeb086ff04e951e8cb9d2b1c" id="r_ae373ea8aeeb086ff04e951e8cb9d2b1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae373ea8aeeb086ff04e951e8cb9d2b1c">DMA_CH9_CTRL_TRIG_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td></tr>
<tr class="separator:ae373ea8aeeb086ff04e951e8cb9d2b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08b2066127e63f7c3226cc06c491d898" id="r_a08b2066127e63f7c3226cc06c491d898"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a08b2066127e63f7c3226cc06c491d898">DMA_CH9_CTRL_TRIG_BSWAP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a08b2066127e63f7c3226cc06c491d898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d8ca2917c880063a425e52d42f5cf7b" id="r_a9d8ca2917c880063a425e52d42f5cf7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9d8ca2917c880063a425e52d42f5cf7b">DMA_CH9_CTRL_TRIG_BSWAP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a9d8ca2917c880063a425e52d42f5cf7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace4372bfbdbac85267cd5a11146f8f62" id="r_ace4372bfbdbac85267cd5a11146f8f62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace4372bfbdbac85267cd5a11146f8f62">DMA_CH9_CTRL_TRIG_BSWAP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:ace4372bfbdbac85267cd5a11146f8f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46d93f404f98ceba529b5f80cb9e3816" id="r_a46d93f404f98ceba529b5f80cb9e3816"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46d93f404f98ceba529b5f80cb9e3816">DMA_CH9_CTRL_TRIG_BSWAP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a46d93f404f98ceba529b5f80cb9e3816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d645e2e8869948e8273efe324da87fb" id="r_a1d645e2e8869948e8273efe324da87fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1d645e2e8869948e8273efe324da87fb">DMA_CH9_CTRL_TRIG_BSWAP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1d645e2e8869948e8273efe324da87fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5dea5b9ddfffdc25aac3075eaa85f31" id="r_ad5dea5b9ddfffdc25aac3075eaa85f31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad5dea5b9ddfffdc25aac3075eaa85f31">DMA_CH9_CTRL_TRIG_BUSY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad5dea5b9ddfffdc25aac3075eaa85f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c1d7f0d59d15a741c0dbb586ba52a5" id="r_ab2c1d7f0d59d15a741c0dbb586ba52a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab2c1d7f0d59d15a741c0dbb586ba52a5">DMA_CH9_CTRL_TRIG_BUSY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:ab2c1d7f0d59d15a741c0dbb586ba52a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaa47d8159173e21824231b5130837ec" id="r_adaa47d8159173e21824231b5130837ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adaa47d8159173e21824231b5130837ec">DMA_CH9_CTRL_TRIG_BUSY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:adaa47d8159173e21824231b5130837ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa65b5b5d1ac143dfb2d0b330f918960" id="r_afa65b5b5d1ac143dfb2d0b330f918960"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afa65b5b5d1ac143dfb2d0b330f918960">DMA_CH9_CTRL_TRIG_BUSY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:afa65b5b5d1ac143dfb2d0b330f918960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ec302b4c500705debe2ea922830dd3b" id="r_a5ec302b4c500705debe2ea922830dd3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ec302b4c500705debe2ea922830dd3b">DMA_CH9_CTRL_TRIG_BUSY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5ec302b4c500705debe2ea922830dd3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcde2ca7bd36907530c3141959f9368a" id="r_afcde2ca7bd36907530c3141959f9368a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afcde2ca7bd36907530c3141959f9368a">DMA_CH9_CTRL_TRIG_CHAIN_TO_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afcde2ca7bd36907530c3141959f9368a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a673a7729e9c005437eb0578d811ccabc" id="r_a673a7729e9c005437eb0578d811ccabc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a673a7729e9c005437eb0578d811ccabc">DMA_CH9_CTRL_TRIG_CHAIN_TO_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td></tr>
<tr class="separator:a673a7729e9c005437eb0578d811ccabc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95baf5a728182a5d8b847ed9d7015582" id="r_a95baf5a728182a5d8b847ed9d7015582"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a95baf5a728182a5d8b847ed9d7015582">DMA_CH9_CTRL_TRIG_CHAIN_TO_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a95baf5a728182a5d8b847ed9d7015582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e6ed1f10d2cec86c998326e465a3e32" id="r_a6e6ed1f10d2cec86c998326e465a3e32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e6ed1f10d2cec86c998326e465a3e32">DMA_CH9_CTRL_TRIG_CHAIN_TO_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a6e6ed1f10d2cec86c998326e465a3e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af00812018a811f497289886fb71ee4e8" id="r_af00812018a811f497289886fb71ee4e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af00812018a811f497289886fb71ee4e8">DMA_CH9_CTRL_TRIG_CHAIN_TO_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af00812018a811f497289886fb71ee4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00f9a084e1d239b1391970442c4ab34" id="r_aa00f9a084e1d239b1391970442c4ab34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa00f9a084e1d239b1391970442c4ab34">DMA_CH9_CTRL_TRIG_DATA_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa00f9a084e1d239b1391970442c4ab34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1590054a13d00228feff0fe4b1e2cd1b" id="r_a1590054a13d00228feff0fe4b1e2cd1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1590054a13d00228feff0fe4b1e2cd1b">DMA_CH9_CTRL_TRIG_DATA_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:a1590054a13d00228feff0fe4b1e2cd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad485c5eaa2ad636b67e683c2a0460c69" id="r_ad485c5eaa2ad636b67e683c2a0460c69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad485c5eaa2ad636b67e683c2a0460c69">DMA_CH9_CTRL_TRIG_DATA_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ad485c5eaa2ad636b67e683c2a0460c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7350db9277d9cb901afd098cc9b7bc6e" id="r_a7350db9277d9cb901afd098cc9b7bc6e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7350db9277d9cb901afd098cc9b7bc6e">DMA_CH9_CTRL_TRIG_DATA_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a7350db9277d9cb901afd098cc9b7bc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af96b9311ca91041c810db376c2095de7" id="r_af96b9311ca91041c810db376c2095de7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af96b9311ca91041c810db376c2095de7">DMA_CH9_CTRL_TRIG_DATA_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af96b9311ca91041c810db376c2095de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ada0a7823e43ab00fa17be7cd2276c5" id="r_a1ada0a7823e43ab00fa17be7cd2276c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ada0a7823e43ab00fa17be7cd2276c5">DMA_CH9_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1ada0a7823e43ab00fa17be7cd2276c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409716927cded726c39df2e3e5d79912" id="r_a409716927cded726c39df2e3e5d79912"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a409716927cded726c39df2e3e5d79912">DMA_CH9_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a409716927cded726c39df2e3e5d79912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac313b2cf2e0271b2ac023fc5cc8b8892" id="r_ac313b2cf2e0271b2ac023fc5cc8b8892"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac313b2cf2e0271b2ac023fc5cc8b8892">DMA_CH9_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ac313b2cf2e0271b2ac023fc5cc8b8892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68f4db2670da5dded3d455e9f45d316" id="r_ad68f4db2670da5dded3d455e9f45d316"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad68f4db2670da5dded3d455e9f45d316">DMA_CH9_CTRL_TRIG_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad68f4db2670da5dded3d455e9f45d316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde4dbf489c8b9a416200282bde44ff1" id="r_adde4dbf489c8b9a416200282bde44ff1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adde4dbf489c8b9a416200282bde44ff1">DMA_CH9_CTRL_TRIG_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:adde4dbf489c8b9a416200282bde44ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acde0f85e279d3becf04d38f4aab3768c" id="r_acde0f85e279d3becf04d38f4aab3768c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acde0f85e279d3becf04d38f4aab3768c">DMA_CH9_CTRL_TRIG_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acde0f85e279d3becf04d38f4aab3768c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a015ddeaf31d48fcb07941289962f4c34" id="r_a015ddeaf31d48fcb07941289962f4c34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a015ddeaf31d48fcb07941289962f4c34">DMA_CH9_CTRL_TRIG_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a015ddeaf31d48fcb07941289962f4c34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2d1c214aba1fa46accb7ac680c5be28" id="r_ae2d1c214aba1fa46accb7ac680c5be28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae2d1c214aba1fa46accb7ac680c5be28">DMA_CH9_CTRL_TRIG_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae2d1c214aba1fa46accb7ac680c5be28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd23e5b1076065981d306cdc0747124" id="r_a5bd23e5b1076065981d306cdc0747124"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5bd23e5b1076065981d306cdc0747124">DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5bd23e5b1076065981d306cdc0747124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1647e7a88227501811f7877c3867def" id="r_ad1647e7a88227501811f7877c3867def"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad1647e7a88227501811f7877c3867def">DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ad1647e7a88227501811f7877c3867def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a919873972648435c67c33c02c2843519" id="r_a919873972648435c67c33c02c2843519"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a919873972648435c67c33c02c2843519">DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a919873972648435c67c33c02c2843519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d67473ff6b0ad3b5f257bfd71ea8d1a" id="r_a6d67473ff6b0ad3b5f257bfd71ea8d1a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6d67473ff6b0ad3b5f257bfd71ea8d1a">DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a6d67473ff6b0ad3b5f257bfd71ea8d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9371e1f3a89f7d4b0ae36b3db8841e16" id="r_a9371e1f3a89f7d4b0ae36b3db8841e16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9371e1f3a89f7d4b0ae36b3db8841e16">DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9371e1f3a89f7d4b0ae36b3db8841e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e7200d4b90740348c5b2c10371f22c0" id="r_a2e7200d4b90740348c5b2c10371f22c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2e7200d4b90740348c5b2c10371f22c0">DMA_CH9_CTRL_TRIG_INCR_READ_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2e7200d4b90740348c5b2c10371f22c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b6f544dbdf4b547fb92154e1041763c" id="r_a1b6f544dbdf4b547fb92154e1041763c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b6f544dbdf4b547fb92154e1041763c">DMA_CH9_CTRL_TRIG_INCR_READ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a1b6f544dbdf4b547fb92154e1041763c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7025bd5605466ca8a7e3b5b5033121c8" id="r_a7025bd5605466ca8a7e3b5b5033121c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7025bd5605466ca8a7e3b5b5033121c8">DMA_CH9_CTRL_TRIG_INCR_READ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a7025bd5605466ca8a7e3b5b5033121c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab78d25197daabaf30fd687eb219e4332" id="r_ab78d25197daabaf30fd687eb219e4332"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab78d25197daabaf30fd687eb219e4332">DMA_CH9_CTRL_TRIG_INCR_READ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ab78d25197daabaf30fd687eb219e4332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac391acdc610acaf6a773957a789ccf82" id="r_ac391acdc610acaf6a773957a789ccf82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac391acdc610acaf6a773957a789ccf82">DMA_CH9_CTRL_TRIG_INCR_READ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac391acdc610acaf6a773957a789ccf82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8342c636787b4d4e4cd33945ea2ed4a4" id="r_a8342c636787b4d4e4cd33945ea2ed4a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8342c636787b4d4e4cd33945ea2ed4a4">DMA_CH9_CTRL_TRIG_INCR_WRITE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8342c636787b4d4e4cd33945ea2ed4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f0326cbbbf849222a1bea49d2e219dd" id="r_a8f0326cbbbf849222a1bea49d2e219dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8f0326cbbbf849222a1bea49d2e219dd">DMA_CH9_CTRL_TRIG_INCR_WRITE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a8f0326cbbbf849222a1bea49d2e219dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee8760578887444cabc6d2fc575b55ea" id="r_aee8760578887444cabc6d2fc575b55ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aee8760578887444cabc6d2fc575b55ea">DMA_CH9_CTRL_TRIG_INCR_WRITE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:aee8760578887444cabc6d2fc575b55ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afddffd5fdac7bde70d29f5c0a09767da" id="r_afddffd5fdac7bde70d29f5c0a09767da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afddffd5fdac7bde70d29f5c0a09767da">DMA_CH9_CTRL_TRIG_INCR_WRITE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:afddffd5fdac7bde70d29f5c0a09767da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a0bb4dd1fa457f62ab0a7755cff6d6" id="r_ac3a0bb4dd1fa457f62ab0a7755cff6d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac3a0bb4dd1fa457f62ab0a7755cff6d6">DMA_CH9_CTRL_TRIG_INCR_WRITE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac3a0bb4dd1fa457f62ab0a7755cff6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a803822998be6983a5bf969a2e141313c" id="r_a803822998be6983a5bf969a2e141313c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a803822998be6983a5bf969a2e141313c">DMA_CH9_CTRL_TRIG_IRQ_QUIET_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a803822998be6983a5bf969a2e141313c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e18ed90ecaa46948b0f71c4f94dae7c" id="r_a6e18ed90ecaa46948b0f71c4f94dae7c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e18ed90ecaa46948b0f71c4f94dae7c">DMA_CH9_CTRL_TRIG_IRQ_QUIET_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a6e18ed90ecaa46948b0f71c4f94dae7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c19e09051ba9231004cf406ae82c20" id="r_a38c19e09051ba9231004cf406ae82c20"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38c19e09051ba9231004cf406ae82c20">DMA_CH9_CTRL_TRIG_IRQ_QUIET_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a38c19e09051ba9231004cf406ae82c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353f5f2c803e11ea8cac961183f1f5db" id="r_a353f5f2c803e11ea8cac961183f1f5db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a353f5f2c803e11ea8cac961183f1f5db">DMA_CH9_CTRL_TRIG_IRQ_QUIET_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a353f5f2c803e11ea8cac961183f1f5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21337e315269686e04e875870891b720" id="r_a21337e315269686e04e875870891b720"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a21337e315269686e04e875870891b720">DMA_CH9_CTRL_TRIG_IRQ_QUIET_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a21337e315269686e04e875870891b720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b83f7040c041f81e2b1e0ee68fad9c0" id="r_a7b83f7040c041f81e2b1e0ee68fad9c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7b83f7040c041f81e2b1e0ee68fad9c0">DMA_CH9_CTRL_TRIG_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000024c)</td></tr>
<tr class="separator:a7b83f7040c041f81e2b1e0ee68fad9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa66023bbb30862fd5ba2ba5d810889be" id="r_aa66023bbb30862fd5ba2ba5d810889be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa66023bbb30862fd5ba2ba5d810889be">DMA_CH9_CTRL_TRIG_READ_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:aa66023bbb30862fd5ba2ba5d810889be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adece9496e8b92d2ed4fbb37a26b06b7f" id="r_adece9496e8b92d2ed4fbb37a26b06b7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adece9496e8b92d2ed4fbb37a26b06b7f">DMA_CH9_CTRL_TRIG_READ_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:adece9496e8b92d2ed4fbb37a26b06b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d3855b0bdf19cc0538d5541550f3231" id="r_a5d3855b0bdf19cc0538d5541550f3231"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5d3855b0bdf19cc0538d5541550f3231">DMA_CH9_CTRL_TRIG_READ_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a5d3855b0bdf19cc0538d5541550f3231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8fadc90c9e25607adb95416201e613f" id="r_ab8fadc90c9e25607adb95416201e613f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab8fadc90c9e25607adb95416201e613f">DMA_CH9_CTRL_TRIG_READ_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:ab8fadc90c9e25607adb95416201e613f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86540028196fa4646679fa6b5324a2b4" id="r_a86540028196fa4646679fa6b5324a2b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86540028196fa4646679fa6b5324a2b4">DMA_CH9_CTRL_TRIG_READ_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a86540028196fa4646679fa6b5324a2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12888d849059d2eb9c277345e08122a5" id="r_a12888d849059d2eb9c277345e08122a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a12888d849059d2eb9c277345e08122a5">DMA_CH9_CTRL_TRIG_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a12888d849059d2eb9c277345e08122a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a014de66cf4c3f4744824719c43be3c78" id="r_a014de66cf4c3f4744824719c43be3c78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a014de66cf4c3f4744824719c43be3c78">DMA_CH9_CTRL_TRIG_RING_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a014de66cf4c3f4744824719c43be3c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad5bccb46a4ace32610fa73e617e5122" id="r_aad5bccb46a4ace32610fa73e617e5122"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aad5bccb46a4ace32610fa73e617e5122">DMA_CH9_CTRL_TRIG_RING_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:aad5bccb46a4ace32610fa73e617e5122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63ffd824eb379864a572b07244a85f4d" id="r_a63ffd824eb379864a572b07244a85f4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a63ffd824eb379864a572b07244a85f4d">DMA_CH9_CTRL_TRIG_RING_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a63ffd824eb379864a572b07244a85f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab8ab6f2fdc73abc240ffc2f5ebdca8c" id="r_aab8ab6f2fdc73abc240ffc2f5ebdca8c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aab8ab6f2fdc73abc240ffc2f5ebdca8c">DMA_CH9_CTRL_TRIG_RING_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:aab8ab6f2fdc73abc240ffc2f5ebdca8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e71b6e7848ecd4840bf79faf098cec" id="r_a97e71b6e7848ecd4840bf79faf098cec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97e71b6e7848ecd4840bf79faf098cec">DMA_CH9_CTRL_TRIG_RING_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a97e71b6e7848ecd4840bf79faf098cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ee8100e25d7ff0648eaf7c609a8b5e" id="r_a31ee8100e25d7ff0648eaf7c609a8b5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31ee8100e25d7ff0648eaf7c609a8b5e">DMA_CH9_CTRL_TRIG_RING_SIZE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a31ee8100e25d7ff0648eaf7c609a8b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ed1b545d172cb113fd0d4e95410f16e" id="r_a7ed1b545d172cb113fd0d4e95410f16e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7ed1b545d172cb113fd0d4e95410f16e">DMA_CH9_CTRL_TRIG_RING_SIZE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td></tr>
<tr class="separator:a7ed1b545d172cb113fd0d4e95410f16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f22a99ca04b43857db0da19e6338ac" id="r_aa1f22a99ca04b43857db0da19e6338ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1f22a99ca04b43857db0da19e6338ac">DMA_CH9_CTRL_TRIG_RING_SIZE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aa1f22a99ca04b43857db0da19e6338ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e6e109befa0cdffa14939b9c5afe8fd" id="r_a6e6e109befa0cdffa14939b9c5afe8fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6e6e109befa0cdffa14939b9c5afe8fd">DMA_CH9_CTRL_TRIG_RING_SIZE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a6e6e109befa0cdffa14939b9c5afe8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44bc13e81cd6aa2551ddd9128fbca41c" id="r_a44bc13e81cd6aa2551ddd9128fbca41c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a44bc13e81cd6aa2551ddd9128fbca41c">DMA_CH9_CTRL_TRIG_RING_SIZE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a44bc13e81cd6aa2551ddd9128fbca41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03f6458c17af8bfe1badcdf5ec7378bf" id="r_a03f6458c17af8bfe1badcdf5ec7378bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a03f6458c17af8bfe1badcdf5ec7378bf">DMA_CH9_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a03f6458c17af8bfe1badcdf5ec7378bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48947f06d4788cd7ec7d3695bded1726" id="r_a48947f06d4788cd7ec7d3695bded1726"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a48947f06d4788cd7ec7d3695bded1726">DMA_CH9_CTRL_TRIG_SNIFF_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a48947f06d4788cd7ec7d3695bded1726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a474fa3a363718384093ff1ddda2387ec" id="r_a474fa3a363718384093ff1ddda2387ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a474fa3a363718384093ff1ddda2387ec">DMA_CH9_CTRL_TRIG_SNIFF_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a474fa3a363718384093ff1ddda2387ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3fe8a6948d4e5bbc476e654b359a2e7" id="r_af3fe8a6948d4e5bbc476e654b359a2e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3fe8a6948d4e5bbc476e654b359a2e7">DMA_CH9_CTRL_TRIG_SNIFF_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:af3fe8a6948d4e5bbc476e654b359a2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86de8ebd45078fa33771257e0a5029ff" id="r_a86de8ebd45078fa33771257e0a5029ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a86de8ebd45078fa33771257e0a5029ff">DMA_CH9_CTRL_TRIG_SNIFF_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a86de8ebd45078fa33771257e0a5029ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aaf29b212e6d10e030ed1482416ac2f" id="r_a7aaf29b212e6d10e030ed1482416ac2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7aaf29b212e6d10e030ed1482416ac2f">DMA_CH9_CTRL_TRIG_SNIFF_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7aaf29b212e6d10e030ed1482416ac2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46e846bb2d34b120e1d2e38a524bc5b5" id="r_a46e846bb2d34b120e1d2e38a524bc5b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a46e846bb2d34b120e1d2e38a524bc5b5">DMA_CH9_CTRL_TRIG_TREQ_SEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a46e846bb2d34b120e1d2e38a524bc5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a68c4716882b83f2959660c6720ec84" id="r_a4a68c4716882b83f2959660c6720ec84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a68c4716882b83f2959660c6720ec84">DMA_CH9_CTRL_TRIG_TREQ_SEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td></tr>
<tr class="separator:a4a68c4716882b83f2959660c6720ec84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a589199fc47c85ba3c106199e738bff3b" id="r_a589199fc47c85ba3c106199e738bff3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a589199fc47c85ba3c106199e738bff3b">DMA_CH9_CTRL_TRIG_TREQ_SEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a589199fc47c85ba3c106199e738bff3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae389e2865d49c7da8e651b24ed82e268" id="r_ae389e2865d49c7da8e651b24ed82e268"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae389e2865d49c7da8e651b24ed82e268">DMA_CH9_CTRL_TRIG_TREQ_SEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:ae389e2865d49c7da8e651b24ed82e268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a123757e8d31ccd56e9550b9ed8d79916" id="r_a123757e8d31ccd56e9550b9ed8d79916"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a123757e8d31ccd56e9550b9ed8d79916">DMA_CH9_CTRL_TRIG_TREQ_SEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a123757e8d31ccd56e9550b9ed8d79916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e5a84e5f0ebb09d31b85b3211634c7" id="r_a04e5a84e5f0ebb09d31b85b3211634c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04e5a84e5f0ebb09d31b85b3211634c7">DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td></tr>
<tr class="separator:a04e5a84e5f0ebb09d31b85b3211634c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39737c328790d6d676365557898f42b8" id="r_a39737c328790d6d676365557898f42b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39737c328790d6d676365557898f42b8">DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td></tr>
<tr class="separator:a39737c328790d6d676365557898f42b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1522e1c4b8033bb19b4bfe37542a6946" id="r_a1522e1c4b8033bb19b4bfe37542a6946"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1522e1c4b8033bb19b4bfe37542a6946">DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td></tr>
<tr class="separator:a1522e1c4b8033bb19b4bfe37542a6946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a3495d5aca88ac989668cb330fdd2b" id="r_a47a3495d5aca88ac989668cb330fdd2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a47a3495d5aca88ac989668cb330fdd2b">DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td></tr>
<tr class="separator:a47a3495d5aca88ac989668cb330fdd2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56ccf52901cc4ca6770e0e6e468b74ba" id="r_a56ccf52901cc4ca6770e0e6e468b74ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a56ccf52901cc4ca6770e0e6e468b74ba">DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td></tr>
<tr class="separator:a56ccf52901cc4ca6770e0e6e468b74ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae40c8bbc94860ec2871d7b28fc2ff78c" id="r_ae40c8bbc94860ec2871d7b28fc2ff78c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae40c8bbc94860ec2871d7b28fc2ff78c">DMA_CH9_CTRL_TRIG_WRITE_ERROR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ae40c8bbc94860ec2871d7b28fc2ff78c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2abb97fac9fe5050a4916008abf70919" id="r_a2abb97fac9fe5050a4916008abf70919"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2abb97fac9fe5050a4916008abf70919">DMA_CH9_CTRL_TRIG_WRITE_ERROR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:a2abb97fac9fe5050a4916008abf70919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e5b5728d4bbf8459857434eef3e2ff" id="r_a13e5b5728d4bbf8459857434eef3e2ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a13e5b5728d4bbf8459857434eef3e2ff">DMA_CH9_CTRL_TRIG_WRITE_ERROR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a13e5b5728d4bbf8459857434eef3e2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a822a375befbea0d343f294f6852402c0" id="r_a822a375befbea0d343f294f6852402c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a822a375befbea0d343f294f6852402c0">DMA_CH9_CTRL_TRIG_WRITE_ERROR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a822a375befbea0d343f294f6852402c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f0a9560a675d168b854012c0dc66f31" id="r_a7f0a9560a675d168b854012c0dc66f31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7f0a9560a675d168b854012c0dc66f31">DMA_CH9_CTRL_TRIG_WRITE_ERROR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7f0a9560a675d168b854012c0dc66f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac681f7091121d22e662025c929f44fa2" id="r_ac681f7091121d22e662025c929f44fa2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac681f7091121d22e662025c929f44fa2">DMA_CH9_DBG_CTDREQ_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ac681f7091121d22e662025c929f44fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16cae18d5515e70c0b17afcaeb75465c" id="r_a16cae18d5515e70c0b17afcaeb75465c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a16cae18d5515e70c0b17afcaeb75465c">DMA_CH9_DBG_CTDREQ_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td></tr>
<tr class="separator:a16cae18d5515e70c0b17afcaeb75465c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7475cface6f6d5d3a3ef0fc1e138a918" id="r_a7475cface6f6d5d3a3ef0fc1e138a918"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7475cface6f6d5d3a3ef0fc1e138a918">DMA_CH9_DBG_CTDREQ_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7475cface6f6d5d3a3ef0fc1e138a918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39d261fe3c2ec7a2d550be9464e73c17" id="r_a39d261fe3c2ec7a2d550be9464e73c17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39d261fe3c2ec7a2d550be9464e73c17">DMA_CH9_DBG_CTDREQ_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a39d261fe3c2ec7a2d550be9464e73c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f01b4e42bad8d5777d7c122080fc614" id="r_a4f01b4e42bad8d5777d7c122080fc614"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4f01b4e42bad8d5777d7c122080fc614">DMA_CH9_DBG_CTDREQ_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000a40)</td></tr>
<tr class="separator:a4f01b4e42bad8d5777d7c122080fc614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3518759e0200fd955c28a6f48f72b2dc" id="r_a3518759e0200fd955c28a6f48f72b2dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3518759e0200fd955c28a6f48f72b2dc">DMA_CH9_DBG_CTDREQ_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3518759e0200fd955c28a6f48f72b2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8356dc2d38094f90927e676c594995c0" id="r_a8356dc2d38094f90927e676c594995c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8356dc2d38094f90927e676c594995c0">DMA_CH9_DBG_TCR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8356dc2d38094f90927e676c594995c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c09bd29471f3a22910b6ba98d7c7aa0" id="r_a4c09bd29471f3a22910b6ba98d7c7aa0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4c09bd29471f3a22910b6ba98d7c7aa0">DMA_CH9_DBG_TCR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a4c09bd29471f3a22910b6ba98d7c7aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5d6c6064c174f0de378585f1f4d89d6" id="r_aa5d6c6064c174f0de378585f1f4d89d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa5d6c6064c174f0de378585f1f4d89d6">DMA_CH9_DBG_TCR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa5d6c6064c174f0de378585f1f4d89d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6688b62f8559b7c8b5dae8352a160feb" id="r_a6688b62f8559b7c8b5dae8352a160feb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6688b62f8559b7c8b5dae8352a160feb">DMA_CH9_DBG_TCR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a6688b62f8559b7c8b5dae8352a160feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f7b29bc0164af6d1548c507a9f6ef2b" id="r_a1f7b29bc0164af6d1548c507a9f6ef2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f7b29bc0164af6d1548c507a9f6ef2b">DMA_CH9_DBG_TCR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000a44)</td></tr>
<tr class="separator:a1f7b29bc0164af6d1548c507a9f6ef2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef74dcbf4347201305ea1a8b3d65ecf7" id="r_aef74dcbf4347201305ea1a8b3d65ecf7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aef74dcbf4347201305ea1a8b3d65ecf7">DMA_CH9_DBG_TCR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aef74dcbf4347201305ea1a8b3d65ecf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4daa2d6eb65e4cc07e5a200a1d9fab90" id="r_a4daa2d6eb65e4cc07e5a200a1d9fab90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4daa2d6eb65e4cc07e5a200a1d9fab90">DMA_CH9_READ_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4daa2d6eb65e4cc07e5a200a1d9fab90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a974e00020d832a81690e2a1b901f48f6" id="r_a974e00020d832a81690e2a1b901f48f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a974e00020d832a81690e2a1b901f48f6">DMA_CH9_READ_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a974e00020d832a81690e2a1b901f48f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dd792dce8408ac545e93b664fb7236a" id="r_a4dd792dce8408ac545e93b664fb7236a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4dd792dce8408ac545e93b664fb7236a">DMA_CH9_READ_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4dd792dce8408ac545e93b664fb7236a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c728dbd22c21558927796c01fe186f0" id="r_a9c728dbd22c21558927796c01fe186f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9c728dbd22c21558927796c01fe186f0">DMA_CH9_READ_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a9c728dbd22c21558927796c01fe186f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88237b69022e4b883b4044bd996f7e3d" id="r_a88237b69022e4b883b4044bd996f7e3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a88237b69022e4b883b4044bd996f7e3d">DMA_CH9_READ_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000240)</td></tr>
<tr class="separator:a88237b69022e4b883b4044bd996f7e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39cd3d1274845acec29a0dcfe0dcec94" id="r_a39cd3d1274845acec29a0dcfe0dcec94"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a39cd3d1274845acec29a0dcfe0dcec94">DMA_CH9_READ_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a39cd3d1274845acec29a0dcfe0dcec94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f4970947969c63a5b80f1ec8aed20d" id="r_a31f4970947969c63a5b80f1ec8aed20d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a31f4970947969c63a5b80f1ec8aed20d">DMA_CH9_TRANS_COUNT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a31f4970947969c63a5b80f1ec8aed20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698f9a16f685c21d7909889465dcd364" id="r_a698f9a16f685c21d7909889465dcd364"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a698f9a16f685c21d7909889465dcd364">DMA_CH9_TRANS_COUNT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a698f9a16f685c21d7909889465dcd364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626c21a85bac5869d2e6b4446a7cddb2" id="r_a626c21a85bac5869d2e6b4446a7cddb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a626c21a85bac5869d2e6b4446a7cddb2">DMA_CH9_TRANS_COUNT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a626c21a85bac5869d2e6b4446a7cddb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b05660def044432b130c2be3aa6d838" id="r_a3b05660def044432b130c2be3aa6d838"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3b05660def044432b130c2be3aa6d838">DMA_CH9_TRANS_COUNT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a3b05660def044432b130c2be3aa6d838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9d059cc3035948d0433f271d52e9ca6" id="r_aa9d059cc3035948d0433f271d52e9ca6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa9d059cc3035948d0433f271d52e9ca6">DMA_CH9_TRANS_COUNT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000248)</td></tr>
<tr class="separator:aa9d059cc3035948d0433f271d52e9ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac83b4809d62973debecd070f3ffa5b2c" id="r_ac83b4809d62973debecd070f3ffa5b2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac83b4809d62973debecd070f3ffa5b2c">DMA_CH9_TRANS_COUNT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ac83b4809d62973debecd070f3ffa5b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8afa87e0a9122cd719e58fac8a944b0f" id="r_a8afa87e0a9122cd719e58fac8a944b0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8afa87e0a9122cd719e58fac8a944b0f">DMA_CH9_WRITE_ADDR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8afa87e0a9122cd719e58fac8a944b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f867ad475b54588e8c5f71c85e3b976" id="r_a4f867ad475b54588e8c5f71c85e3b976"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4f867ad475b54588e8c5f71c85e3b976">DMA_CH9_WRITE_ADDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a4f867ad475b54588e8c5f71c85e3b976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a190403e921e3b069920819963773f" id="r_a41a190403e921e3b069920819963773f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a41a190403e921e3b069920819963773f">DMA_CH9_WRITE_ADDR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a41a190403e921e3b069920819963773f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5467d9267bba86b773c28e5e6e889568" id="r_a5467d9267bba86b773c28e5e6e889568"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5467d9267bba86b773c28e5e6e889568">DMA_CH9_WRITE_ADDR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a5467d9267bba86b773c28e5e6e889568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94c1f7b3edc2770e520a2d257af3b6a1" id="r_a94c1f7b3edc2770e520a2d257af3b6a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a94c1f7b3edc2770e520a2d257af3b6a1">DMA_CH9_WRITE_ADDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000244)</td></tr>
<tr class="separator:a94c1f7b3edc2770e520a2d257af3b6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ed03598e2701323881ee568d194852" id="r_a29ed03598e2701323881ee568d194852"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a29ed03598e2701323881ee568d194852">DMA_CH9_WRITE_ADDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a29ed03598e2701323881ee568d194852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb64d456f78e2b0f49b131c33459c1e" id="r_afbb64d456f78e2b0f49b131c33459c1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbb64d456f78e2b0f49b131c33459c1e">DMA_CHAN_ABORT_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:afbb64d456f78e2b0f49b131c33459c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c3cb22e7f809ee7a396d2ab6e2d56e" id="r_ac9c3cb22e7f809ee7a396d2ab6e2d56e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac9c3cb22e7f809ee7a396d2ab6e2d56e">DMA_CHAN_ABORT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ac9c3cb22e7f809ee7a396d2ab6e2d56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf10a3e2aa6357efbf6594654b349bd" id="r_acbf10a3e2aa6357efbf6594654b349bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acbf10a3e2aa6357efbf6594654b349bd">DMA_CHAN_ABORT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acbf10a3e2aa6357efbf6594654b349bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae72db517ee1c7f36a66364e4d51f2b15" id="r_ae72db517ee1c7f36a66364e4d51f2b15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae72db517ee1c7f36a66364e4d51f2b15">DMA_CHAN_ABORT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ae72db517ee1c7f36a66364e4d51f2b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3622574bd7088db159f61145f311dce5" id="r_a3622574bd7088db159f61145f311dce5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3622574bd7088db159f61145f311dce5">DMA_CHAN_ABORT_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000444)</td></tr>
<tr class="separator:a3622574bd7088db159f61145f311dce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bc6eb7e6b08a0ae5d5dd47853675c05" id="r_a7bc6eb7e6b08a0ae5d5dd47853675c05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7bc6eb7e6b08a0ae5d5dd47853675c05">DMA_CHAN_ABORT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a7bc6eb7e6b08a0ae5d5dd47853675c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac415cd81c3e1ac428a223ef42996ceb0" id="r_ac415cd81c3e1ac428a223ef42996ceb0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac415cd81c3e1ac428a223ef42996ceb0">DMA_FIFO_LEVELS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00ffffff)</td></tr>
<tr class="separator:ac415cd81c3e1ac428a223ef42996ceb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38496e266df2e0382a7dbb64f9a028b2" id="r_a38496e266df2e0382a7dbb64f9a028b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38496e266df2e0382a7dbb64f9a028b2">DMA_FIFO_LEVELS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000440)</td></tr>
<tr class="separator:a38496e266df2e0382a7dbb64f9a028b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c170a3389b696699cb0e06f73c364f1" id="r_a2c170a3389b696699cb0e06f73c364f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c170a3389b696699cb0e06f73c364f1">DMA_FIFO_LEVELS_RAF_LVL_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a2c170a3389b696699cb0e06f73c364f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0430440926f85ea9ace83cb82d96a98a" id="r_a0430440926f85ea9ace83cb82d96a98a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0430440926f85ea9ace83cb82d96a98a">DMA_FIFO_LEVELS_RAF_LVL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00ff0000)</td></tr>
<tr class="separator:a0430440926f85ea9ace83cb82d96a98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906de05f3d891c4a535e2efe118e4643" id="r_a906de05f3d891c4a535e2efe118e4643"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a906de05f3d891c4a535e2efe118e4643">DMA_FIFO_LEVELS_RAF_LVL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a906de05f3d891c4a535e2efe118e4643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af89a9035b5cbf69e58722e3687b51976" id="r_af89a9035b5cbf69e58722e3687b51976"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af89a9035b5cbf69e58722e3687b51976">DMA_FIFO_LEVELS_RAF_LVL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:af89a9035b5cbf69e58722e3687b51976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90da8a638d73d28a754c52e51f52940f" id="r_a90da8a638d73d28a754c52e51f52940f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a90da8a638d73d28a754c52e51f52940f">DMA_FIFO_LEVELS_RAF_LVL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a90da8a638d73d28a754c52e51f52940f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c4bb057d328c3d93612472e42bdb2f" id="r_a43c4bb057d328c3d93612472e42bdb2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43c4bb057d328c3d93612472e42bdb2f">DMA_FIFO_LEVELS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a43c4bb057d328c3d93612472e42bdb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a7c1bfd6e54ec1920fd7f682764d64" id="r_a63a7c1bfd6e54ec1920fd7f682764d64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a63a7c1bfd6e54ec1920fd7f682764d64">DMA_FIFO_LEVELS_TDF_LVL_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a63a7c1bfd6e54ec1920fd7f682764d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a339233d79055db5a9d41f459b20818e3" id="r_a339233d79055db5a9d41f459b20818e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a339233d79055db5a9d41f459b20818e3">DMA_FIFO_LEVELS_TDF_LVL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a339233d79055db5a9d41f459b20818e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df1a497b774375fa0299773e4ea8abe" id="r_a1df1a497b774375fa0299773e4ea8abe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1df1a497b774375fa0299773e4ea8abe">DMA_FIFO_LEVELS_TDF_LVL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1df1a497b774375fa0299773e4ea8abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a546f2340db9b02784ec1e305e0ad5618" id="r_a546f2340db9b02784ec1e305e0ad5618"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a546f2340db9b02784ec1e305e0ad5618">DMA_FIFO_LEVELS_TDF_LVL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a546f2340db9b02784ec1e305e0ad5618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17d75aac1a1047b8a5354144ce0bffc7" id="r_a17d75aac1a1047b8a5354144ce0bffc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a17d75aac1a1047b8a5354144ce0bffc7">DMA_FIFO_LEVELS_TDF_LVL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a17d75aac1a1047b8a5354144ce0bffc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1e4e1c0c7690ae280a1bba253bd2d1" id="r_a1b1e4e1c0c7690ae280a1bba253bd2d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1b1e4e1c0c7690ae280a1bba253bd2d1">DMA_FIFO_LEVELS_WAF_LVL_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1b1e4e1c0c7690ae280a1bba253bd2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942ea79eb9703d1a1c89d56646387733" id="r_a942ea79eb9703d1a1c89d56646387733"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a942ea79eb9703d1a1c89d56646387733">DMA_FIFO_LEVELS_WAF_LVL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ff00)</td></tr>
<tr class="separator:a942ea79eb9703d1a1c89d56646387733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa829e6c9d8be3e4069a0798c4065ced1" id="r_aa829e6c9d8be3e4069a0798c4065ced1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa829e6c9d8be3e4069a0798c4065ced1">DMA_FIFO_LEVELS_WAF_LVL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aa829e6c9d8be3e4069a0798c4065ced1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0491746a7da2729f86ccea28104b09f5" id="r_a0491746a7da2729f86ccea28104b09f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0491746a7da2729f86ccea28104b09f5">DMA_FIFO_LEVELS_WAF_LVL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a0491746a7da2729f86ccea28104b09f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa26c660d0bce514898d8e66b26b9c13f" id="r_aa26c660d0bce514898d8e66b26b9c13f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa26c660d0bce514898d8e66b26b9c13f">DMA_FIFO_LEVELS_WAF_LVL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:aa26c660d0bce514898d8e66b26b9c13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a285862238f70437add68bde9cc5d216a" id="r_a285862238f70437add68bde9cc5d216a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a285862238f70437add68bde9cc5d216a">DMA_INTE0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a285862238f70437add68bde9cc5d216a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9f0c0915c241a6b563e49acf364c1ed" id="r_ab9f0c0915c241a6b563e49acf364c1ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab9f0c0915c241a6b563e49acf364c1ed">DMA_INTE0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ab9f0c0915c241a6b563e49acf364c1ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad48a6fd8f7dd20fca41b8aae041bf7a7" id="r_ad48a6fd8f7dd20fca41b8aae041bf7a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad48a6fd8f7dd20fca41b8aae041bf7a7">DMA_INTE0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ad48a6fd8f7dd20fca41b8aae041bf7a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ca6c30d3a141a09beeccf4984e8b560" id="r_a1ca6c30d3a141a09beeccf4984e8b560"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1ca6c30d3a141a09beeccf4984e8b560">DMA_INTE0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a1ca6c30d3a141a09beeccf4984e8b560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15df655c106abc3ed7943e594916812c" id="r_a15df655c106abc3ed7943e594916812c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a15df655c106abc3ed7943e594916812c">DMA_INTE0_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000404)</td></tr>
<tr class="separator:a15df655c106abc3ed7943e594916812c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa6df185617c4aa49115a14ad564c19" id="r_a2aa6df185617c4aa49115a14ad564c19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2aa6df185617c4aa49115a14ad564c19">DMA_INTE0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a2aa6df185617c4aa49115a14ad564c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab70c74ce4b96ba97f37ca4d3d0ccdc13" id="r_ab70c74ce4b96ba97f37ca4d3d0ccdc13"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab70c74ce4b96ba97f37ca4d3d0ccdc13">DMA_INTE1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab70c74ce4b96ba97f37ca4d3d0ccdc13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbcb597da213ff38a57028cb3545b454" id="r_afbcb597da213ff38a57028cb3545b454"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afbcb597da213ff38a57028cb3545b454">DMA_INTE1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:afbcb597da213ff38a57028cb3545b454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5624d66764640f754a095e847ed74f" id="r_a7b5624d66764640f754a095e847ed74f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7b5624d66764640f754a095e847ed74f">DMA_INTE1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7b5624d66764640f754a095e847ed74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b60c920e31e551d44414665d313b7ea" id="r_a4b60c920e31e551d44414665d313b7ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4b60c920e31e551d44414665d313b7ea">DMA_INTE1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a4b60c920e31e551d44414665d313b7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a094a3421ad8500913b57c5a91565cda8" id="r_a094a3421ad8500913b57c5a91565cda8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a094a3421ad8500913b57c5a91565cda8">DMA_INTE1_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000414)</td></tr>
<tr class="separator:a094a3421ad8500913b57c5a91565cda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acddff9b6776755fd7c8a30d22bbf6968" id="r_acddff9b6776755fd7c8a30d22bbf6968"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acddff9b6776755fd7c8a30d22bbf6968">DMA_INTE1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:acddff9b6776755fd7c8a30d22bbf6968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a692ed6c78ab57ec552f6860639b394e4" id="r_a692ed6c78ab57ec552f6860639b394e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a692ed6c78ab57ec552f6860639b394e4">DMA_INTF0_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a692ed6c78ab57ec552f6860639b394e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9196096bdca4bdf5f9d51cdaaf056479" id="r_a9196096bdca4bdf5f9d51cdaaf056479"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9196096bdca4bdf5f9d51cdaaf056479">DMA_INTF0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a9196096bdca4bdf5f9d51cdaaf056479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d4d70a52f7b342ec8065385dd85653" id="r_a04d4d70a52f7b342ec8065385dd85653"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a04d4d70a52f7b342ec8065385dd85653">DMA_INTF0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a04d4d70a52f7b342ec8065385dd85653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072523a7f99c90efd192d784cc3232a5" id="r_a072523a7f99c90efd192d784cc3232a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a072523a7f99c90efd192d784cc3232a5">DMA_INTF0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a072523a7f99c90efd192d784cc3232a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bd6499a3c503c384eb9e7f54063130c" id="r_a0bd6499a3c503c384eb9e7f54063130c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0bd6499a3c503c384eb9e7f54063130c">DMA_INTF0_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000408)</td></tr>
<tr class="separator:a0bd6499a3c503c384eb9e7f54063130c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66af8d922690505d6e689d4749938374" id="r_a66af8d922690505d6e689d4749938374"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a66af8d922690505d6e689d4749938374">DMA_INTF0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a66af8d922690505d6e689d4749938374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf2b9482dae93e67c1ecf8072e8fb9ee" id="r_aaf2b9482dae93e67c1ecf8072e8fb9ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf2b9482dae93e67c1ecf8072e8fb9ee">DMA_INTF1_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaf2b9482dae93e67c1ecf8072e8fb9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdf6c79d1e1fd50bb7769201c57931b4" id="r_afdf6c79d1e1fd50bb7769201c57931b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afdf6c79d1e1fd50bb7769201c57931b4">DMA_INTF1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:afdf6c79d1e1fd50bb7769201c57931b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c3afeb304e1ba5c58711b451cc811b" id="r_a43c3afeb304e1ba5c58711b451cc811b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a43c3afeb304e1ba5c58711b451cc811b">DMA_INTF1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a43c3afeb304e1ba5c58711b451cc811b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad60a4ec1e35e315916b85af77d27ec83" id="r_ad60a4ec1e35e315916b85af77d27ec83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad60a4ec1e35e315916b85af77d27ec83">DMA_INTF1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ad60a4ec1e35e315916b85af77d27ec83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfdc95d6f9d71030c27641d3d91d6fdd" id="r_acfdc95d6f9d71030c27641d3d91d6fdd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acfdc95d6f9d71030c27641d3d91d6fdd">DMA_INTF1_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000418)</td></tr>
<tr class="separator:acfdc95d6f9d71030c27641d3d91d6fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ce0e3fc316771b2ae6c5e1c82255603" id="r_a2ce0e3fc316771b2ae6c5e1c82255603"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2ce0e3fc316771b2ae6c5e1c82255603">DMA_INTF1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a2ce0e3fc316771b2ae6c5e1c82255603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af29d5e240e46ab95d76d26ec14ec4e76" id="r_af29d5e240e46ab95d76d26ec14ec4e76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af29d5e240e46ab95d76d26ec14ec4e76">DMA_INTR_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:af29d5e240e46ab95d76d26ec14ec4e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad710f28fe4bc011940a0c429d99cc1a6" id="r_ad710f28fe4bc011940a0c429d99cc1a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad710f28fe4bc011940a0c429d99cc1a6">DMA_INTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ad710f28fe4bc011940a0c429d99cc1a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ed292ef0067da733ca25f7716c79136" id="r_a9ed292ef0067da733ca25f7716c79136"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ed292ef0067da733ca25f7716c79136">DMA_INTR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9ed292ef0067da733ca25f7716c79136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36310931d41aa95f75705e1851a3e0ae" id="r_a36310931d41aa95f75705e1851a3e0ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a36310931d41aa95f75705e1851a3e0ae">DMA_INTR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a36310931d41aa95f75705e1851a3e0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac80b360e1cf3e85b3bb93fd65ce3ab81" id="r_ac80b360e1cf3e85b3bb93fd65ce3ab81"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac80b360e1cf3e85b3bb93fd65ce3ab81">DMA_INTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:ac80b360e1cf3e85b3bb93fd65ce3ab81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ece6220552c55cff88a645c735797d9" id="r_a0ece6220552c55cff88a645c735797d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0ece6220552c55cff88a645c735797d9">DMA_INTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a0ece6220552c55cff88a645c735797d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93d360b19020f02a780ac2ff3db46034" id="r_a93d360b19020f02a780ac2ff3db46034"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a93d360b19020f02a780ac2ff3db46034">DMA_INTS0_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a93d360b19020f02a780ac2ff3db46034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f6b8dedfbad4708867db47c8682a3ac" id="r_a9f6b8dedfbad4708867db47c8682a3ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9f6b8dedfbad4708867db47c8682a3ac">DMA_INTS0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a9f6b8dedfbad4708867db47c8682a3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cc88b5e795b833f3ec9a7e59492adbd" id="r_a4cc88b5e795b833f3ec9a7e59492adbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4cc88b5e795b833f3ec9a7e59492adbd">DMA_INTS0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4cc88b5e795b833f3ec9a7e59492adbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae864465e04beb23ecb0b75b32a4a9243" id="r_ae864465e04beb23ecb0b75b32a4a9243"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae864465e04beb23ecb0b75b32a4a9243">DMA_INTS0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ae864465e04beb23ecb0b75b32a4a9243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4086a4a565611967088212490b819679" id="r_a4086a4a565611967088212490b819679"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4086a4a565611967088212490b819679">DMA_INTS0_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000040c)</td></tr>
<tr class="separator:a4086a4a565611967088212490b819679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1905835ec337d1e172f3ea9161a7007" id="r_ad1905835ec337d1e172f3ea9161a7007"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad1905835ec337d1e172f3ea9161a7007">DMA_INTS0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ad1905835ec337d1e172f3ea9161a7007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53e09509c1e331fc95e576445b99fbe1" id="r_a53e09509c1e331fc95e576445b99fbe1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a53e09509c1e331fc95e576445b99fbe1">DMA_INTS1_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a53e09509c1e331fc95e576445b99fbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2752b6ab3e5d535cf795b715fd2be8ff" id="r_a2752b6ab3e5d535cf795b715fd2be8ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2752b6ab3e5d535cf795b715fd2be8ff">DMA_INTS1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a2752b6ab3e5d535cf795b715fd2be8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adabce0282200b6af74f1b00d5956947e" id="r_adabce0282200b6af74f1b00d5956947e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#adabce0282200b6af74f1b00d5956947e">DMA_INTS1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:adabce0282200b6af74f1b00d5956947e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eab2a249f5cfb96d43f3580d25ce68c" id="r_a8eab2a249f5cfb96d43f3580d25ce68c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8eab2a249f5cfb96d43f3580d25ce68c">DMA_INTS1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a8eab2a249f5cfb96d43f3580d25ce68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4122612aced0fbd4d693c1a5d1316e08" id="r_a4122612aced0fbd4d693c1a5d1316e08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4122612aced0fbd4d693c1a5d1316e08">DMA_INTS1_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000041c)</td></tr>
<tr class="separator:a4122612aced0fbd4d693c1a5d1316e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae08b31f04638af7aae73e3d077fc9c21" id="r_ae08b31f04638af7aae73e3d077fc9c21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae08b31f04638af7aae73e3d077fc9c21">DMA_INTS1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ae08b31f04638af7aae73e3d077fc9c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a973395c1424cdb2a089f4c7476033e3e" id="r_a973395c1424cdb2a089f4c7476033e3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a973395c1424cdb2a089f4c7476033e3e">DMA_MULTI_CHAN_TRIGGER_ACCESS</a>&#160;&#160;&#160;&quot;SC&quot;</td></tr>
<tr class="separator:a973395c1424cdb2a089f4c7476033e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0378593df2e7ff67a7bd5579c9be19b" id="r_ae0378593df2e7ff67a7bd5579c9be19b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0378593df2e7ff67a7bd5579c9be19b">DMA_MULTI_CHAN_TRIGGER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:ae0378593df2e7ff67a7bd5579c9be19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1c420f83650c9eb4f55bfba77503d7d" id="r_aa1c420f83650c9eb4f55bfba77503d7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa1c420f83650c9eb4f55bfba77503d7d">DMA_MULTI_CHAN_TRIGGER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa1c420f83650c9eb4f55bfba77503d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d930248027100a1cc2865350f9badad" id="r_a3d930248027100a1cc2865350f9badad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a3d930248027100a1cc2865350f9badad">DMA_MULTI_CHAN_TRIGGER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a3d930248027100a1cc2865350f9badad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8bfc7cd48d0e230a75ce999653f4959" id="r_ad8bfc7cd48d0e230a75ce999653f4959"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ad8bfc7cd48d0e230a75ce999653f4959">DMA_MULTI_CHAN_TRIGGER_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000430)</td></tr>
<tr class="separator:ad8bfc7cd48d0e230a75ce999653f4959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b768f6d4c57fc2786335ad03972157" id="r_ab7b768f6d4c57fc2786335ad03972157"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab7b768f6d4c57fc2786335ad03972157">DMA_MULTI_CHAN_TRIGGER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ab7b768f6d4c57fc2786335ad03972157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c73910e988a23678aa9bed6917130c" id="r_a02c73910e988a23678aa9bed6917130c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02c73910e988a23678aa9bed6917130c">DMA_N_CHANNELS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a02c73910e988a23678aa9bed6917130c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8698789644d09f57d108e80cee5676d1" id="r_a8698789644d09f57d108e80cee5676d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8698789644d09f57d108e80cee5676d1">DMA_N_CHANNELS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:a8698789644d09f57d108e80cee5676d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b3efa2e17e3d7913fd555c74d6d108" id="r_a91b3efa2e17e3d7913fd555c74d6d108"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a91b3efa2e17e3d7913fd555c74d6d108">DMA_N_CHANNELS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a91b3efa2e17e3d7913fd555c74d6d108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef05772398b62b5a59c30da5b0d123b8" id="r_aef05772398b62b5a59c30da5b0d123b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aef05772398b62b5a59c30da5b0d123b8">DMA_N_CHANNELS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aef05772398b62b5a59c30da5b0d123b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc6b4bef691170b98f5403990128912f" id="r_afc6b4bef691170b98f5403990128912f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afc6b4bef691170b98f5403990128912f">DMA_N_CHANNELS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000448)</td></tr>
<tr class="separator:afc6b4bef691170b98f5403990128912f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa9cff26da12bb36de99091e8f841e51" id="r_aaa9cff26da12bb36de99091e8f841e51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa9cff26da12bb36de99091e8f841e51">DMA_N_CHANNELS_RESET</a>&#160;&#160;&#160;&quot;-&quot;</td></tr>
<tr class="separator:aaa9cff26da12bb36de99091e8f841e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a243cb6f1558e0ad30b2cb8b8d95d52b4" id="r_a243cb6f1558e0ad30b2cb8b8d95d52b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a243cb6f1558e0ad30b2cb8b8d95d52b4">DMA_SNIFF_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td></tr>
<tr class="separator:a243cb6f1558e0ad30b2cb8b8d95d52b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a039db923810bf65cb0c168753e78f6f7" id="r_a039db923810bf65cb0c168753e78f6f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a039db923810bf65cb0c168753e78f6f7">DMA_SNIFF_CTRL_BSWAP_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a039db923810bf65cb0c168753e78f6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87781c6da6be4acddf876dac85ab450f" id="r_a87781c6da6be4acddf876dac85ab450f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a87781c6da6be4acddf876dac85ab450f">DMA_SNIFF_CTRL_BSWAP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a87781c6da6be4acddf876dac85ab450f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e5e0f7325293801e3c09232273af214" id="r_a5e5e0f7325293801e3c09232273af214"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5e5e0f7325293801e3c09232273af214">DMA_SNIFF_CTRL_BSWAP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a5e5e0f7325293801e3c09232273af214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3a7700efe120db56beb97193dd4627" id="r_a1a3a7700efe120db56beb97193dd4627"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1a3a7700efe120db56beb97193dd4627">DMA_SNIFF_CTRL_BSWAP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a1a3a7700efe120db56beb97193dd4627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a392c31b4295a826cb19199ad6ef60011" id="r_a392c31b4295a826cb19199ad6ef60011"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a392c31b4295a826cb19199ad6ef60011">DMA_SNIFF_CTRL_BSWAP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a392c31b4295a826cb19199ad6ef60011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0bb7dd96d11c6ad7f9a73dd913c88ee" id="r_ab0bb7dd96d11c6ad7f9a73dd913c88ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab0bb7dd96d11c6ad7f9a73dd913c88ee">DMA_SNIFF_CTRL_CALC_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab0bb7dd96d11c6ad7f9a73dd913c88ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ba579ea888700f6e2c0312dbd29fd0" id="r_a55ba579ea888700f6e2c0312dbd29fd0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a55ba579ea888700f6e2c0312dbd29fd0">DMA_SNIFF_CTRL_CALC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001e0)</td></tr>
<tr class="separator:a55ba579ea888700f6e2c0312dbd29fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36e943540c0a4acdbb8f5d51a44482a2" id="r_a36e943540c0a4acdbb8f5d51a44482a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a36e943540c0a4acdbb8f5d51a44482a2">DMA_SNIFF_CTRL_CALC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a36e943540c0a4acdbb8f5d51a44482a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6031fba6d1cce5ab41ef1ea5e76b432" id="r_ab6031fba6d1cce5ab41ef1ea5e76b432"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab6031fba6d1cce5ab41ef1ea5e76b432">DMA_SNIFF_CTRL_CALC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ab6031fba6d1cce5ab41ef1ea5e76b432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac06e7b7ddd2b40d57e745ef4eb3ce3e9" id="r_ac06e7b7ddd2b40d57e745ef4eb3ce3e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac06e7b7ddd2b40d57e745ef4eb3ce3e9">DMA_SNIFF_CTRL_CALC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac06e7b7ddd2b40d57e745ef4eb3ce3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9873114b3b94ff47a175128fa33e6b16" id="r_a9873114b3b94ff47a175128fa33e6b16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9873114b3b94ff47a175128fa33e6b16">DMA_SNIFF_CTRL_CALC_VALUE_CRC16</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a9873114b3b94ff47a175128fa33e6b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4137d88a6230edb4eb9ba3f20937d69" id="r_ae4137d88a6230edb4eb9ba3f20937d69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae4137d88a6230edb4eb9ba3f20937d69">DMA_SNIFF_CTRL_CALC_VALUE_CRC16R</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:ae4137d88a6230edb4eb9ba3f20937d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbbea384319ee2d36816f2ca7e26994e" id="r_acbbea384319ee2d36816f2ca7e26994e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acbbea384319ee2d36816f2ca7e26994e">DMA_SNIFF_CTRL_CALC_VALUE_CRC32</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acbbea384319ee2d36816f2ca7e26994e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51c30e1863db892616eef93779661bdb" id="r_a51c30e1863db892616eef93779661bdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a51c30e1863db892616eef93779661bdb">DMA_SNIFF_CTRL_CALC_VALUE_CRC32R</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a51c30e1863db892616eef93779661bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c0c0f31a24bf3ede7fb188273cd5c91" id="r_a2c0c0f31a24bf3ede7fb188273cd5c91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2c0c0f31a24bf3ede7fb188273cd5c91">DMA_SNIFF_CTRL_CALC_VALUE_EVEN</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe)</td></tr>
<tr class="separator:a2c0c0f31a24bf3ede7fb188273cd5c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b7f06f227c44366dd7f7be35f57c7ae" id="r_a2b7f06f227c44366dd7f7be35f57c7ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2b7f06f227c44366dd7f7be35f57c7ae">DMA_SNIFF_CTRL_CALC_VALUE_SUM</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xf)</td></tr>
<tr class="separator:a2b7f06f227c44366dd7f7be35f57c7ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e465c9b0cbc2ce960915f8f76d9e118" id="r_a0e465c9b0cbc2ce960915f8f76d9e118"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0e465c9b0cbc2ce960915f8f76d9e118">DMA_SNIFF_CTRL_DMACH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0e465c9b0cbc2ce960915f8f76d9e118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb7dcf4ca26b8f6e06ba517f6608499" id="r_aedb7dcf4ca26b8f6e06ba517f6608499"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aedb7dcf4ca26b8f6e06ba517f6608499">DMA_SNIFF_CTRL_DMACH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001e)</td></tr>
<tr class="separator:aedb7dcf4ca26b8f6e06ba517f6608499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23142e6ae3c2e59e090fe9f1667cac11" id="r_a23142e6ae3c2e59e090fe9f1667cac11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23142e6ae3c2e59e090fe9f1667cac11">DMA_SNIFF_CTRL_DMACH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a23142e6ae3c2e59e090fe9f1667cac11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae87d2bade388228bad7ffb6db6810936" id="r_ae87d2bade388228bad7ffb6db6810936"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae87d2bade388228bad7ffb6db6810936">DMA_SNIFF_CTRL_DMACH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ae87d2bade388228bad7ffb6db6810936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b9ec4caeda7b4a0d95382586d97995" id="r_ae5b9ec4caeda7b4a0d95382586d97995"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae5b9ec4caeda7b4a0d95382586d97995">DMA_SNIFF_CTRL_DMACH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae5b9ec4caeda7b4a0d95382586d97995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669a4c26f7eee162b5606492647c5c0b" id="r_a669a4c26f7eee162b5606492647c5c0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a669a4c26f7eee162b5606492647c5c0b">DMA_SNIFF_CTRL_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a669a4c26f7eee162b5606492647c5c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57bae9d2ba8ffaaa25330527f680e453" id="r_a57bae9d2ba8ffaaa25330527f680e453"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a57bae9d2ba8ffaaa25330527f680e453">DMA_SNIFF_CTRL_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a57bae9d2ba8ffaaa25330527f680e453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc7c978e3c77d2efdbc44afb84eba321" id="r_acc7c978e3c77d2efdbc44afb84eba321"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acc7c978e3c77d2efdbc44afb84eba321">DMA_SNIFF_CTRL_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acc7c978e3c77d2efdbc44afb84eba321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfbff68df87071b17ba1e6b8223fc6ed" id="r_acfbff68df87071b17ba1e6b8223fc6ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#acfbff68df87071b17ba1e6b8223fc6ed">DMA_SNIFF_CTRL_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acfbff68df87071b17ba1e6b8223fc6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9353166f7e7cc8a1c34c0b17d8b85b4a" id="r_a9353166f7e7cc8a1c34c0b17d8b85b4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9353166f7e7cc8a1c34c0b17d8b85b4a">DMA_SNIFF_CTRL_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9353166f7e7cc8a1c34c0b17d8b85b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c3fb6a7c4e58344786480b237118aa3" id="r_a6c3fb6a7c4e58344786480b237118aa3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6c3fb6a7c4e58344786480b237118aa3">DMA_SNIFF_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000434)</td></tr>
<tr class="separator:a6c3fb6a7c4e58344786480b237118aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0717b4595d92f0fb1c5e4d45d37e7128" id="r_a0717b4595d92f0fb1c5e4d45d37e7128"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a0717b4595d92f0fb1c5e4d45d37e7128">DMA_SNIFF_CTRL_OUT_INV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0717b4595d92f0fb1c5e4d45d37e7128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae28b9022ab94e21476ecf6442020919f" id="r_ae28b9022ab94e21476ecf6442020919f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae28b9022ab94e21476ecf6442020919f">DMA_SNIFF_CTRL_OUT_INV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:ae28b9022ab94e21476ecf6442020919f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787997dd4e4b031ae263c65d88993ae2" id="r_a787997dd4e4b031ae263c65d88993ae2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a787997dd4e4b031ae263c65d88993ae2">DMA_SNIFF_CTRL_OUT_INV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a787997dd4e4b031ae263c65d88993ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b83bb210c5abba551581e15e372875b" id="r_a4b83bb210c5abba551581e15e372875b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4b83bb210c5abba551581e15e372875b">DMA_SNIFF_CTRL_OUT_INV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a4b83bb210c5abba551581e15e372875b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a471646679a3e4dbfedcabb780a25acaf" id="r_a471646679a3e4dbfedcabb780a25acaf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a471646679a3e4dbfedcabb780a25acaf">DMA_SNIFF_CTRL_OUT_INV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a471646679a3e4dbfedcabb780a25acaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02dce97ebb9f2fa26765301633a0c81a" id="r_a02dce97ebb9f2fa26765301633a0c81a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a02dce97ebb9f2fa26765301633a0c81a">DMA_SNIFF_CTRL_OUT_REV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a02dce97ebb9f2fa26765301633a0c81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96ba6151a264b9412faa2d9006f26d45" id="r_a96ba6151a264b9412faa2d9006f26d45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a96ba6151a264b9412faa2d9006f26d45">DMA_SNIFF_CTRL_OUT_REV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a96ba6151a264b9412faa2d9006f26d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc847f9bf7de717f5abc5e36b55861b3" id="r_abc847f9bf7de717f5abc5e36b55861b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc847f9bf7de717f5abc5e36b55861b3">DMA_SNIFF_CTRL_OUT_REV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:abc847f9bf7de717f5abc5e36b55861b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab867db0c9f9a3c33d9d843543328e001" id="r_ab867db0c9f9a3c33d9d843543328e001"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab867db0c9f9a3c33d9d843543328e001">DMA_SNIFF_CTRL_OUT_REV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:ab867db0c9f9a3c33d9d843543328e001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94a3c649b12635f5685b6aa128efb550" id="r_a94a3c649b12635f5685b6aa128efb550"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a94a3c649b12635f5685b6aa128efb550">DMA_SNIFF_CTRL_OUT_REV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a94a3c649b12635f5685b6aa128efb550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a735d6c46d34ba66b97b4930b81b18a49" id="r_a735d6c46d34ba66b97b4930b81b18a49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a735d6c46d34ba66b97b4930b81b18a49">DMA_SNIFF_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a735d6c46d34ba66b97b4930b81b18a49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bd111c7c6bac63161522f7c79604f5a" id="r_a7bd111c7c6bac63161522f7c79604f5a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a7bd111c7c6bac63161522f7c79604f5a">DMA_SNIFF_DATA_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7bd111c7c6bac63161522f7c79604f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38c61a2f775116cd0d2e244490700c62" id="r_a38c61a2f775116cd0d2e244490700c62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a38c61a2f775116cd0d2e244490700c62">DMA_SNIFF_DATA_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a38c61a2f775116cd0d2e244490700c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff923f92491b3d348efa4148e1ab212" id="r_a9ff923f92491b3d348efa4148e1ab212"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9ff923f92491b3d348efa4148e1ab212">DMA_SNIFF_DATA_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9ff923f92491b3d348efa4148e1ab212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cae2ab70ba1c1baa8555146b7ef9e15" id="r_a6cae2ab70ba1c1baa8555146b7ef9e15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6cae2ab70ba1c1baa8555146b7ef9e15">DMA_SNIFF_DATA_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a6cae2ab70ba1c1baa8555146b7ef9e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa57c430a2f304cece3e15fbbf72f921" id="r_aaa57c430a2f304cece3e15fbbf72f921"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaa57c430a2f304cece3e15fbbf72f921">DMA_SNIFF_DATA_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000438)</td></tr>
<tr class="separator:aaa57c430a2f304cece3e15fbbf72f921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0623308d460dcf0cd25cd6fae12b505" id="r_ae0623308d460dcf0cd25cd6fae12b505"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae0623308d460dcf0cd25cd6fae12b505">DMA_SNIFF_DATA_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ae0623308d460dcf0cd25cd6fae12b505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb71730f9a9d746a61ce04d8235a1be3" id="r_aeb71730f9a9d746a61ce04d8235a1be3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aeb71730f9a9d746a61ce04d8235a1be3">DMA_TIMER0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aeb71730f9a9d746a61ce04d8235a1be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cef14fa56fd32c73c454370c03b86fe" id="r_a2cef14fa56fd32c73c454370c03b86fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2cef14fa56fd32c73c454370c03b86fe">DMA_TIMER0_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000420)</td></tr>
<tr class="separator:a2cef14fa56fd32c73c454370c03b86fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab922e9682e9852a6afdb7eade8b17770" id="r_ab922e9682e9852a6afdb7eade8b17770"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab922e9682e9852a6afdb7eade8b17770">DMA_TIMER0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ab922e9682e9852a6afdb7eade8b17770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedbdce60ad20fd11094d3ecb87ada1e0" id="r_aedbdce60ad20fd11094d3ecb87ada1e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aedbdce60ad20fd11094d3ecb87ada1e0">DMA_TIMER0_X_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aedbdce60ad20fd11094d3ecb87ada1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35aa8032a1660b121a0ae48a2e46b5d7" id="r_a35aa8032a1660b121a0ae48a2e46b5d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a35aa8032a1660b121a0ae48a2e46b5d7">DMA_TIMER0_X_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a35aa8032a1660b121a0ae48a2e46b5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8100651fbf5b0791cb06b15fe46431" id="r_a8b8100651fbf5b0791cb06b15fe46431"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8b8100651fbf5b0791cb06b15fe46431">DMA_TIMER0_X_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a8b8100651fbf5b0791cb06b15fe46431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2149bcb12410005c1fe0a39f76676fc2" id="r_a2149bcb12410005c1fe0a39f76676fc2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2149bcb12410005c1fe0a39f76676fc2">DMA_TIMER0_X_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a2149bcb12410005c1fe0a39f76676fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf8675438321d8579ddabaa4778fdd99" id="r_aaf8675438321d8579ddabaa4778fdd99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aaf8675438321d8579ddabaa4778fdd99">DMA_TIMER0_X_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:aaf8675438321d8579ddabaa4778fdd99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ed3a26d6e78c9d54c55518755612a44" id="r_a8ed3a26d6e78c9d54c55518755612a44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8ed3a26d6e78c9d54c55518755612a44">DMA_TIMER0_Y_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8ed3a26d6e78c9d54c55518755612a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1299388adfae41d4319dd58bdc21de57" id="r_a1299388adfae41d4319dd58bdc21de57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1299388adfae41d4319dd58bdc21de57">DMA_TIMER0_Y_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a1299388adfae41d4319dd58bdc21de57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4999f5ef6ee78048b5c46f1890a9eb93" id="r_a4999f5ef6ee78048b5c46f1890a9eb93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4999f5ef6ee78048b5c46f1890a9eb93">DMA_TIMER0_Y_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4999f5ef6ee78048b5c46f1890a9eb93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a483ab77d51e28a04109e805496e2bf34" id="r_a483ab77d51e28a04109e805496e2bf34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a483ab77d51e28a04109e805496e2bf34">DMA_TIMER0_Y_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a483ab77d51e28a04109e805496e2bf34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac471ab146ba3e29943d34f23b3d1da9b" id="r_ac471ab146ba3e29943d34f23b3d1da9b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac471ab146ba3e29943d34f23b3d1da9b">DMA_TIMER0_Y_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:ac471ab146ba3e29943d34f23b3d1da9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa987227b5fafe057b259e5dd051e9bad" id="r_aa987227b5fafe057b259e5dd051e9bad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa987227b5fafe057b259e5dd051e9bad">DMA_TIMER1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa987227b5fafe057b259e5dd051e9bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a04007799bc6edb1c97b93c6be93f76" id="r_a4a04007799bc6edb1c97b93c6be93f76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4a04007799bc6edb1c97b93c6be93f76">DMA_TIMER1_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000424)</td></tr>
<tr class="separator:a4a04007799bc6edb1c97b93c6be93f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a59413ad4b1cdbca5aeb866e85f3342" id="r_a5a59413ad4b1cdbca5aeb866e85f3342"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5a59413ad4b1cdbca5aeb866e85f3342">DMA_TIMER1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a5a59413ad4b1cdbca5aeb866e85f3342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ede6677f9d766c00ef408335f433a50" id="r_a5ede6677f9d766c00ef408335f433a50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a5ede6677f9d766c00ef408335f433a50">DMA_TIMER1_X_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5ede6677f9d766c00ef408335f433a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2454b1ac09b9344b4799a2933963204b" id="r_a2454b1ac09b9344b4799a2933963204b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2454b1ac09b9344b4799a2933963204b">DMA_TIMER1_X_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a2454b1ac09b9344b4799a2933963204b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf203aefafeb619f91fe6fe77657a0d5" id="r_abf203aefafeb619f91fe6fe77657a0d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abf203aefafeb619f91fe6fe77657a0d5">DMA_TIMER1_X_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:abf203aefafeb619f91fe6fe77657a0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3192aedfeba5355a76855f8e607f630" id="r_af3192aedfeba5355a76855f8e607f630"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#af3192aedfeba5355a76855f8e607f630">DMA_TIMER1_X_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:af3192aedfeba5355a76855f8e607f630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b539052d75049f73f5065fdd531456" id="r_a70b539052d75049f73f5065fdd531456"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a70b539052d75049f73f5065fdd531456">DMA_TIMER1_X_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a70b539052d75049f73f5065fdd531456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc932670257dd83dc1ae50523a5a0ab4" id="r_abc932670257dd83dc1ae50523a5a0ab4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#abc932670257dd83dc1ae50523a5a0ab4">DMA_TIMER1_Y_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abc932670257dd83dc1ae50523a5a0ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd6ca5b03e52356f522fd0dbeca88633" id="r_afd6ca5b03e52356f522fd0dbeca88633"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#afd6ca5b03e52356f522fd0dbeca88633">DMA_TIMER1_Y_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:afd6ca5b03e52356f522fd0dbeca88633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17cd35b0d74053f8134dec0546ffd24c" id="r_a17cd35b0d74053f8134dec0546ffd24c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a17cd35b0d74053f8134dec0546ffd24c">DMA_TIMER1_Y_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a17cd35b0d74053f8134dec0546ffd24c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e985705da5ccadd6f3b8a1c7fadbe8" id="r_a78e985705da5ccadd6f3b8a1c7fadbe8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78e985705da5ccadd6f3b8a1c7fadbe8">DMA_TIMER1_Y_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a78e985705da5ccadd6f3b8a1c7fadbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab070b15cb2e56e59954b5767a06a17d9" id="r_ab070b15cb2e56e59954b5767a06a17d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab070b15cb2e56e59954b5767a06a17d9">DMA_TIMER1_Y_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:ab070b15cb2e56e59954b5767a06a17d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8fb0fa31052b2ccae4593d44009c58a" id="r_ae8fb0fa31052b2ccae4593d44009c58a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae8fb0fa31052b2ccae4593d44009c58a">DMA_TIMER2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ae8fb0fa31052b2ccae4593d44009c58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f028d5d1516f3b86f853c2ee59784f7" id="r_a1f028d5d1516f3b86f853c2ee59784f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1f028d5d1516f3b86f853c2ee59784f7">DMA_TIMER2_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000428)</td></tr>
<tr class="separator:a1f028d5d1516f3b86f853c2ee59784f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba0bbda1dfb5862b4c34ac76c735ca33" id="r_aba0bbda1dfb5862b4c34ac76c735ca33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aba0bbda1dfb5862b4c34ac76c735ca33">DMA_TIMER2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aba0bbda1dfb5862b4c34ac76c735ca33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2d522828740887a200c4ee550f310e4" id="r_ae2d522828740887a200c4ee550f310e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ae2d522828740887a200c4ee550f310e4">DMA_TIMER2_X_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae2d522828740887a200c4ee550f310e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97410ace92d55af1fcb683703f23e429" id="r_a97410ace92d55af1fcb683703f23e429"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a97410ace92d55af1fcb683703f23e429">DMA_TIMER2_X_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a97410ace92d55af1fcb683703f23e429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6aaf6b80d43e4399495e912aee5f202" id="r_aa6aaf6b80d43e4399495e912aee5f202"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa6aaf6b80d43e4399495e912aee5f202">DMA_TIMER2_X_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:aa6aaf6b80d43e4399495e912aee5f202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5a5f1a270a877818d24283a02870ac6" id="r_ac5a5f1a270a877818d24283a02870ac6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ac5a5f1a270a877818d24283a02870ac6">DMA_TIMER2_X_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ac5a5f1a270a877818d24283a02870ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd372168b22aa32cf157c40daf2a5fc" id="r_a1cd372168b22aa32cf157c40daf2a5fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a1cd372168b22aa32cf157c40daf2a5fc">DMA_TIMER2_X_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a1cd372168b22aa32cf157c40daf2a5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d9647675d25ca34203fda44f82dd3e" id="r_a23d9647675d25ca34203fda44f82dd3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a23d9647675d25ca34203fda44f82dd3e">DMA_TIMER2_Y_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a23d9647675d25ca34203fda44f82dd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62565c77425db6f8fd83497060e091a9" id="r_a62565c77425db6f8fd83497060e091a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a62565c77425db6f8fd83497060e091a9">DMA_TIMER2_Y_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a62565c77425db6f8fd83497060e091a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f41ef500c7ac6ec78dca7901db7777" id="r_aa7f41ef500c7ac6ec78dca7901db7777"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#aa7f41ef500c7ac6ec78dca7901db7777">DMA_TIMER2_Y_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa7f41ef500c7ac6ec78dca7901db7777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace5efba765bc9ff9e8379126dbedbdd7" id="r_ace5efba765bc9ff9e8379126dbedbdd7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ace5efba765bc9ff9e8379126dbedbdd7">DMA_TIMER2_Y_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ace5efba765bc9ff9e8379126dbedbdd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0cb4f0ac585d088c949ec9d4123aa12" id="r_ab0cb4f0ac585d088c949ec9d4123aa12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#ab0cb4f0ac585d088c949ec9d4123aa12">DMA_TIMER2_Y_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:ab0cb4f0ac585d088c949ec9d4123aa12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8504c07219ee89e3ce1790c5874035b3" id="r_a8504c07219ee89e3ce1790c5874035b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a8504c07219ee89e3ce1790c5874035b3">DMA_TIMER3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a8504c07219ee89e3ce1790c5874035b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4170101aa561be226e07a57fdc07c3ac" id="r_a4170101aa561be226e07a57fdc07c3ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a4170101aa561be226e07a57fdc07c3ac">DMA_TIMER3_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000042c)</td></tr>
<tr class="separator:a4170101aa561be226e07a57fdc07c3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bee2526bd7d9319751fc8a4ef01dc9e" id="r_a6bee2526bd7d9319751fc8a4ef01dc9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a6bee2526bd7d9319751fc8a4ef01dc9e">DMA_TIMER3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a6bee2526bd7d9319751fc8a4ef01dc9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a7cfef8a96d4e640839f9f62835132a" id="r_a9a7cfef8a96d4e640839f9f62835132a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9a7cfef8a96d4e640839f9f62835132a">DMA_TIMER3_X_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9a7cfef8a96d4e640839f9f62835132a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9241f34543374c9ab6c04d464a86403f" id="r_a9241f34543374c9ab6c04d464a86403f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9241f34543374c9ab6c04d464a86403f">DMA_TIMER3_X_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td></tr>
<tr class="separator:a9241f34543374c9ab6c04d464a86403f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a786c66e1e0a9746e3c927f3099f03341" id="r_a786c66e1e0a9746e3c927f3099f03341"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a786c66e1e0a9746e3c927f3099f03341">DMA_TIMER3_X_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a786c66e1e0a9746e3c927f3099f03341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a411473c395d4ed0cd2bd62a6ab679531" id="r_a411473c395d4ed0cd2bd62a6ab679531"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a411473c395d4ed0cd2bd62a6ab679531">DMA_TIMER3_X_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a411473c395d4ed0cd2bd62a6ab679531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bcbf6d3c1a107a88619e47cbd1c0267" id="r_a2bcbf6d3c1a107a88619e47cbd1c0267"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a2bcbf6d3c1a107a88619e47cbd1c0267">DMA_TIMER3_X_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a2bcbf6d3c1a107a88619e47cbd1c0267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78cd0c632957bb5852f17944bee7e34b" id="r_a78cd0c632957bb5852f17944bee7e34b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a78cd0c632957bb5852f17944bee7e34b">DMA_TIMER3_Y_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a78cd0c632957bb5852f17944bee7e34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a055c3d7faecc974177ffd065fce44a31" id="r_a055c3d7faecc974177ffd065fce44a31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a055c3d7faecc974177ffd065fce44a31">DMA_TIMER3_Y_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a055c3d7faecc974177ffd065fce44a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a974c86e06a4df1181b819f1f18af18bf" id="r_a974c86e06a4df1181b819f1f18af18bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a974c86e06a4df1181b819f1f18af18bf">DMA_TIMER3_Y_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a974c86e06a4df1181b819f1f18af18bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a517c50b2e8b814c445f0e5978c82cc82" id="r_a517c50b2e8b814c445f0e5978c82cc82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a517c50b2e8b814c445f0e5978c82cc82">DMA_TIMER3_Y_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a517c50b2e8b814c445f0e5978c82cc82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9285a09c7e8529cb90130d210198e817" id="r_a9285a09c7e8529cb90130d210198e817"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html#a9285a09c7e8529cb90130d210198e817">DMA_TIMER3_Y_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a9285a09c7e8529cb90130d210198e817"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Documentação das macros</h2>
<a id="a5bc808e607be3924cafbed9b4a1c4e23" name="a5bc808e607be3924cafbed9b4a1c4e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc808e607be3924cafbed9b4a1c4e23">&#9670;&#160;</a></span>DMA_CH0_AL1_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e2cccdd5e97458cbed6c72c8c4682b6" name="a8e2cccdd5e97458cbed6c72c8c4682b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e2cccdd5e97458cbed6c72c8c4682b6">&#9670;&#160;</a></span>DMA_CH0_AL1_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a202ad75ceeae9cd35777d5ecebd21a38" name="a202ad75ceeae9cd35777d5ecebd21a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a202ad75ceeae9cd35777d5ecebd21a38">&#9670;&#160;</a></span>DMA_CH0_AL1_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae16b5cfbfcda6f8c98e73d41fc1addf3" name="ae16b5cfbfcda6f8c98e73d41fc1addf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae16b5cfbfcda6f8c98e73d41fc1addf3">&#9670;&#160;</a></span>DMA_CH0_AL1_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6c9a7f38125942c77c78e7df02ec0a1" name="aa6c9a7f38125942c77c78e7df02ec0a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6c9a7f38125942c77c78e7df02ec0a1">&#9670;&#160;</a></span>DMA_CH0_AL1_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c81641e1eeea8f8d0a2feae8c5c49a8" name="a3c81641e1eeea8f8d0a2feae8c5c49a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c81641e1eeea8f8d0a2feae8c5c49a8">&#9670;&#160;</a></span>DMA_CH0_AL1_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5274c37b65d16aec2f21320e427ac0ce" name="a5274c37b65d16aec2f21320e427ac0ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5274c37b65d16aec2f21320e427ac0ce">&#9670;&#160;</a></span>DMA_CH0_AL1_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed0cb2d7ef23480f8e5634a2b1d52ad4" name="aed0cb2d7ef23480f8e5634a2b1d52ad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed0cb2d7ef23480f8e5634a2b1d52ad4">&#9670;&#160;</a></span>DMA_CH0_AL1_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e8c52d94aa50321a0511ff8645cca22" name="a5e8c52d94aa50321a0511ff8645cca22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e8c52d94aa50321a0511ff8645cca22">&#9670;&#160;</a></span>DMA_CH0_AL1_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a337a61ef2ade3037c89018c3b26dd3f1" name="a337a61ef2ade3037c89018c3b26dd3f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a337a61ef2ade3037c89018c3b26dd3f1">&#9670;&#160;</a></span>DMA_CH0_AL1_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3a1d0203adbcba1c08452ade2853045" name="af3a1d0203adbcba1c08452ade2853045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3a1d0203adbcba1c08452ade2853045">&#9670;&#160;</a></span>DMA_CH0_AL1_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac66e4e7f5fc4adea093d25a3b16edcec" name="ac66e4e7f5fc4adea093d25a3b16edcec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac66e4e7f5fc4adea093d25a3b16edcec">&#9670;&#160;</a></span>DMA_CH0_AL1_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84742c6e37aae90d124e8501ccc85c64" name="a84742c6e37aae90d124e8501ccc85c64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84742c6e37aae90d124e8501ccc85c64">&#9670;&#160;</a></span>DMA_CH0_AL1_TRANS_COUNT_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_TRANS_COUNT_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5895afea8020004c32bf69ff7890a770" name="a5895afea8020004c32bf69ff7890a770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5895afea8020004c32bf69ff7890a770">&#9670;&#160;</a></span>DMA_CH0_AL1_TRANS_COUNT_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_TRANS_COUNT_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cbce190df9f77a219558c2526431dd5" name="a8cbce190df9f77a219558c2526431dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cbce190df9f77a219558c2526431dd5">&#9670;&#160;</a></span>DMA_CH0_AL1_TRANS_COUNT_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_TRANS_COUNT_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab589423025fe740a86c858b2b85489a7" name="ab589423025fe740a86c858b2b85489a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab589423025fe740a86c858b2b85489a7">&#9670;&#160;</a></span>DMA_CH0_AL1_TRANS_COUNT_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_TRANS_COUNT_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b5739497d2a12c1e3639d44da2e6487" name="a6b5739497d2a12c1e3639d44da2e6487"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b5739497d2a12c1e3639d44da2e6487">&#9670;&#160;</a></span>DMA_CH0_AL1_TRANS_COUNT_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_TRANS_COUNT_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c4d9954a7df1a0ab5cb4d1619786c64" name="a9c4d9954a7df1a0ab5cb4d1619786c64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c4d9954a7df1a0ab5cb4d1619786c64">&#9670;&#160;</a></span>DMA_CH0_AL1_TRANS_COUNT_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_TRANS_COUNT_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07c8eb974b319ff23748bd8d1a09b985" name="a07c8eb974b319ff23748bd8d1a09b985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07c8eb974b319ff23748bd8d1a09b985">&#9670;&#160;</a></span>DMA_CH0_AL1_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeeca77158964fcad76e3fe1ef0481b5f" name="aeeca77158964fcad76e3fe1ef0481b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeca77158964fcad76e3fe1ef0481b5f">&#9670;&#160;</a></span>DMA_CH0_AL1_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d9b14dad86511f4760613a0bedf7bf7" name="a7d9b14dad86511f4760613a0bedf7bf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d9b14dad86511f4760613a0bedf7bf7">&#9670;&#160;</a></span>DMA_CH0_AL1_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ea0ac4a34422d73af123b95f5a2d536" name="a3ea0ac4a34422d73af123b95f5a2d536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ea0ac4a34422d73af123b95f5a2d536">&#9670;&#160;</a></span>DMA_CH0_AL1_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a074808aa2464a7030d420d3c87a1820d" name="a074808aa2464a7030d420d3c87a1820d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a074808aa2464a7030d420d3c87a1820d">&#9670;&#160;</a></span>DMA_CH0_AL1_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e2dfedf279bc1377eb5396f9122b209" name="a5e2dfedf279bc1377eb5396f9122b209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e2dfedf279bc1377eb5396f9122b209">&#9670;&#160;</a></span>DMA_CH0_AL1_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL1_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a057e42f6ceef9e528484e6d5398035c7" name="a057e42f6ceef9e528484e6d5398035c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a057e42f6ceef9e528484e6d5398035c7">&#9670;&#160;</a></span>DMA_CH0_AL2_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fa7e98685355dbd55b744ca4796397c" name="a6fa7e98685355dbd55b744ca4796397c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fa7e98685355dbd55b744ca4796397c">&#9670;&#160;</a></span>DMA_CH0_AL2_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cf762d0324f2436e4914d233af94038" name="a7cf762d0324f2436e4914d233af94038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cf762d0324f2436e4914d233af94038">&#9670;&#160;</a></span>DMA_CH0_AL2_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abec4a6537b1c16f97e4326a33e853dd5" name="abec4a6537b1c16f97e4326a33e853dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abec4a6537b1c16f97e4326a33e853dd5">&#9670;&#160;</a></span>DMA_CH0_AL2_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c40a93ff51558bd39c01c0eb3d9cced" name="a2c40a93ff51558bd39c01c0eb3d9cced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c40a93ff51558bd39c01c0eb3d9cced">&#9670;&#160;</a></span>DMA_CH0_AL2_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07af3e8b08d17b41faa546be8fe1a9bb" name="a07af3e8b08d17b41faa546be8fe1a9bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07af3e8b08d17b41faa546be8fe1a9bb">&#9670;&#160;</a></span>DMA_CH0_AL2_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a656757ab3b5184e2f580266d83e0a3e0" name="a656757ab3b5184e2f580266d83e0a3e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a656757ab3b5184e2f580266d83e0a3e0">&#9670;&#160;</a></span>DMA_CH0_AL2_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b8c0abaaac0ef85ce45f43b51a39f30" name="a6b8c0abaaac0ef85ce45f43b51a39f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b8c0abaaac0ef85ce45f43b51a39f30">&#9670;&#160;</a></span>DMA_CH0_AL2_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19bea7f191302c46e4aff601b800e042" name="a19bea7f191302c46e4aff601b800e042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19bea7f191302c46e4aff601b800e042">&#9670;&#160;</a></span>DMA_CH0_AL2_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59fb32ce541ac8b92ac4a42c8bcb1541" name="a59fb32ce541ac8b92ac4a42c8bcb1541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59fb32ce541ac8b92ac4a42c8bcb1541">&#9670;&#160;</a></span>DMA_CH0_AL2_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e9fc106d5e90affd15b9be62d8f2098" name="a4e9fc106d5e90affd15b9be62d8f2098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e9fc106d5e90affd15b9be62d8f2098">&#9670;&#160;</a></span>DMA_CH0_AL2_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000028)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6abba5ee798501e6651ea687d379cddb" name="a6abba5ee798501e6651ea687d379cddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6abba5ee798501e6651ea687d379cddb">&#9670;&#160;</a></span>DMA_CH0_AL2_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20bdec07af3a84a4b507e60a0eaa09fa" name="a20bdec07af3a84a4b507e60a0eaa09fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20bdec07af3a84a4b507e60a0eaa09fa">&#9670;&#160;</a></span>DMA_CH0_AL2_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58d4bcd991d4e052b9d174f505c82e59" name="a58d4bcd991d4e052b9d174f505c82e59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58d4bcd991d4e052b9d174f505c82e59">&#9670;&#160;</a></span>DMA_CH0_AL2_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa00aa32ea26300f999e544eda6c7fafc" name="aa00aa32ea26300f999e544eda6c7fafc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa00aa32ea26300f999e544eda6c7fafc">&#9670;&#160;</a></span>DMA_CH0_AL2_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf43ae84a1005b2fb7bd1e7382772c15" name="acf43ae84a1005b2fb7bd1e7382772c15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf43ae84a1005b2fb7bd1e7382772c15">&#9670;&#160;</a></span>DMA_CH0_AL2_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a642cf4e7991afc06e9697afb60ff4083" name="a642cf4e7991afc06e9697afb60ff4083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a642cf4e7991afc06e9697afb60ff4083">&#9670;&#160;</a></span>DMA_CH0_AL2_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6617063fb2f484587ae1ebb94ea6ecd7" name="a6617063fb2f484587ae1ebb94ea6ecd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6617063fb2f484587ae1ebb94ea6ecd7">&#9670;&#160;</a></span>DMA_CH0_AL2_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acffd8f4cf0abb1ade593edfa2fcb9e2b" name="acffd8f4cf0abb1ade593edfa2fcb9e2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acffd8f4cf0abb1ade593edfa2fcb9e2b">&#9670;&#160;</a></span>DMA_CH0_AL2_WRITE_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_WRITE_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15faaf4f0885c2101af9100cfdfc5127" name="a15faaf4f0885c2101af9100cfdfc5127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15faaf4f0885c2101af9100cfdfc5127">&#9670;&#160;</a></span>DMA_CH0_AL2_WRITE_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_WRITE_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1079d0cc27f616c7416bc3915925e46b" name="a1079d0cc27f616c7416bc3915925e46b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1079d0cc27f616c7416bc3915925e46b">&#9670;&#160;</a></span>DMA_CH0_AL2_WRITE_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_WRITE_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abef1701922a7ff05d1326d23c8dfbe8a" name="abef1701922a7ff05d1326d23c8dfbe8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abef1701922a7ff05d1326d23c8dfbe8a">&#9670;&#160;</a></span>DMA_CH0_AL2_WRITE_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_WRITE_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a382f9ea751d81ab7e483aa89cf0257e5" name="a382f9ea751d81ab7e483aa89cf0257e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a382f9ea751d81ab7e483aa89cf0257e5">&#9670;&#160;</a></span>DMA_CH0_AL2_WRITE_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_WRITE_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fed693afed42d781be5aa0c9aaa70a5" name="a9fed693afed42d781be5aa0c9aaa70a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fed693afed42d781be5aa0c9aaa70a5">&#9670;&#160;</a></span>DMA_CH0_AL2_WRITE_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL2_WRITE_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63f819061f5463c38051870caf5c11a8" name="a63f819061f5463c38051870caf5c11a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63f819061f5463c38051870caf5c11a8">&#9670;&#160;</a></span>DMA_CH0_AL3_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac26bdb7ad7982f3b3c36b683533998bd" name="ac26bdb7ad7982f3b3c36b683533998bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac26bdb7ad7982f3b3c36b683533998bd">&#9670;&#160;</a></span>DMA_CH0_AL3_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1fbbaa597564b36ab8fd232b9c5a8a0" name="af1fbbaa597564b36ab8fd232b9c5a8a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1fbbaa597564b36ab8fd232b9c5a8a0">&#9670;&#160;</a></span>DMA_CH0_AL3_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae72fb23bdac3d4505a4e4418fc987d1a" name="ae72fb23bdac3d4505a4e4418fc987d1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae72fb23bdac3d4505a4e4418fc987d1a">&#9670;&#160;</a></span>DMA_CH0_AL3_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae42813e69b6d05412ea4e74a1ddda529" name="ae42813e69b6d05412ea4e74a1ddda529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae42813e69b6d05412ea4e74a1ddda529">&#9670;&#160;</a></span>DMA_CH0_AL3_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41cf140d57484acc7eef8b2b5e64870a" name="a41cf140d57484acc7eef8b2b5e64870a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41cf140d57484acc7eef8b2b5e64870a">&#9670;&#160;</a></span>DMA_CH0_AL3_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d75b86905376bdf13d4cbd4d010a293" name="a7d75b86905376bdf13d4cbd4d010a293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d75b86905376bdf13d4cbd4d010a293">&#9670;&#160;</a></span>DMA_CH0_AL3_READ_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_READ_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f60f398b6e4058cebe1724776ff1cea" name="a0f60f398b6e4058cebe1724776ff1cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f60f398b6e4058cebe1724776ff1cea">&#9670;&#160;</a></span>DMA_CH0_AL3_READ_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_READ_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afda5563f4174cc399f21a176f1cd8ebf" name="afda5563f4174cc399f21a176f1cd8ebf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda5563f4174cc399f21a176f1cd8ebf">&#9670;&#160;</a></span>DMA_CH0_AL3_READ_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_READ_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2416bbfbbab89c1f6959d4df4d544d2" name="af2416bbfbbab89c1f6959d4df4d544d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2416bbfbbab89c1f6959d4df4d544d2">&#9670;&#160;</a></span>DMA_CH0_AL3_READ_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_READ_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae820da4f12e0be77434326ba716fd40d" name="ae820da4f12e0be77434326ba716fd40d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae820da4f12e0be77434326ba716fd40d">&#9670;&#160;</a></span>DMA_CH0_AL3_READ_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_READ_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e0bed02101c78b1d5c61017eaf91cca" name="a2e0bed02101c78b1d5c61017eaf91cca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e0bed02101c78b1d5c61017eaf91cca">&#9670;&#160;</a></span>DMA_CH0_AL3_READ_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_READ_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a952b6d4b361ef5f2dcdc6000410282da" name="a952b6d4b361ef5f2dcdc6000410282da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a952b6d4b361ef5f2dcdc6000410282da">&#9670;&#160;</a></span>DMA_CH0_AL3_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7ea069f3d835be5a03eebc374d04ff4" name="aa7ea069f3d835be5a03eebc374d04ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7ea069f3d835be5a03eebc374d04ff4">&#9670;&#160;</a></span>DMA_CH0_AL3_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae8a2ac2e7af2e4e4fc1aacad6289300" name="aae8a2ac2e7af2e4e4fc1aacad6289300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae8a2ac2e7af2e4e4fc1aacad6289300">&#9670;&#160;</a></span>DMA_CH0_AL3_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a564040700a22ae5f25f747eb70190a32" name="a564040700a22ae5f25f747eb70190a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a564040700a22ae5f25f747eb70190a32">&#9670;&#160;</a></span>DMA_CH0_AL3_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f187742dc596c61d5a4dadfd71ffd64" name="a1f187742dc596c61d5a4dadfd71ffd64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f187742dc596c61d5a4dadfd71ffd64">&#9670;&#160;</a></span>DMA_CH0_AL3_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1502e09423ae5b3d2e4e33c8423bd46" name="ac1502e09423ae5b3d2e4e33c8423bd46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1502e09423ae5b3d2e4e33c8423bd46">&#9670;&#160;</a></span>DMA_CH0_AL3_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4e7fc6d53e47966bd9a7b9f878c8760" name="aa4e7fc6d53e47966bd9a7b9f878c8760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e7fc6d53e47966bd9a7b9f878c8760">&#9670;&#160;</a></span>DMA_CH0_AL3_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa00add3841b570622ddb9449a586a9e7" name="aa00add3841b570622ddb9449a586a9e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa00add3841b570622ddb9449a586a9e7">&#9670;&#160;</a></span>DMA_CH0_AL3_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4437ffbe16b9bb2464778c8f65e1931" name="ae4437ffbe16b9bb2464778c8f65e1931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4437ffbe16b9bb2464778c8f65e1931">&#9670;&#160;</a></span>DMA_CH0_AL3_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28ee18446822e4b767dd0347df389e5c" name="a28ee18446822e4b767dd0347df389e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ee18446822e4b767dd0347df389e5c">&#9670;&#160;</a></span>DMA_CH0_AL3_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae966cf7788292c278bd125b0126df05d" name="ae966cf7788292c278bd125b0126df05d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae966cf7788292c278bd125b0126df05d">&#9670;&#160;</a></span>DMA_CH0_AL3_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8eac8dba6dabdfeb7a8367c8b89835d" name="af8eac8dba6dabdfeb7a8367c8b89835d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8eac8dba6dabdfeb7a8367c8b89835d">&#9670;&#160;</a></span>DMA_CH0_AL3_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_AL3_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a685a3e3cb94221c5952e0eec8b253ae3" name="a685a3e3cb94221c5952e0eec8b253ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a685a3e3cb94221c5952e0eec8b253ae3">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_AHB_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_AHB_ERROR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af75cb82b70ae8e877489b537a94a3819" name="af75cb82b70ae8e877489b537a94a3819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af75cb82b70ae8e877489b537a94a3819">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_AHB_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_AHB_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6a344894ac47a4d7bd372b6bb3c0404" name="ae6a344894ac47a4d7bd372b6bb3c0404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6a344894ac47a4d7bd372b6bb3c0404">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_AHB_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_AHB_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeff1c17a6f3d4613c54b86315301741a" name="aeff1c17a6f3d4613c54b86315301741a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeff1c17a6f3d4613c54b86315301741a">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_AHB_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_AHB_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad936039766e427f5602290555408e4e7" name="ad936039766e427f5602290555408e4e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad936039766e427f5602290555408e4e7">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_AHB_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_AHB_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb4f35deef867b430e37e2c5a12d851c" name="adb4f35deef867b430e37e2c5a12d851c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb4f35deef867b430e37e2c5a12d851c">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb2f0f006dba6ef7bf141450129aa890" name="adb2f0f006dba6ef7bf141450129aa890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb2f0f006dba6ef7bf141450129aa890">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_BSWAP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_BSWAP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a427fbd04c7e6ea344ea167af7aaf081d" name="a427fbd04c7e6ea344ea167af7aaf081d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a427fbd04c7e6ea344ea167af7aaf081d">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_BSWAP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_BSWAP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67c77e5b65d602e1fa9f6c8af9d13326" name="a67c77e5b65d602e1fa9f6c8af9d13326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67c77e5b65d602e1fa9f6c8af9d13326">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_BSWAP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_BSWAP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab482fe4bdbd2669bb01438589073c0d4" name="ab482fe4bdbd2669bb01438589073c0d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab482fe4bdbd2669bb01438589073c0d4">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_BSWAP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_BSWAP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08d01adae2274e855e7ad9e24502d2c9" name="a08d01adae2274e855e7ad9e24502d2c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08d01adae2274e855e7ad9e24502d2c9">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_BSWAP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_BSWAP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d42cd1916e37425e1dfd0f596bb9674" name="a5d42cd1916e37425e1dfd0f596bb9674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d42cd1916e37425e1dfd0f596bb9674">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_BUSY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_BUSY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a523d68e7c7b52300e196134e56a6c12a" name="a523d68e7c7b52300e196134e56a6c12a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a523d68e7c7b52300e196134e56a6c12a">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_BUSY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_BUSY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a596e4cf29d97faf0fe23f2a3d692d193" name="a596e4cf29d97faf0fe23f2a3d692d193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a596e4cf29d97faf0fe23f2a3d692d193">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_BUSY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_BUSY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a818b06842ad176aaa31c57c8b74c8ef8" name="a818b06842ad176aaa31c57c8b74c8ef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a818b06842ad176aaa31c57c8b74c8ef8">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_BUSY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_BUSY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb7b7cb320dfa3054056e3b0b677638d" name="afb7b7cb320dfa3054056e3b0b677638d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb7b7cb320dfa3054056e3b0b677638d">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_BUSY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_BUSY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad39e91c76c7c57b5f47b94fe596b6595" name="ad39e91c76c7c57b5f47b94fe596b6595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad39e91c76c7c57b5f47b94fe596b6595">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_CHAIN_TO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_CHAIN_TO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ba8901126a998de7971214b37dda28f" name="a6ba8901126a998de7971214b37dda28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ba8901126a998de7971214b37dda28f">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_CHAIN_TO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_CHAIN_TO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89b7240f57abde3ac1c476fd3f65e369" name="a89b7240f57abde3ac1c476fd3f65e369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89b7240f57abde3ac1c476fd3f65e369">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_CHAIN_TO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_CHAIN_TO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a2d0d3070550a253984628de5e7406c" name="a6a2d0d3070550a253984628de5e7406c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a2d0d3070550a253984628de5e7406c">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_CHAIN_TO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_CHAIN_TO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa32fa871e540594c4cd40904f7712eb8" name="aa32fa871e540594c4cd40904f7712eb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa32fa871e540594c4cd40904f7712eb8">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_CHAIN_TO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_CHAIN_TO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ead3c20937c571a90ff0aa1c02132ea" name="a3ead3c20937c571a90ff0aa1c02132ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ead3c20937c571a90ff0aa1c02132ea">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_DATA_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_DATA_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4fe8105129e9c35ffd2ec9c74daf311" name="af4fe8105129e9c35ffd2ec9c74daf311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4fe8105129e9c35ffd2ec9c74daf311">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_DATA_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_DATA_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a721e85b929b6a1edef4ea6ca1607aff2" name="a721e85b929b6a1edef4ea6ca1607aff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a721e85b929b6a1edef4ea6ca1607aff2">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_DATA_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_DATA_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4273f9404f9ad62a0916f516e5784133" name="a4273f9404f9ad62a0916f516e5784133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4273f9404f9ad62a0916f516e5784133">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_DATA_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_DATA_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01b5b284b893097803ed2411ae2547a4" name="a01b5b284b893097803ed2411ae2547a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01b5b284b893097803ed2411ae2547a4">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_DATA_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_DATA_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a024c521a47ec9ce6f45b16fd150290aa" name="a024c521a47ec9ce6f45b16fd150290aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a024c521a47ec9ce6f45b16fd150290aa">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ce78be1e1f077aaa99e12a544428df2" name="a7ce78be1e1f077aaa99e12a544428df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ce78be1e1f077aaa99e12a544428df2">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a349ee7d12f0ebd808a2fd155dc3d7511" name="a349ee7d12f0ebd808a2fd155dc3d7511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a349ee7d12f0ebd808a2fd155dc3d7511">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f8cd0d005589511b004b47af2fea76d" name="a8f8cd0d005589511b004b47af2fea76d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f8cd0d005589511b004b47af2fea76d">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d86911ca6921b1e2d74fc4a450a4266" name="a9d86911ca6921b1e2d74fc4a450a4266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d86911ca6921b1e2d74fc4a450a4266">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30d08790a7f9de6fb12be8e4a60fce2e" name="a30d08790a7f9de6fb12be8e4a60fce2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30d08790a7f9de6fb12be8e4a60fce2e">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07d8293e4c4e1c1babcfb29b66534505" name="a07d8293e4c4e1c1babcfb29b66534505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07d8293e4c4e1c1babcfb29b66534505">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a937a6544984c04d15bb41c2f47d3623b" name="a937a6544984c04d15bb41c2f47d3623b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a937a6544984c04d15bb41c2f47d3623b">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3297dd0e70e313979a79c2035f427899" name="a3297dd0e70e313979a79c2035f427899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3297dd0e70e313979a79c2035f427899">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71804e14eceddd980578e49aeb308cd9" name="a71804e14eceddd980578e49aeb308cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71804e14eceddd980578e49aeb308cd9">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3ef84ffff1cb96617446b6bda4896d2" name="af3ef84ffff1cb96617446b6bda4896d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3ef84ffff1cb96617446b6bda4896d2">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a590e9b45a65695d72ac87041ffe097dd" name="a590e9b45a65695d72ac87041ffe097dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a590e9b45a65695d72ac87041ffe097dd">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3fe8ce65fbf70ca107c3b25f9b7dc76" name="ad3fe8ce65fbf70ca107c3b25f9b7dc76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3fe8ce65fbf70ca107c3b25f9b7dc76">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_HIGH_PRIORITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a342f86431453c813e70a50b599b17848" name="a342f86431453c813e70a50b599b17848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a342f86431453c813e70a50b599b17848">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_INCR_READ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_INCR_READ_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19eee72d7b0345943e424cd8d1f227e0" name="a19eee72d7b0345943e424cd8d1f227e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19eee72d7b0345943e424cd8d1f227e0">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_INCR_READ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_INCR_READ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af360bcd2cba45073f096190ee8a50209" name="af360bcd2cba45073f096190ee8a50209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af360bcd2cba45073f096190ee8a50209">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_INCR_READ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_INCR_READ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ab7c81a1dd8ac5342856782e5561b27" name="a6ab7c81a1dd8ac5342856782e5561b27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ab7c81a1dd8ac5342856782e5561b27">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_INCR_READ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_INCR_READ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2293e9525d47fb16e64b5139127aa2e" name="ad2293e9525d47fb16e64b5139127aa2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2293e9525d47fb16e64b5139127aa2e">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_INCR_READ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_INCR_READ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3738ef2e9f66f4479a6111e36b57ab2" name="aa3738ef2e9f66f4479a6111e36b57ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3738ef2e9f66f4479a6111e36b57ab2">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_INCR_WRITE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_INCR_WRITE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10fc0d7dc63479e418fa92a02fd9061d" name="a10fc0d7dc63479e418fa92a02fd9061d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10fc0d7dc63479e418fa92a02fd9061d">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_INCR_WRITE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_INCR_WRITE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2f0318e9f29245387612332d083513e" name="af2f0318e9f29245387612332d083513e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2f0318e9f29245387612332d083513e">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_INCR_WRITE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_INCR_WRITE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c017b214ab26f588b36898e118be6a2" name="a3c017b214ab26f588b36898e118be6a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c017b214ab26f588b36898e118be6a2">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_INCR_WRITE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_INCR_WRITE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ab69ec27492c0ddc2480794584dcfaa" name="a5ab69ec27492c0ddc2480794584dcfaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab69ec27492c0ddc2480794584dcfaa">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_INCR_WRITE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_INCR_WRITE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a294c38d6256a8c71a3e74a84990a4a40" name="a294c38d6256a8c71a3e74a84990a4a40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a294c38d6256a8c71a3e74a84990a4a40">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_IRQ_QUIET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_IRQ_QUIET_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8255bba2c0f09223d3195386b831e29e" name="a8255bba2c0f09223d3195386b831e29e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8255bba2c0f09223d3195386b831e29e">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_IRQ_QUIET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_IRQ_QUIET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69c44d632503d111686cf4ee9f2b8659" name="a69c44d632503d111686cf4ee9f2b8659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69c44d632503d111686cf4ee9f2b8659">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_IRQ_QUIET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_IRQ_QUIET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa063a0b513f1a4e8b310be499210608d" name="aa063a0b513f1a4e8b310be499210608d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa063a0b513f1a4e8b310be499210608d">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_IRQ_QUIET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_IRQ_QUIET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0ac09aeed6f1752165f3b51f8836901" name="ac0ac09aeed6f1752165f3b51f8836901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0ac09aeed6f1752165f3b51f8836901">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_IRQ_QUIET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_IRQ_QUIET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8898cfa8a9ec183313db52e46fccf12f" name="a8898cfa8a9ec183313db52e46fccf12f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8898cfa8a9ec183313db52e46fccf12f">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9a45b30aac2980d071a2b13b4413427" name="ae9a45b30aac2980d071a2b13b4413427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9a45b30aac2980d071a2b13b4413427">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_READ_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_READ_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a386f2ee2e7fb683423385242c048f0ae" name="a386f2ee2e7fb683423385242c048f0ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a386f2ee2e7fb683423385242c048f0ae">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_READ_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_READ_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf9f5638bf5ac720ec65f502ed480e3a" name="acf9f5638bf5ac720ec65f502ed480e3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf9f5638bf5ac720ec65f502ed480e3a">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_READ_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_READ_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a508568d4a8163238bba2b2bc10d11556" name="a508568d4a8163238bba2b2bc10d11556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a508568d4a8163238bba2b2bc10d11556">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_READ_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_READ_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ca381b42d8a0ba3c9057ad5b9aa9210" name="a3ca381b42d8a0ba3c9057ad5b9aa9210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ca381b42d8a0ba3c9057ad5b9aa9210">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_READ_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_READ_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4208987ffe25ff59412cfdee01ac3307" name="a4208987ffe25ff59412cfdee01ac3307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4208987ffe25ff59412cfdee01ac3307">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76fe6c32f34e003d0ece3babff4ec517" name="a76fe6c32f34e003d0ece3babff4ec517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76fe6c32f34e003d0ece3babff4ec517">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_RING_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_RING_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae99912d9f2e555088bd6bc4f7aebe17f" name="ae99912d9f2e555088bd6bc4f7aebe17f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae99912d9f2e555088bd6bc4f7aebe17f">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_RING_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_RING_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a248fa7c1cab01f12c9ba17b7fb579592" name="a248fa7c1cab01f12c9ba17b7fb579592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a248fa7c1cab01f12c9ba17b7fb579592">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_RING_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_RING_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92ae7e34507a7f673bb425b2190f6b8c" name="a92ae7e34507a7f673bb425b2190f6b8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92ae7e34507a7f673bb425b2190f6b8c">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_RING_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_RING_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa70560de5cc0bf8f97c730e78b246f7" name="afa70560de5cc0bf8f97c730e78b246f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa70560de5cc0bf8f97c730e78b246f7">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_RING_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_RING_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef325960618a8276195415e01b04ead6" name="aef325960618a8276195415e01b04ead6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef325960618a8276195415e01b04ead6">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_RING_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_RING_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accad8f7951bc5b05e0c512601c66b240" name="accad8f7951bc5b05e0c512601c66b240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accad8f7951bc5b05e0c512601c66b240">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_RING_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_RING_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd923e0ff023ee7c090533cac524f30c" name="afd923e0ff023ee7c090533cac524f30c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd923e0ff023ee7c090533cac524f30c">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_RING_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_RING_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad865ddb14aaa871e892e151281d03b3e" name="ad865ddb14aaa871e892e151281d03b3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad865ddb14aaa871e892e151281d03b3e">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_RING_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_RING_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55c4c77fab5d2786d6dd3bd776f2f896" name="a55c4c77fab5d2786d6dd3bd776f2f896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c4c77fab5d2786d6dd3bd776f2f896">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_RING_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_RING_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a145d8f6e5016e26eded673a54849b8b7" name="a145d8f6e5016e26eded673a54849b8b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a145d8f6e5016e26eded673a54849b8b7">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04b6795556af766caa755381b148ed82" name="a04b6795556af766caa755381b148ed82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04b6795556af766caa755381b148ed82">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_SNIFF_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_SNIFF_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9898663f9b2defa0da9dc3c5b25a6621" name="a9898663f9b2defa0da9dc3c5b25a6621"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9898663f9b2defa0da9dc3c5b25a6621">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_SNIFF_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_SNIFF_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51adb3c4247f26a4b7e275309acafbba" name="a51adb3c4247f26a4b7e275309acafbba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51adb3c4247f26a4b7e275309acafbba">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_SNIFF_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_SNIFF_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3faa18e9ed1355cfe4d71e98c560800" name="ae3faa18e9ed1355cfe4d71e98c560800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3faa18e9ed1355cfe4d71e98c560800">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_SNIFF_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_SNIFF_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67a1c768b6cc876a063804ed71d6d9e6" name="a67a1c768b6cc876a063804ed71d6d9e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67a1c768b6cc876a063804ed71d6d9e6">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_SNIFF_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_SNIFF_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac00a4fa001e3991a346488c6c20baae2" name="ac00a4fa001e3991a346488c6c20baae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac00a4fa001e3991a346488c6c20baae2">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_TREQ_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_TREQ_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb819cea5a2319ad8a86cc54c08b8c5d" name="abb819cea5a2319ad8a86cc54c08b8c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb819cea5a2319ad8a86cc54c08b8c5d">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_TREQ_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_TREQ_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6adcac9ca0a6eccbd469d1854c5adb9b" name="a6adcac9ca0a6eccbd469d1854c5adb9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6adcac9ca0a6eccbd469d1854c5adb9b">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_TREQ_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_TREQ_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02b7132629d838cc3b28c95a04847be4" name="a02b7132629d838cc3b28c95a04847be4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b7132629d838cc3b28c95a04847be4">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_TREQ_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_TREQ_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c58188526c2ae36f555dbbf27981090" name="a2c58188526c2ae36f555dbbf27981090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c58188526c2ae36f555dbbf27981090">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_TREQ_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_TREQ_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22b008e2f4220c7807cc3d31a5cc0ed1" name="a22b008e2f4220c7807cc3d31a5cc0ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22b008e2f4220c7807cc3d31a5cc0ed1">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d7620c0cc9fa7e134ea08e8b5c480a3" name="a5d7620c0cc9fa7e134ea08e8b5c480a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d7620c0cc9fa7e134ea08e8b5c480a3">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba4815ab321432a16a50b3271dae5e2f" name="aba4815ab321432a16a50b3271dae5e2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba4815ab321432a16a50b3271dae5e2f">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d7bbeea99b07042a4839314f9879bbb" name="a0d7bbeea99b07042a4839314f9879bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d7bbeea99b07042a4839314f9879bbb">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19ce24c72bac65dc7586c51614621948" name="a19ce24c72bac65dc7586c51614621948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19ce24c72bac65dc7586c51614621948">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a794b6bc9c7e0edee5a7d30a245552ee3" name="a794b6bc9c7e0edee5a7d30a245552ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a794b6bc9c7e0edee5a7d30a245552ee3">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_WRITE_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_WRITE_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3ddbe090c121992731556e8d08edefb" name="aa3ddbe090c121992731556e8d08edefb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3ddbe090c121992731556e8d08edefb">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_WRITE_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_WRITE_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af08eec6df9841530cbe386cc25b58c90" name="af08eec6df9841530cbe386cc25b58c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af08eec6df9841530cbe386cc25b58c90">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_WRITE_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_WRITE_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd5b092b066011cce8d2180a3e8bf4bd" name="afd5b092b066011cce8d2180a3e8bf4bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd5b092b066011cce8d2180a3e8bf4bd">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_WRITE_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_WRITE_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86ba524fd6b17550fcfd1b969f0bfdbc" name="a86ba524fd6b17550fcfd1b969f0bfdbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86ba524fd6b17550fcfd1b969f0bfdbc">&#9670;&#160;</a></span>DMA_CH0_CTRL_TRIG_WRITE_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_CTRL_TRIG_WRITE_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0c555bbb329ee3dc5593f491e1a0ab5" name="aa0c555bbb329ee3dc5593f491e1a0ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0c555bbb329ee3dc5593f491e1a0ab5">&#9670;&#160;</a></span>DMA_CH0_DBG_CTDREQ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_DBG_CTDREQ_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af32775eb2eb77df1c4e768aef39d7aa3" name="af32775eb2eb77df1c4e768aef39d7aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af32775eb2eb77df1c4e768aef39d7aa3">&#9670;&#160;</a></span>DMA_CH0_DBG_CTDREQ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_DBG_CTDREQ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d21d30d42dfc141615f6d72086c2fdf" name="a2d21d30d42dfc141615f6d72086c2fdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d21d30d42dfc141615f6d72086c2fdf">&#9670;&#160;</a></span>DMA_CH0_DBG_CTDREQ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_DBG_CTDREQ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ee7b73972b18d4ca477d0ca57f5dda4" name="a0ee7b73972b18d4ca477d0ca57f5dda4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ee7b73972b18d4ca477d0ca57f5dda4">&#9670;&#160;</a></span>DMA_CH0_DBG_CTDREQ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_DBG_CTDREQ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a959f0c533630d7062943e71cf8802a80" name="a959f0c533630d7062943e71cf8802a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a959f0c533630d7062943e71cf8802a80">&#9670;&#160;</a></span>DMA_CH0_DBG_CTDREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_DBG_CTDREQ_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accb917380ca11690fcded483b80e2dc4" name="accb917380ca11690fcded483b80e2dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accb917380ca11690fcded483b80e2dc4">&#9670;&#160;</a></span>DMA_CH0_DBG_CTDREQ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_DBG_CTDREQ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c1a015d37f78c1e8dd371287024b460" name="a0c1a015d37f78c1e8dd371287024b460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c1a015d37f78c1e8dd371287024b460">&#9670;&#160;</a></span>DMA_CH0_DBG_TCR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_DBG_TCR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee1bda0a624dc4e6edd3039984963d2b" name="aee1bda0a624dc4e6edd3039984963d2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee1bda0a624dc4e6edd3039984963d2b">&#9670;&#160;</a></span>DMA_CH0_DBG_TCR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_DBG_TCR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13f285e70851a71ec45d00c68e28aec4" name="a13f285e70851a71ec45d00c68e28aec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13f285e70851a71ec45d00c68e28aec4">&#9670;&#160;</a></span>DMA_CH0_DBG_TCR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_DBG_TCR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd9b3d65ac54e07ffd50af948dc4c8a5" name="acd9b3d65ac54e07ffd50af948dc4c8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd9b3d65ac54e07ffd50af948dc4c8a5">&#9670;&#160;</a></span>DMA_CH0_DBG_TCR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_DBG_TCR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8047fe461357d5a74888319962f593f" name="af8047fe461357d5a74888319962f593f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8047fe461357d5a74888319962f593f">&#9670;&#160;</a></span>DMA_CH0_DBG_TCR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_DBG_TCR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000804)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61ed3ea31b1e335a7dac1275f7970f3c" name="a61ed3ea31b1e335a7dac1275f7970f3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61ed3ea31b1e335a7dac1275f7970f3c">&#9670;&#160;</a></span>DMA_CH0_DBG_TCR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_DBG_TCR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9badfbd0f51be367284f302833d35c90" name="a9badfbd0f51be367284f302833d35c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9badfbd0f51be367284f302833d35c90">&#9670;&#160;</a></span>DMA_CH0_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0cdfc449c04d3a8925a0dbbecfad1cc" name="ae0cdfc449c04d3a8925a0dbbecfad1cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0cdfc449c04d3a8925a0dbbecfad1cc">&#9670;&#160;</a></span>DMA_CH0_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7df40904f24fadc4548a4648b032dd4" name="ae7df40904f24fadc4548a4648b032dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7df40904f24fadc4548a4648b032dd4">&#9670;&#160;</a></span>DMA_CH0_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b5349e04c59097cd4712a45681009e3" name="a5b5349e04c59097cd4712a45681009e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b5349e04c59097cd4712a45681009e3">&#9670;&#160;</a></span>DMA_CH0_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad308fac25f30da4019a4494999e52a59" name="ad308fac25f30da4019a4494999e52a59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad308fac25f30da4019a4494999e52a59">&#9670;&#160;</a></span>DMA_CH0_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copyright (c) 2024 Raspberry Pi Ltd. </p>
<p>SPDX-License-Identifier: BSD-3-Clause </p>

</div>
</div>
<a id="a5a58ae534fb37dd0e4d8d915ad587b21" name="a5a58ae534fb37dd0e4d8d915ad587b21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a58ae534fb37dd0e4d8d915ad587b21">&#9670;&#160;</a></span>DMA_CH0_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_READ_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af33c1706ac6c228c1c091d6659d64033" name="af33c1706ac6c228c1c091d6659d64033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af33c1706ac6c228c1c091d6659d64033">&#9670;&#160;</a></span>DMA_CH0_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab658c26cc509eb46af123ecfc2cd5d5d" name="ab658c26cc509eb46af123ecfc2cd5d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab658c26cc509eb46af123ecfc2cd5d5d">&#9670;&#160;</a></span>DMA_CH0_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae726a911ef5aaf273e000bc09b7227c3" name="ae726a911ef5aaf273e000bc09b7227c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae726a911ef5aaf273e000bc09b7227c3">&#9670;&#160;</a></span>DMA_CH0_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4e9f8c4c374802171cd86c95d9432a2" name="ac4e9f8c4c374802171cd86c95d9432a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4e9f8c4c374802171cd86c95d9432a2">&#9670;&#160;</a></span>DMA_CH0_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc44d1f5e9d6721452e9272116d7840e" name="abc44d1f5e9d6721452e9272116d7840e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc44d1f5e9d6721452e9272116d7840e">&#9670;&#160;</a></span>DMA_CH0_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4bb3f94c990bb04c4ddfeb6717cd850" name="ad4bb3f94c990bb04c4ddfeb6717cd850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4bb3f94c990bb04c4ddfeb6717cd850">&#9670;&#160;</a></span>DMA_CH0_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_TRANS_COUNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68ef1127a96f4ecc55fc9b41fa487676" name="a68ef1127a96f4ecc55fc9b41fa487676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68ef1127a96f4ecc55fc9b41fa487676">&#9670;&#160;</a></span>DMA_CH0_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08db8f8e0c2b4c6f3b273b756e5f6a2e" name="a08db8f8e0c2b4c6f3b273b756e5f6a2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08db8f8e0c2b4c6f3b273b756e5f6a2e">&#9670;&#160;</a></span>DMA_CH0_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1440ab14408fbb4efcbc80f7f454259e" name="a1440ab14408fbb4efcbc80f7f454259e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1440ab14408fbb4efcbc80f7f454259e">&#9670;&#160;</a></span>DMA_CH0_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9fc6da2e855417cd03bb7f48b11457a" name="ac9fc6da2e855417cd03bb7f48b11457a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9fc6da2e855417cd03bb7f48b11457a">&#9670;&#160;</a></span>DMA_CH0_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3cb2c120a2063a11f5335a11048309e" name="ab3cb2c120a2063a11f5335a11048309e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3cb2c120a2063a11f5335a11048309e">&#9670;&#160;</a></span>DMA_CH0_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbee17b87df8195c1f0c44ffd07ce1bd" name="afbee17b87df8195c1f0c44ffd07ce1bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbee17b87df8195c1f0c44ffd07ce1bd">&#9670;&#160;</a></span>DMA_CH0_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH0_WRITE_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6aa6acf2eca95df491efb9397d18b10" name="ac6aa6acf2eca95df491efb9397d18b10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6aa6acf2eca95df491efb9397d18b10">&#9670;&#160;</a></span>DMA_CH10_AL1_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ebecef92ea94a7fdcb00ecf03f57b75" name="a9ebecef92ea94a7fdcb00ecf03f57b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ebecef92ea94a7fdcb00ecf03f57b75">&#9670;&#160;</a></span>DMA_CH10_AL1_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abaabb3108269ebe22b298bb615765bef" name="abaabb3108269ebe22b298bb615765bef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaabb3108269ebe22b298bb615765bef">&#9670;&#160;</a></span>DMA_CH10_AL1_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a235f3feed17119d17f1acbc640aaf52b" name="a235f3feed17119d17f1acbc640aaf52b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a235f3feed17119d17f1acbc640aaf52b">&#9670;&#160;</a></span>DMA_CH10_AL1_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2939f5e8517658a5dadd4cc7a47bde09" name="a2939f5e8517658a5dadd4cc7a47bde09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2939f5e8517658a5dadd4cc7a47bde09">&#9670;&#160;</a></span>DMA_CH10_AL1_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000290)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47345199648eaf9eae358df867c093d9" name="a47345199648eaf9eae358df867c093d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47345199648eaf9eae358df867c093d9">&#9670;&#160;</a></span>DMA_CH10_AL1_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac60e5819f7d3933c4bd95965ce728ee4" name="ac60e5819f7d3933c4bd95965ce728ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac60e5819f7d3933c4bd95965ce728ee4">&#9670;&#160;</a></span>DMA_CH10_AL1_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46e3d0c599068ebddbda365a9b8d6940" name="a46e3d0c599068ebddbda365a9b8d6940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46e3d0c599068ebddbda365a9b8d6940">&#9670;&#160;</a></span>DMA_CH10_AL1_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c8735dd7970f52283e57eb2014f4f0e" name="a2c8735dd7970f52283e57eb2014f4f0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c8735dd7970f52283e57eb2014f4f0e">&#9670;&#160;</a></span>DMA_CH10_AL1_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01e1ec776c2fbcb41705a3aae9cba8c1" name="a01e1ec776c2fbcb41705a3aae9cba8c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01e1ec776c2fbcb41705a3aae9cba8c1">&#9670;&#160;</a></span>DMA_CH10_AL1_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3745e82ea7c728770ce60f100c4e7608" name="a3745e82ea7c728770ce60f100c4e7608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3745e82ea7c728770ce60f100c4e7608">&#9670;&#160;</a></span>DMA_CH10_AL1_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000294)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa330704bea2933bd2fcb50a00b0f4d23" name="aa330704bea2933bd2fcb50a00b0f4d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa330704bea2933bd2fcb50a00b0f4d23">&#9670;&#160;</a></span>DMA_CH10_AL1_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbbba5b6f3a5c7e4e5944b36223477e2" name="afbbba5b6f3a5c7e4e5944b36223477e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbbba5b6f3a5c7e4e5944b36223477e2">&#9670;&#160;</a></span>DMA_CH10_AL1_TRANS_COUNT_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_TRANS_COUNT_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1a106b186395b031f35c6e5715538f8" name="ab1a106b186395b031f35c6e5715538f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1a106b186395b031f35c6e5715538f8">&#9670;&#160;</a></span>DMA_CH10_AL1_TRANS_COUNT_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_TRANS_COUNT_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf226d8ce1e26f3df3e1eede0650c51d" name="abf226d8ce1e26f3df3e1eede0650c51d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf226d8ce1e26f3df3e1eede0650c51d">&#9670;&#160;</a></span>DMA_CH10_AL1_TRANS_COUNT_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_TRANS_COUNT_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0543b07b97964049c994b6f213323a7" name="ad0543b07b97964049c994b6f213323a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0543b07b97964049c994b6f213323a7">&#9670;&#160;</a></span>DMA_CH10_AL1_TRANS_COUNT_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_TRANS_COUNT_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3907326c874022c738dc4440a358da6" name="ac3907326c874022c738dc4440a358da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3907326c874022c738dc4440a358da6">&#9670;&#160;</a></span>DMA_CH10_AL1_TRANS_COUNT_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_TRANS_COUNT_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000029c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a554c875292a966a70210de309b6eaa74" name="a554c875292a966a70210de309b6eaa74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a554c875292a966a70210de309b6eaa74">&#9670;&#160;</a></span>DMA_CH10_AL1_TRANS_COUNT_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_TRANS_COUNT_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32496069d574b95f324911b7520509e6" name="a32496069d574b95f324911b7520509e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32496069d574b95f324911b7520509e6">&#9670;&#160;</a></span>DMA_CH10_AL1_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85539ba8c4c02d2ef1aec197ee57d852" name="a85539ba8c4c02d2ef1aec197ee57d852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85539ba8c4c02d2ef1aec197ee57d852">&#9670;&#160;</a></span>DMA_CH10_AL1_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba55643e164a9ac70588094420edaf2c" name="aba55643e164a9ac70588094420edaf2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba55643e164a9ac70588094420edaf2c">&#9670;&#160;</a></span>DMA_CH10_AL1_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa81be9d09257d86821782ec1b2479a8a" name="aa81be9d09257d86821782ec1b2479a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa81be9d09257d86821782ec1b2479a8a">&#9670;&#160;</a></span>DMA_CH10_AL1_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d50ed5564b59ed68804792c77f23936" name="a1d50ed5564b59ed68804792c77f23936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d50ed5564b59ed68804792c77f23936">&#9670;&#160;</a></span>DMA_CH10_AL1_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000298)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30c6bcfc2d115c4b0c2890f72345d30e" name="a30c6bcfc2d115c4b0c2890f72345d30e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30c6bcfc2d115c4b0c2890f72345d30e">&#9670;&#160;</a></span>DMA_CH10_AL1_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL1_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e565d245c1409d9994b89b0ee5e8a7c" name="a9e565d245c1409d9994b89b0ee5e8a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e565d245c1409d9994b89b0ee5e8a7c">&#9670;&#160;</a></span>DMA_CH10_AL2_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a591098a20c9342845e9e2083996b7fdf" name="a591098a20c9342845e9e2083996b7fdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a591098a20c9342845e9e2083996b7fdf">&#9670;&#160;</a></span>DMA_CH10_AL2_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ddbff0f6263827c9f1469fa7e1c683c" name="a1ddbff0f6263827c9f1469fa7e1c683c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ddbff0f6263827c9f1469fa7e1c683c">&#9670;&#160;</a></span>DMA_CH10_AL2_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54f5847c0880d41b26f853c6f55a5279" name="a54f5847c0880d41b26f853c6f55a5279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54f5847c0880d41b26f853c6f55a5279">&#9670;&#160;</a></span>DMA_CH10_AL2_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b35e5efde596ada008dff740f814e6c" name="a9b35e5efde596ada008dff740f814e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b35e5efde596ada008dff740f814e6c">&#9670;&#160;</a></span>DMA_CH10_AL2_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002a0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae271f577ca41a847be95b3b4d193af53" name="ae271f577ca41a847be95b3b4d193af53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae271f577ca41a847be95b3b4d193af53">&#9670;&#160;</a></span>DMA_CH10_AL2_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3860834c3ef239ade1c7f3daa308590f" name="a3860834c3ef239ade1c7f3daa308590f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3860834c3ef239ade1c7f3daa308590f">&#9670;&#160;</a></span>DMA_CH10_AL2_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68d2741e66a2957cd59639d4757a4165" name="a68d2741e66a2957cd59639d4757a4165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68d2741e66a2957cd59639d4757a4165">&#9670;&#160;</a></span>DMA_CH10_AL2_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51b6e7206f899dcb893cca943ea538c7" name="a51b6e7206f899dcb893cca943ea538c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51b6e7206f899dcb893cca943ea538c7">&#9670;&#160;</a></span>DMA_CH10_AL2_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafb6893f3d93ebe579df11f74950f4e8" name="aafb6893f3d93ebe579df11f74950f4e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb6893f3d93ebe579df11f74950f4e8">&#9670;&#160;</a></span>DMA_CH10_AL2_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a641654eeaae3edc9d867ea18b2923a96" name="a641654eeaae3edc9d867ea18b2923a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a641654eeaae3edc9d867ea18b2923a96">&#9670;&#160;</a></span>DMA_CH10_AL2_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002a8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a331273d2675cc65e8b57a563d95aa532" name="a331273d2675cc65e8b57a563d95aa532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a331273d2675cc65e8b57a563d95aa532">&#9670;&#160;</a></span>DMA_CH10_AL2_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77d40fd6a9a328501d035c87b4b9b69b" name="a77d40fd6a9a328501d035c87b4b9b69b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77d40fd6a9a328501d035c87b4b9b69b">&#9670;&#160;</a></span>DMA_CH10_AL2_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accf0d4624aa4272caf9029187c2d70fd" name="accf0d4624aa4272caf9029187c2d70fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accf0d4624aa4272caf9029187c2d70fd">&#9670;&#160;</a></span>DMA_CH10_AL2_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b6f425ae16b1ae0a26026a3056efcaf" name="a5b6f425ae16b1ae0a26026a3056efcaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b6f425ae16b1ae0a26026a3056efcaf">&#9670;&#160;</a></span>DMA_CH10_AL2_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ae90c91b476fa38a376282c63a76cd7" name="a4ae90c91b476fa38a376282c63a76cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ae90c91b476fa38a376282c63a76cd7">&#9670;&#160;</a></span>DMA_CH10_AL2_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a276accbe9629ab45f377d346d7572647" name="a276accbe9629ab45f377d346d7572647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a276accbe9629ab45f377d346d7572647">&#9670;&#160;</a></span>DMA_CH10_AL2_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002a4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5c0fc5aeff7bd05a3c3c731d16b8b25" name="ae5c0fc5aeff7bd05a3c3c731d16b8b25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5c0fc5aeff7bd05a3c3c731d16b8b25">&#9670;&#160;</a></span>DMA_CH10_AL2_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf7faab5a45f1499962ab47299718ddd" name="abf7faab5a45f1499962ab47299718ddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf7faab5a45f1499962ab47299718ddd">&#9670;&#160;</a></span>DMA_CH10_AL2_WRITE_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_WRITE_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a815fbe8d75d6e678a5029838c7cee942" name="a815fbe8d75d6e678a5029838c7cee942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a815fbe8d75d6e678a5029838c7cee942">&#9670;&#160;</a></span>DMA_CH10_AL2_WRITE_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_WRITE_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a642f6048406748fb2a74b10c221da6ef" name="a642f6048406748fb2a74b10c221da6ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a642f6048406748fb2a74b10c221da6ef">&#9670;&#160;</a></span>DMA_CH10_AL2_WRITE_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_WRITE_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68bcad2f2177473c21283070ed52830b" name="a68bcad2f2177473c21283070ed52830b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68bcad2f2177473c21283070ed52830b">&#9670;&#160;</a></span>DMA_CH10_AL2_WRITE_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_WRITE_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42df2a077aaf8a198e231f801dc0af38" name="a42df2a077aaf8a198e231f801dc0af38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42df2a077aaf8a198e231f801dc0af38">&#9670;&#160;</a></span>DMA_CH10_AL2_WRITE_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_WRITE_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002ac)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78952f3d539d8d9cd32b1e437a45f673" name="a78952f3d539d8d9cd32b1e437a45f673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78952f3d539d8d9cd32b1e437a45f673">&#9670;&#160;</a></span>DMA_CH10_AL2_WRITE_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL2_WRITE_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99588da8a83bedc9d4c6788700c9a8c7" name="a99588da8a83bedc9d4c6788700c9a8c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99588da8a83bedc9d4c6788700c9a8c7">&#9670;&#160;</a></span>DMA_CH10_AL3_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6826b887763ac1bae0b77276d354ce0" name="ad6826b887763ac1bae0b77276d354ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6826b887763ac1bae0b77276d354ce0">&#9670;&#160;</a></span>DMA_CH10_AL3_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af776685cedbd03e049788fe0f5df1b95" name="af776685cedbd03e049788fe0f5df1b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af776685cedbd03e049788fe0f5df1b95">&#9670;&#160;</a></span>DMA_CH10_AL3_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1df433447b31313b89245e1129e3ba96" name="a1df433447b31313b89245e1129e3ba96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1df433447b31313b89245e1129e3ba96">&#9670;&#160;</a></span>DMA_CH10_AL3_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cbd41f9f816f254a611edf0b4e41dc8" name="a4cbd41f9f816f254a611edf0b4e41dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cbd41f9f816f254a611edf0b4e41dc8">&#9670;&#160;</a></span>DMA_CH10_AL3_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002b0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0c67efe65233c66a9ce06e21b911ad0" name="ab0c67efe65233c66a9ce06e21b911ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0c67efe65233c66a9ce06e21b911ad0">&#9670;&#160;</a></span>DMA_CH10_AL3_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a588746c7085084b3b0797c735c1878f8" name="a588746c7085084b3b0797c735c1878f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588746c7085084b3b0797c735c1878f8">&#9670;&#160;</a></span>DMA_CH10_AL3_READ_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_READ_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae803fdaa4188fca21a899ab23ee61f80" name="ae803fdaa4188fca21a899ab23ee61f80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae803fdaa4188fca21a899ab23ee61f80">&#9670;&#160;</a></span>DMA_CH10_AL3_READ_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_READ_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30cfeeb045840f825070381255ce1c81" name="a30cfeeb045840f825070381255ce1c81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30cfeeb045840f825070381255ce1c81">&#9670;&#160;</a></span>DMA_CH10_AL3_READ_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_READ_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a861e27f51b9f6e9a66e66e89a644a978" name="a861e27f51b9f6e9a66e66e89a644a978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a861e27f51b9f6e9a66e66e89a644a978">&#9670;&#160;</a></span>DMA_CH10_AL3_READ_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_READ_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d8bebfa639fe0606921c4eb51bb4dc9" name="a2d8bebfa639fe0606921c4eb51bb4dc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d8bebfa639fe0606921c4eb51bb4dc9">&#9670;&#160;</a></span>DMA_CH10_AL3_READ_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_READ_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002bc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1534ae18162370d7817e6ff68e3b64b1" name="a1534ae18162370d7817e6ff68e3b64b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1534ae18162370d7817e6ff68e3b64b1">&#9670;&#160;</a></span>DMA_CH10_AL3_READ_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_READ_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2be6c8ee4a8237f98a6b14d152a40540" name="a2be6c8ee4a8237f98a6b14d152a40540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2be6c8ee4a8237f98a6b14d152a40540">&#9670;&#160;</a></span>DMA_CH10_AL3_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa88a65548cd8174c9cf3c2a39ba66fe" name="aaa88a65548cd8174c9cf3c2a39ba66fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa88a65548cd8174c9cf3c2a39ba66fe">&#9670;&#160;</a></span>DMA_CH10_AL3_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1ce9259ce2135acbe6b6b71e88e5adc" name="aa1ce9259ce2135acbe6b6b71e88e5adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1ce9259ce2135acbe6b6b71e88e5adc">&#9670;&#160;</a></span>DMA_CH10_AL3_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab57f54add26861dfbca5acfe3c7bd278" name="ab57f54add26861dfbca5acfe3c7bd278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab57f54add26861dfbca5acfe3c7bd278">&#9670;&#160;</a></span>DMA_CH10_AL3_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8575497a932918320912bbd509907578" name="a8575497a932918320912bbd509907578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8575497a932918320912bbd509907578">&#9670;&#160;</a></span>DMA_CH10_AL3_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002b8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5609fb87f3ef918b7420c1ab7c2a464" name="aa5609fb87f3ef918b7420c1ab7c2a464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5609fb87f3ef918b7420c1ab7c2a464">&#9670;&#160;</a></span>DMA_CH10_AL3_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4f88a129210a25eeabbd9f221f32d5b" name="ac4f88a129210a25eeabbd9f221f32d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4f88a129210a25eeabbd9f221f32d5b">&#9670;&#160;</a></span>DMA_CH10_AL3_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14c220b10fd955287a989e05e337e228" name="a14c220b10fd955287a989e05e337e228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14c220b10fd955287a989e05e337e228">&#9670;&#160;</a></span>DMA_CH10_AL3_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae139dae11df8432fcf82000b08d3ea45" name="ae139dae11df8432fcf82000b08d3ea45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae139dae11df8432fcf82000b08d3ea45">&#9670;&#160;</a></span>DMA_CH10_AL3_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa553400b6a2458b3d8f32cc6d523f61a" name="aa553400b6a2458b3d8f32cc6d523f61a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa553400b6a2458b3d8f32cc6d523f61a">&#9670;&#160;</a></span>DMA_CH10_AL3_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88963b600280e4f0cb038378ca65ddd7" name="a88963b600280e4f0cb038378ca65ddd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88963b600280e4f0cb038378ca65ddd7">&#9670;&#160;</a></span>DMA_CH10_AL3_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002b4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82a794f29ee68436f222a48f7dfc5b98" name="a82a794f29ee68436f222a48f7dfc5b98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82a794f29ee68436f222a48f7dfc5b98">&#9670;&#160;</a></span>DMA_CH10_AL3_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_AL3_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9133d7d87efa5f9683e73ea8353135f4" name="a9133d7d87efa5f9683e73ea8353135f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9133d7d87efa5f9683e73ea8353135f4">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_AHB_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_AHB_ERROR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b4117a3853037a6c35c7d93fc95172e" name="a1b4117a3853037a6c35c7d93fc95172e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b4117a3853037a6c35c7d93fc95172e">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_AHB_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_AHB_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fcaaa7d4c636205a32584f31b3063fa" name="a7fcaaa7d4c636205a32584f31b3063fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fcaaa7d4c636205a32584f31b3063fa">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_AHB_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_AHB_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe1f4915d62323d88102bdf586fdb8e6" name="abe1f4915d62323d88102bdf586fdb8e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe1f4915d62323d88102bdf586fdb8e6">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_AHB_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_AHB_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebfe3dfc54e530d80c1c223d4dcc4465" name="aebfe3dfc54e530d80c1c223d4dcc4465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebfe3dfc54e530d80c1c223d4dcc4465">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_AHB_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_AHB_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af884b29747a948f3715e3c56efa1601b" name="af884b29747a948f3715e3c56efa1601b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af884b29747a948f3715e3c56efa1601b">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a657c48c0a3479d7e12b81884d629ed0a" name="a657c48c0a3479d7e12b81884d629ed0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a657c48c0a3479d7e12b81884d629ed0a">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_BSWAP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_BSWAP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c0487fe7d26a9a59978b4d4fedb58ec" name="a2c0487fe7d26a9a59978b4d4fedb58ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c0487fe7d26a9a59978b4d4fedb58ec">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_BSWAP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_BSWAP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7b1c0815ff9ff5e0f8a9d92fa2dd2ff" name="ad7b1c0815ff9ff5e0f8a9d92fa2dd2ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7b1c0815ff9ff5e0f8a9d92fa2dd2ff">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_BSWAP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_BSWAP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a056a22223f219215bd64e7c802744721" name="a056a22223f219215bd64e7c802744721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a056a22223f219215bd64e7c802744721">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_BSWAP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_BSWAP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3c2a1d0f3ec23f933bc1c4b156af16b" name="af3c2a1d0f3ec23f933bc1c4b156af16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3c2a1d0f3ec23f933bc1c4b156af16b">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_BSWAP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_BSWAP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96c5fbd045cac182d973d3bfe0ea0019" name="a96c5fbd045cac182d973d3bfe0ea0019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96c5fbd045cac182d973d3bfe0ea0019">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_BUSY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_BUSY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2012a92c90b94525bbb1a9ee5beeed05" name="a2012a92c90b94525bbb1a9ee5beeed05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2012a92c90b94525bbb1a9ee5beeed05">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_BUSY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_BUSY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87f5f56393c24fdeb4626af0e1c99743" name="a87f5f56393c24fdeb4626af0e1c99743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87f5f56393c24fdeb4626af0e1c99743">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_BUSY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_BUSY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abed2642bfb93d6903dd4994069fa3610" name="abed2642bfb93d6903dd4994069fa3610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed2642bfb93d6903dd4994069fa3610">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_BUSY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_BUSY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a250b2ee42b4a77ef3d6b62223d67a9f6" name="a250b2ee42b4a77ef3d6b62223d67a9f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a250b2ee42b4a77ef3d6b62223d67a9f6">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_BUSY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_BUSY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44abcf4ae58d9571aa66466141e54b29" name="a44abcf4ae58d9571aa66466141e54b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44abcf4ae58d9571aa66466141e54b29">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_CHAIN_TO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_CHAIN_TO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e9cd8d28f52c20a4c0e6f0e3f5a1a34" name="a7e9cd8d28f52c20a4c0e6f0e3f5a1a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e9cd8d28f52c20a4c0e6f0e3f5a1a34">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_CHAIN_TO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_CHAIN_TO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf534fa0486c7eea6d5c959a68c500dc" name="abf534fa0486c7eea6d5c959a68c500dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf534fa0486c7eea6d5c959a68c500dc">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_CHAIN_TO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_CHAIN_TO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a786d5faa678a447e1416f51a15f02806" name="a786d5faa678a447e1416f51a15f02806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a786d5faa678a447e1416f51a15f02806">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_CHAIN_TO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_CHAIN_TO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82f12efcb4128e52e544a02f7bbf254f" name="a82f12efcb4128e52e544a02f7bbf254f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82f12efcb4128e52e544a02f7bbf254f">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_CHAIN_TO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_CHAIN_TO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6087a0e49674da5adfa3c246e781c707" name="a6087a0e49674da5adfa3c246e781c707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6087a0e49674da5adfa3c246e781c707">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_DATA_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_DATA_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fed1d8b523576ced6d8ad24d8db3e33" name="a2fed1d8b523576ced6d8ad24d8db3e33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fed1d8b523576ced6d8ad24d8db3e33">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_DATA_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_DATA_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5928856c2b5d7432901d840fcf35cfc0" name="a5928856c2b5d7432901d840fcf35cfc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5928856c2b5d7432901d840fcf35cfc0">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_DATA_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_DATA_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a618af2cfe3955c263d364678d0e4a578" name="a618af2cfe3955c263d364678d0e4a578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a618af2cfe3955c263d364678d0e4a578">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_DATA_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_DATA_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb2e13da6ee06fcae44b05c12d6d4a00" name="acb2e13da6ee06fcae44b05c12d6d4a00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb2e13da6ee06fcae44b05c12d6d4a00">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_DATA_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_DATA_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a090f2e94a950653eff9965c1221d2968" name="a090f2e94a950653eff9965c1221d2968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a090f2e94a950653eff9965c1221d2968">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa326dd3c15e1a6ba39aa3ad2fae1f49a" name="aa326dd3c15e1a6ba39aa3ad2fae1f49a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa326dd3c15e1a6ba39aa3ad2fae1f49a">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7dd2a58bbb4259aa786c3a5089d26b29" name="a7dd2a58bbb4259aa786c3a5089d26b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dd2a58bbb4259aa786c3a5089d26b29">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35480c44c8350327fa78f665e2d39899" name="a35480c44c8350327fa78f665e2d39899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35480c44c8350327fa78f665e2d39899">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f34b71afadcf1c9477306993cd4c14e" name="a3f34b71afadcf1c9477306993cd4c14e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f34b71afadcf1c9477306993cd4c14e">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c35d8b638669fc553b3cbf271b48dad" name="a4c35d8b638669fc553b3cbf271b48dad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c35d8b638669fc553b3cbf271b48dad">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e8496b8ee6df33222cc75199d172d2f" name="a5e8496b8ee6df33222cc75199d172d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e8496b8ee6df33222cc75199d172d2f">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a941e33984095522a2b78704709847dfa" name="a941e33984095522a2b78704709847dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a941e33984095522a2b78704709847dfa">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1215f6f1f57fa159e21e582e2bd6ec65" name="a1215f6f1f57fa159e21e582e2bd6ec65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1215f6f1f57fa159e21e582e2bd6ec65">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2d99d97e758e29731abe05d4f3d9869" name="ac2d99d97e758e29731abe05d4f3d9869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2d99d97e758e29731abe05d4f3d9869">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeed895a8c41115227e50d58dc78fc73b" name="aeed895a8c41115227e50d58dc78fc73b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeed895a8c41115227e50d58dc78fc73b">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0da86a32b821d6024ffdc81542bfda7c" name="a0da86a32b821d6024ffdc81542bfda7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0da86a32b821d6024ffdc81542bfda7c">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cf05f2c4deb7bc3c0b58808e400f224" name="a3cf05f2c4deb7bc3c0b58808e400f224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cf05f2c4deb7bc3c0b58808e400f224">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_HIGH_PRIORITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7ea1ecdb699f1f530f1eb6201d3c919" name="ae7ea1ecdb699f1f530f1eb6201d3c919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7ea1ecdb699f1f530f1eb6201d3c919">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_INCR_READ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_INCR_READ_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade04b8f10d3e1f93107c0612a51e0d21" name="ade04b8f10d3e1f93107c0612a51e0d21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade04b8f10d3e1f93107c0612a51e0d21">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_INCR_READ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_INCR_READ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c6f99bbfbc1efdf8cd4b6ff04637df1" name="a0c6f99bbfbc1efdf8cd4b6ff04637df1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c6f99bbfbc1efdf8cd4b6ff04637df1">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_INCR_READ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_INCR_READ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2165149cc63b1fbf246e3e02f35848e5" name="a2165149cc63b1fbf246e3e02f35848e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2165149cc63b1fbf246e3e02f35848e5">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_INCR_READ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_INCR_READ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0ba5922ab4b70352c56588ca3c39404" name="ad0ba5922ab4b70352c56588ca3c39404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0ba5922ab4b70352c56588ca3c39404">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_INCR_READ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_INCR_READ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d12cee1d6f19c7b7a0224332eede91f" name="a1d12cee1d6f19c7b7a0224332eede91f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d12cee1d6f19c7b7a0224332eede91f">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_INCR_WRITE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_INCR_WRITE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85fafc26191422e867dc610638fa9e32" name="a85fafc26191422e867dc610638fa9e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85fafc26191422e867dc610638fa9e32">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_INCR_WRITE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_INCR_WRITE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a599594abc8eac41443f964505a12862e" name="a599594abc8eac41443f964505a12862e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a599594abc8eac41443f964505a12862e">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_INCR_WRITE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_INCR_WRITE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac60cb77814006fc99de4d657e83f1e9b" name="ac60cb77814006fc99de4d657e83f1e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac60cb77814006fc99de4d657e83f1e9b">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_INCR_WRITE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_INCR_WRITE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1fc0faa9a6b55d5b3784846afd950b4" name="af1fc0faa9a6b55d5b3784846afd950b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1fc0faa9a6b55d5b3784846afd950b4">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_INCR_WRITE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_INCR_WRITE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0401b98a6bc4ae6088c3ca5c1f2ad2d9" name="a0401b98a6bc4ae6088c3ca5c1f2ad2d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0401b98a6bc4ae6088c3ca5c1f2ad2d9">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_IRQ_QUIET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_IRQ_QUIET_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac357035c2a7901acb5b4fdcc8c21225b" name="ac357035c2a7901acb5b4fdcc8c21225b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac357035c2a7901acb5b4fdcc8c21225b">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_IRQ_QUIET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_IRQ_QUIET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6197075ab3a6730a76204602b57c622" name="af6197075ab3a6730a76204602b57c622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6197075ab3a6730a76204602b57c622">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_IRQ_QUIET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_IRQ_QUIET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7b5219928e19a864b37226d0689f7aa" name="ac7b5219928e19a864b37226d0689f7aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7b5219928e19a864b37226d0689f7aa">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_IRQ_QUIET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_IRQ_QUIET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4086947ca7a33f105b4f0cdffc283aa" name="ac4086947ca7a33f105b4f0cdffc283aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4086947ca7a33f105b4f0cdffc283aa">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_IRQ_QUIET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_IRQ_QUIET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32d856dc7203ea746445a1016722041a" name="a32d856dc7203ea746445a1016722041a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32d856dc7203ea746445a1016722041a">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000028c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae35256891a0e49aba85f65e74b0a7a34" name="ae35256891a0e49aba85f65e74b0a7a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae35256891a0e49aba85f65e74b0a7a34">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_READ_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_READ_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5ff973a8e5d47cae82afa50a0eab813" name="af5ff973a8e5d47cae82afa50a0eab813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5ff973a8e5d47cae82afa50a0eab813">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_READ_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_READ_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb3edc2f778c4ba2e41975826aa1a298" name="aeb3edc2f778c4ba2e41975826aa1a298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3edc2f778c4ba2e41975826aa1a298">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_READ_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_READ_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a784cbbf7154612bd8fce9dd1da71d2ea" name="a784cbbf7154612bd8fce9dd1da71d2ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a784cbbf7154612bd8fce9dd1da71d2ea">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_READ_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_READ_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4feaf36a33f622dc78f2858698c8d136" name="a4feaf36a33f622dc78f2858698c8d136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4feaf36a33f622dc78f2858698c8d136">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_READ_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_READ_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6afa8fa2435a29bb2548d9a072ee6f1a" name="a6afa8fa2435a29bb2548d9a072ee6f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6afa8fa2435a29bb2548d9a072ee6f1a">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0717bab8ac69b87a04f56ded32eb111d" name="a0717bab8ac69b87a04f56ded32eb111d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0717bab8ac69b87a04f56ded32eb111d">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_RING_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_RING_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8246386ee58418a28eb9b59c1f96574c" name="a8246386ee58418a28eb9b59c1f96574c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8246386ee58418a28eb9b59c1f96574c">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_RING_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_RING_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dfaf14ecf7cb63c7e03a84d5f52186c" name="a9dfaf14ecf7cb63c7e03a84d5f52186c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dfaf14ecf7cb63c7e03a84d5f52186c">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_RING_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_RING_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a53b0db6dc45a207e599594dd176c30" name="a6a53b0db6dc45a207e599594dd176c30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a53b0db6dc45a207e599594dd176c30">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_RING_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_RING_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee1785cef3f1c6370abb91e5e0a4fa77" name="aee1785cef3f1c6370abb91e5e0a4fa77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee1785cef3f1c6370abb91e5e0a4fa77">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_RING_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_RING_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90f95ccfa76f170d6a15e37dfb1a060a" name="a90f95ccfa76f170d6a15e37dfb1a060a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f95ccfa76f170d6a15e37dfb1a060a">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_RING_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_RING_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bd48985fb6c5ad8f9c0d54df52791ba" name="a0bd48985fb6c5ad8f9c0d54df52791ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bd48985fb6c5ad8f9c0d54df52791ba">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_RING_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_RING_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06134abe187d79ba2d93abdfa4092176" name="a06134abe187d79ba2d93abdfa4092176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06134abe187d79ba2d93abdfa4092176">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_RING_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_RING_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab93158bdc1e8b939e758ff9548f4d31f" name="ab93158bdc1e8b939e758ff9548f4d31f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab93158bdc1e8b939e758ff9548f4d31f">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_RING_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_RING_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aceec1390aa2014c3c6ddcf67fd7309b6" name="aceec1390aa2014c3c6ddcf67fd7309b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceec1390aa2014c3c6ddcf67fd7309b6">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_RING_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_RING_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a865317c0bb9154ca10b032102132ab07" name="a865317c0bb9154ca10b032102132ab07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a865317c0bb9154ca10b032102132ab07">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcbb876793e9d535317b1dc18a408bee" name="abcbb876793e9d535317b1dc18a408bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcbb876793e9d535317b1dc18a408bee">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_SNIFF_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_SNIFF_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67656f3421abeec7a9d173909e3c54a2" name="a67656f3421abeec7a9d173909e3c54a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67656f3421abeec7a9d173909e3c54a2">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_SNIFF_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_SNIFF_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abeb7e86ccc346d05e1dab6fbec44f563" name="abeb7e86ccc346d05e1dab6fbec44f563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeb7e86ccc346d05e1dab6fbec44f563">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_SNIFF_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_SNIFF_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bbcbb95fece7221d7f45e3b46476d33" name="a9bbcbb95fece7221d7f45e3b46476d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bbcbb95fece7221d7f45e3b46476d33">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_SNIFF_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_SNIFF_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38470248fc1c5beb8d14e9d24d1d24b6" name="a38470248fc1c5beb8d14e9d24d1d24b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38470248fc1c5beb8d14e9d24d1d24b6">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_SNIFF_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_SNIFF_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bf448d98a79262ff8c9234b58b29153" name="a7bf448d98a79262ff8c9234b58b29153"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bf448d98a79262ff8c9234b58b29153">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_TREQ_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_TREQ_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1f84a7aa1ddf986826cb4479667cb25" name="aa1f84a7aa1ddf986826cb4479667cb25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f84a7aa1ddf986826cb4479667cb25">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_TREQ_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_TREQ_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc10c010f6b9c7284f649d5804e0be77" name="acc10c010f6b9c7284f649d5804e0be77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc10c010f6b9c7284f649d5804e0be77">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_TREQ_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_TREQ_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dd3fcea77d4e9d683b9c7234f83c628" name="a0dd3fcea77d4e9d683b9c7234f83c628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dd3fcea77d4e9d683b9c7234f83c628">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_TREQ_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_TREQ_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0299ae7dbd51500b62a5372f80defc37" name="a0299ae7dbd51500b62a5372f80defc37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0299ae7dbd51500b62a5372f80defc37">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_TREQ_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_TREQ_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b77ecd62c94af6028cce8723f0d388c" name="a9b77ecd62c94af6028cce8723f0d388c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b77ecd62c94af6028cce8723f0d388c">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4302bd7119fc9be1dc830dac781b568b" name="a4302bd7119fc9be1dc830dac781b568b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4302bd7119fc9be1dc830dac781b568b">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3f0ae24f1f4d8632322eb960cf0066f" name="af3f0ae24f1f4d8632322eb960cf0066f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3f0ae24f1f4d8632322eb960cf0066f">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5086d64792add290995363ef9016d553" name="a5086d64792add290995363ef9016d553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5086d64792add290995363ef9016d553">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2326e8938efc19ac545c1bc542ab84b" name="ac2326e8938efc19ac545c1bc542ab84b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2326e8938efc19ac545c1bc542ab84b">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17902e27c3c631481b28e684da1add9c" name="a17902e27c3c631481b28e684da1add9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17902e27c3c631481b28e684da1add9c">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_WRITE_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_WRITE_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b20362fa6da45df3b457ef42202ed0d" name="a6b20362fa6da45df3b457ef42202ed0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b20362fa6da45df3b457ef42202ed0d">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_WRITE_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_WRITE_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af778086dc37f54fe4aff06d04c032625" name="af778086dc37f54fe4aff06d04c032625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af778086dc37f54fe4aff06d04c032625">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_WRITE_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_WRITE_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a046036981e52f0280a5041a0e36f8298" name="a046036981e52f0280a5041a0e36f8298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a046036981e52f0280a5041a0e36f8298">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_WRITE_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_WRITE_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff911144b8875c3e05df72d3d2080669" name="aff911144b8875c3e05df72d3d2080669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff911144b8875c3e05df72d3d2080669">&#9670;&#160;</a></span>DMA_CH10_CTRL_TRIG_WRITE_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_CTRL_TRIG_WRITE_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a932819246bab6b9c4e6ff3b6563372d3" name="a932819246bab6b9c4e6ff3b6563372d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a932819246bab6b9c4e6ff3b6563372d3">&#9670;&#160;</a></span>DMA_CH10_DBG_CTDREQ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_DBG_CTDREQ_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40010989a4b2f0024867933cd4e98db6" name="a40010989a4b2f0024867933cd4e98db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40010989a4b2f0024867933cd4e98db6">&#9670;&#160;</a></span>DMA_CH10_DBG_CTDREQ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_DBG_CTDREQ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a587e9eca48ac8124056573ec5b634328" name="a587e9eca48ac8124056573ec5b634328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a587e9eca48ac8124056573ec5b634328">&#9670;&#160;</a></span>DMA_CH10_DBG_CTDREQ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_DBG_CTDREQ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51758fb3f1fef028e96a8b8f72bfe209" name="a51758fb3f1fef028e96a8b8f72bfe209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51758fb3f1fef028e96a8b8f72bfe209">&#9670;&#160;</a></span>DMA_CH10_DBG_CTDREQ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_DBG_CTDREQ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe5ab989cfdcb1bc36eb490892c70daf" name="afe5ab989cfdcb1bc36eb490892c70daf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe5ab989cfdcb1bc36eb490892c70daf">&#9670;&#160;</a></span>DMA_CH10_DBG_CTDREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_DBG_CTDREQ_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000a80)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03f7a4d4c78b53eaf04fbb3c71372ec8" name="a03f7a4d4c78b53eaf04fbb3c71372ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03f7a4d4c78b53eaf04fbb3c71372ec8">&#9670;&#160;</a></span>DMA_CH10_DBG_CTDREQ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_DBG_CTDREQ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ec98441d38164eac7c6834da859f0e1" name="a8ec98441d38164eac7c6834da859f0e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ec98441d38164eac7c6834da859f0e1">&#9670;&#160;</a></span>DMA_CH10_DBG_TCR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_DBG_TCR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1664150a900a865c9eef8b7d34767025" name="a1664150a900a865c9eef8b7d34767025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1664150a900a865c9eef8b7d34767025">&#9670;&#160;</a></span>DMA_CH10_DBG_TCR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_DBG_TCR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e0f6dc8df92d0cd0e7c27adc22b2d68" name="a2e0f6dc8df92d0cd0e7c27adc22b2d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e0f6dc8df92d0cd0e7c27adc22b2d68">&#9670;&#160;</a></span>DMA_CH10_DBG_TCR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_DBG_TCR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c5f9bc4d6e1a994a6a2d99527b96782" name="a0c5f9bc4d6e1a994a6a2d99527b96782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c5f9bc4d6e1a994a6a2d99527b96782">&#9670;&#160;</a></span>DMA_CH10_DBG_TCR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_DBG_TCR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a449a27d6dbd58530bad96414c15069d2" name="a449a27d6dbd58530bad96414c15069d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a449a27d6dbd58530bad96414c15069d2">&#9670;&#160;</a></span>DMA_CH10_DBG_TCR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_DBG_TCR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000a84)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92ca9af637c298f99d9a1d3af577e010" name="a92ca9af637c298f99d9a1d3af577e010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92ca9af637c298f99d9a1d3af577e010">&#9670;&#160;</a></span>DMA_CH10_DBG_TCR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_DBG_TCR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14bb7ccf2dd7bfede895bcd57e7e4344" name="a14bb7ccf2dd7bfede895bcd57e7e4344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14bb7ccf2dd7bfede895bcd57e7e4344">&#9670;&#160;</a></span>DMA_CH10_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6ab9231948dbefdf8ec74dec0945d2a" name="ad6ab9231948dbefdf8ec74dec0945d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6ab9231948dbefdf8ec74dec0945d2a">&#9670;&#160;</a></span>DMA_CH10_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6638a1e90f146273bd2f6c65797d19a" name="ac6638a1e90f146273bd2f6c65797d19a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6638a1e90f146273bd2f6c65797d19a">&#9670;&#160;</a></span>DMA_CH10_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bd29b9ce148c193c65cf3faa1b56af2" name="a5bd29b9ce148c193c65cf3faa1b56af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd29b9ce148c193c65cf3faa1b56af2">&#9670;&#160;</a></span>DMA_CH10_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ee697e9749885e09a8df6ff4c1f0ad5" name="a8ee697e9749885e09a8df6ff4c1f0ad5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ee697e9749885e09a8df6ff4c1f0ad5">&#9670;&#160;</a></span>DMA_CH10_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000280)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb92678c5e7af10b739d41dc59ab89f6" name="afb92678c5e7af10b739d41dc59ab89f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb92678c5e7af10b739d41dc59ab89f6">&#9670;&#160;</a></span>DMA_CH10_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_READ_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5961863820fb04e5074a4d42d976cd80" name="a5961863820fb04e5074a4d42d976cd80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5961863820fb04e5074a4d42d976cd80">&#9670;&#160;</a></span>DMA_CH10_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f692a0c8959e1b307f14039626533fb" name="a9f692a0c8959e1b307f14039626533fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f692a0c8959e1b307f14039626533fb">&#9670;&#160;</a></span>DMA_CH10_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af40967a0c0f63212ae36aa296426ec49" name="af40967a0c0f63212ae36aa296426ec49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af40967a0c0f63212ae36aa296426ec49">&#9670;&#160;</a></span>DMA_CH10_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2312246ce5ca11c777396a7c49cab437" name="a2312246ce5ca11c777396a7c49cab437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2312246ce5ca11c777396a7c49cab437">&#9670;&#160;</a></span>DMA_CH10_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c01f2a4ded8da02e4a76b615c6cbba5" name="a6c01f2a4ded8da02e4a76b615c6cbba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c01f2a4ded8da02e4a76b615c6cbba5">&#9670;&#160;</a></span>DMA_CH10_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000288)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d033a30c5ad1158badc466303e5f66a" name="a0d033a30c5ad1158badc466303e5f66a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d033a30c5ad1158badc466303e5f66a">&#9670;&#160;</a></span>DMA_CH10_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_TRANS_COUNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5608920cdcdff2c430b38a729d1e595" name="aa5608920cdcdff2c430b38a729d1e595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5608920cdcdff2c430b38a729d1e595">&#9670;&#160;</a></span>DMA_CH10_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef7d13ae7f92290a01a8656711b301e5" name="aef7d13ae7f92290a01a8656711b301e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef7d13ae7f92290a01a8656711b301e5">&#9670;&#160;</a></span>DMA_CH10_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b13889706c6ef3125909780db619685" name="a7b13889706c6ef3125909780db619685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b13889706c6ef3125909780db619685">&#9670;&#160;</a></span>DMA_CH10_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91ad5aee2baceb739c19ce037a320424" name="a91ad5aee2baceb739c19ce037a320424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91ad5aee2baceb739c19ce037a320424">&#9670;&#160;</a></span>DMA_CH10_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86d4fa966cc9897f9be0a44c2d9689e3" name="a86d4fa966cc9897f9be0a44c2d9689e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86d4fa966cc9897f9be0a44c2d9689e3">&#9670;&#160;</a></span>DMA_CH10_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000284)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14c448a89cee58199adc600345e08d80" name="a14c448a89cee58199adc600345e08d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14c448a89cee58199adc600345e08d80">&#9670;&#160;</a></span>DMA_CH10_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH10_WRITE_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6590288fba613f632ffe51d449082ac0" name="a6590288fba613f632ffe51d449082ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6590288fba613f632ffe51d449082ac0">&#9670;&#160;</a></span>DMA_CH11_AL1_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa73831c09541822300dcb3f0b77088c8" name="aa73831c09541822300dcb3f0b77088c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa73831c09541822300dcb3f0b77088c8">&#9670;&#160;</a></span>DMA_CH11_AL1_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02a47449441c67848bc4d7f75365b9be" name="a02a47449441c67848bc4d7f75365b9be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02a47449441c67848bc4d7f75365b9be">&#9670;&#160;</a></span>DMA_CH11_AL1_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88926019fe42f92526ba0c030c0587ce" name="a88926019fe42f92526ba0c030c0587ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88926019fe42f92526ba0c030c0587ce">&#9670;&#160;</a></span>DMA_CH11_AL1_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2cc59711e5a2f5cd20887026e5291af" name="ad2cc59711e5a2f5cd20887026e5291af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2cc59711e5a2f5cd20887026e5291af">&#9670;&#160;</a></span>DMA_CH11_AL1_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002d0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a405774b387f802f5b62949481d170253" name="a405774b387f802f5b62949481d170253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a405774b387f802f5b62949481d170253">&#9670;&#160;</a></span>DMA_CH11_AL1_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6687fc1fb93fd3937171eb584ebc870" name="ac6687fc1fb93fd3937171eb584ebc870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6687fc1fb93fd3937171eb584ebc870">&#9670;&#160;</a></span>DMA_CH11_AL1_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8195c6ea11bd0d61eee4a071d72648a6" name="a8195c6ea11bd0d61eee4a071d72648a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8195c6ea11bd0d61eee4a071d72648a6">&#9670;&#160;</a></span>DMA_CH11_AL1_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3746784d813f0e271f039e6975790301" name="a3746784d813f0e271f039e6975790301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3746784d813f0e271f039e6975790301">&#9670;&#160;</a></span>DMA_CH11_AL1_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a572c637d16007b64688e22825301a619" name="a572c637d16007b64688e22825301a619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a572c637d16007b64688e22825301a619">&#9670;&#160;</a></span>DMA_CH11_AL1_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1900f9aa4723799a6e33dca20dc3c48" name="ad1900f9aa4723799a6e33dca20dc3c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1900f9aa4723799a6e33dca20dc3c48">&#9670;&#160;</a></span>DMA_CH11_AL1_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002d4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7a072db9e3a107cb88320981056fa03" name="ab7a072db9e3a107cb88320981056fa03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7a072db9e3a107cb88320981056fa03">&#9670;&#160;</a></span>DMA_CH11_AL1_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1abef93e1937e00a78f3536788b54683" name="a1abef93e1937e00a78f3536788b54683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1abef93e1937e00a78f3536788b54683">&#9670;&#160;</a></span>DMA_CH11_AL1_TRANS_COUNT_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_TRANS_COUNT_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3791d21bccd991914dea102bf4a4fbc" name="aa3791d21bccd991914dea102bf4a4fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3791d21bccd991914dea102bf4a4fbc">&#9670;&#160;</a></span>DMA_CH11_AL1_TRANS_COUNT_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_TRANS_COUNT_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2b7e9e5f612232cf2e4c5f9a5ac99e0" name="af2b7e9e5f612232cf2e4c5f9a5ac99e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b7e9e5f612232cf2e4c5f9a5ac99e0">&#9670;&#160;</a></span>DMA_CH11_AL1_TRANS_COUNT_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_TRANS_COUNT_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0bae7afe875325758aec7ad9b209550" name="aa0bae7afe875325758aec7ad9b209550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0bae7afe875325758aec7ad9b209550">&#9670;&#160;</a></span>DMA_CH11_AL1_TRANS_COUNT_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_TRANS_COUNT_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ff813663756594184a449da6c8cbf16" name="a7ff813663756594184a449da6c8cbf16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ff813663756594184a449da6c8cbf16">&#9670;&#160;</a></span>DMA_CH11_AL1_TRANS_COUNT_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_TRANS_COUNT_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002dc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a807d8ba0b92282e748e333292c4456d1" name="a807d8ba0b92282e748e333292c4456d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a807d8ba0b92282e748e333292c4456d1">&#9670;&#160;</a></span>DMA_CH11_AL1_TRANS_COUNT_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_TRANS_COUNT_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37f2c1bc0174cdc652bc36d26a2e283d" name="a37f2c1bc0174cdc652bc36d26a2e283d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37f2c1bc0174cdc652bc36d26a2e283d">&#9670;&#160;</a></span>DMA_CH11_AL1_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31caa0987e66d751dc9f74227f178c7c" name="a31caa0987e66d751dc9f74227f178c7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31caa0987e66d751dc9f74227f178c7c">&#9670;&#160;</a></span>DMA_CH11_AL1_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71cc9c2d6a6c350c21aeae8bf0681014" name="a71cc9c2d6a6c350c21aeae8bf0681014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71cc9c2d6a6c350c21aeae8bf0681014">&#9670;&#160;</a></span>DMA_CH11_AL1_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7923e0de5c0baa2c8dbf0b3865d0e93" name="ad7923e0de5c0baa2c8dbf0b3865d0e93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7923e0de5c0baa2c8dbf0b3865d0e93">&#9670;&#160;</a></span>DMA_CH11_AL1_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6eefd9617f2ac449ca46a9f2809cc3b9" name="a6eefd9617f2ac449ca46a9f2809cc3b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eefd9617f2ac449ca46a9f2809cc3b9">&#9670;&#160;</a></span>DMA_CH11_AL1_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002d8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fefbf3d96124c34d79dd7b65a573ac7" name="a1fefbf3d96124c34d79dd7b65a573ac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fefbf3d96124c34d79dd7b65a573ac7">&#9670;&#160;</a></span>DMA_CH11_AL1_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL1_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88a3a53d1601f9f07118f1f7cdc799b8" name="a88a3a53d1601f9f07118f1f7cdc799b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88a3a53d1601f9f07118f1f7cdc799b8">&#9670;&#160;</a></span>DMA_CH11_AL2_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3200c06dae0dd116facde77740d8cdc7" name="a3200c06dae0dd116facde77740d8cdc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3200c06dae0dd116facde77740d8cdc7">&#9670;&#160;</a></span>DMA_CH11_AL2_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af48a6b76db868ca9bf1ad4880acc934c" name="af48a6b76db868ca9bf1ad4880acc934c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af48a6b76db868ca9bf1ad4880acc934c">&#9670;&#160;</a></span>DMA_CH11_AL2_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7162d1391f54ad8b818f2ff72738e1be" name="a7162d1391f54ad8b818f2ff72738e1be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7162d1391f54ad8b818f2ff72738e1be">&#9670;&#160;</a></span>DMA_CH11_AL2_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ba801d6b22dda11146f85406a09a317" name="a8ba801d6b22dda11146f85406a09a317"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba801d6b22dda11146f85406a09a317">&#9670;&#160;</a></span>DMA_CH11_AL2_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002e0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97e3c684c9d60bcbc93e4f02f827cca9" name="a97e3c684c9d60bcbc93e4f02f827cca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e3c684c9d60bcbc93e4f02f827cca9">&#9670;&#160;</a></span>DMA_CH11_AL2_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abefb2a2e2728bbab965000a612793664" name="abefb2a2e2728bbab965000a612793664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abefb2a2e2728bbab965000a612793664">&#9670;&#160;</a></span>DMA_CH11_AL2_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae03cde245506e9deea1cce929fee3613" name="ae03cde245506e9deea1cce929fee3613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae03cde245506e9deea1cce929fee3613">&#9670;&#160;</a></span>DMA_CH11_AL2_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1366e9efb2ebe52d2147a4490d71524" name="af1366e9efb2ebe52d2147a4490d71524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1366e9efb2ebe52d2147a4490d71524">&#9670;&#160;</a></span>DMA_CH11_AL2_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0cffad1137510f7e4ebdb050fd0e95d" name="af0cffad1137510f7e4ebdb050fd0e95d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0cffad1137510f7e4ebdb050fd0e95d">&#9670;&#160;</a></span>DMA_CH11_AL2_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dd7a1df48ee797da376ed909c031d2a" name="a8dd7a1df48ee797da376ed909c031d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dd7a1df48ee797da376ed909c031d2a">&#9670;&#160;</a></span>DMA_CH11_AL2_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002e8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefb8b30a5c7cfe064f2c65e233117fb9" name="aefb8b30a5c7cfe064f2c65e233117fb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefb8b30a5c7cfe064f2c65e233117fb9">&#9670;&#160;</a></span>DMA_CH11_AL2_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3d1a7221ff879cdc0b2dd683dd18554" name="ac3d1a7221ff879cdc0b2dd683dd18554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3d1a7221ff879cdc0b2dd683dd18554">&#9670;&#160;</a></span>DMA_CH11_AL2_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d4f731c3a18459147094cbe034b9795" name="a2d4f731c3a18459147094cbe034b9795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d4f731c3a18459147094cbe034b9795">&#9670;&#160;</a></span>DMA_CH11_AL2_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a519db289ebf9a538a11494a81010635d" name="a519db289ebf9a538a11494a81010635d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a519db289ebf9a538a11494a81010635d">&#9670;&#160;</a></span>DMA_CH11_AL2_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3843303f804b9d0fa7ee70c2ae04e0f" name="ab3843303f804b9d0fa7ee70c2ae04e0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3843303f804b9d0fa7ee70c2ae04e0f">&#9670;&#160;</a></span>DMA_CH11_AL2_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94bd2910f209eff6d4be383f45cfe849" name="a94bd2910f209eff6d4be383f45cfe849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94bd2910f209eff6d4be383f45cfe849">&#9670;&#160;</a></span>DMA_CH11_AL2_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002e4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89fa990b74871bc41229218ca5c6256d" name="a89fa990b74871bc41229218ca5c6256d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89fa990b74871bc41229218ca5c6256d">&#9670;&#160;</a></span>DMA_CH11_AL2_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19a0ab4ae1a36a91c621ebec95f8bce5" name="a19a0ab4ae1a36a91c621ebec95f8bce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19a0ab4ae1a36a91c621ebec95f8bce5">&#9670;&#160;</a></span>DMA_CH11_AL2_WRITE_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_WRITE_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affdb8fdfd90d916f430110074b0765a0" name="affdb8fdfd90d916f430110074b0765a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affdb8fdfd90d916f430110074b0765a0">&#9670;&#160;</a></span>DMA_CH11_AL2_WRITE_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_WRITE_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0aae83f8aca04472faa24942a0680ca" name="ae0aae83f8aca04472faa24942a0680ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0aae83f8aca04472faa24942a0680ca">&#9670;&#160;</a></span>DMA_CH11_AL2_WRITE_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_WRITE_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af027cc0dffb27e730c579a73fa4e74ce" name="af027cc0dffb27e730c579a73fa4e74ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af027cc0dffb27e730c579a73fa4e74ce">&#9670;&#160;</a></span>DMA_CH11_AL2_WRITE_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_WRITE_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae883ae03b18d05efe55a30cdbf583da4" name="ae883ae03b18d05efe55a30cdbf583da4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae883ae03b18d05efe55a30cdbf583da4">&#9670;&#160;</a></span>DMA_CH11_AL2_WRITE_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_WRITE_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002ec)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01271c9028ecc53726689c964525027a" name="a01271c9028ecc53726689c964525027a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01271c9028ecc53726689c964525027a">&#9670;&#160;</a></span>DMA_CH11_AL2_WRITE_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL2_WRITE_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecb25120eefdd93ec037beb3c91f6a4a" name="aecb25120eefdd93ec037beb3c91f6a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecb25120eefdd93ec037beb3c91f6a4a">&#9670;&#160;</a></span>DMA_CH11_AL3_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af91c1de8a60af725fcb756734e4b3d15" name="af91c1de8a60af725fcb756734e4b3d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af91c1de8a60af725fcb756734e4b3d15">&#9670;&#160;</a></span>DMA_CH11_AL3_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb643e57ad2ff493adca0b083e8f9357" name="aeb643e57ad2ff493adca0b083e8f9357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb643e57ad2ff493adca0b083e8f9357">&#9670;&#160;</a></span>DMA_CH11_AL3_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56925b96768772dbaa685c21f10a5e82" name="a56925b96768772dbaa685c21f10a5e82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56925b96768772dbaa685c21f10a5e82">&#9670;&#160;</a></span>DMA_CH11_AL3_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b68f6417f9b978b1c32e9eefa6a1f2d" name="a5b68f6417f9b978b1c32e9eefa6a1f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b68f6417f9b978b1c32e9eefa6a1f2d">&#9670;&#160;</a></span>DMA_CH11_AL3_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002f0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a016713f40399b2b2b7e09bfcae0b258d" name="a016713f40399b2b2b7e09bfcae0b258d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a016713f40399b2b2b7e09bfcae0b258d">&#9670;&#160;</a></span>DMA_CH11_AL3_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9aca6db844810a5424d9752151fb554" name="aa9aca6db844810a5424d9752151fb554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9aca6db844810a5424d9752151fb554">&#9670;&#160;</a></span>DMA_CH11_AL3_READ_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_READ_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b00fc9f5d2044df7b3d3e905a63022d" name="a8b00fc9f5d2044df7b3d3e905a63022d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b00fc9f5d2044df7b3d3e905a63022d">&#9670;&#160;</a></span>DMA_CH11_AL3_READ_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_READ_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac13d5b9944a61bf472d44185fb0c4777" name="ac13d5b9944a61bf472d44185fb0c4777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac13d5b9944a61bf472d44185fb0c4777">&#9670;&#160;</a></span>DMA_CH11_AL3_READ_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_READ_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1902f61a799c3bb45381e206d06e4939" name="a1902f61a799c3bb45381e206d06e4939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1902f61a799c3bb45381e206d06e4939">&#9670;&#160;</a></span>DMA_CH11_AL3_READ_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_READ_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d53baf170b0ec6957da716c984be647" name="a9d53baf170b0ec6957da716c984be647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d53baf170b0ec6957da716c984be647">&#9670;&#160;</a></span>DMA_CH11_AL3_READ_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_READ_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002fc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f651dd040f701ff96b17151fc7f04ba" name="a8f651dd040f701ff96b17151fc7f04ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f651dd040f701ff96b17151fc7f04ba">&#9670;&#160;</a></span>DMA_CH11_AL3_READ_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_READ_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ba6409d33f7d4c50a96b569b02d9211" name="a6ba6409d33f7d4c50a96b569b02d9211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ba6409d33f7d4c50a96b569b02d9211">&#9670;&#160;</a></span>DMA_CH11_AL3_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85a8bde5a3c171ff959f895a80966713" name="a85a8bde5a3c171ff959f895a80966713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85a8bde5a3c171ff959f895a80966713">&#9670;&#160;</a></span>DMA_CH11_AL3_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0349ffd03177818c4db6ed789bc98a7e" name="a0349ffd03177818c4db6ed789bc98a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0349ffd03177818c4db6ed789bc98a7e">&#9670;&#160;</a></span>DMA_CH11_AL3_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f49523ec5f7edec5c29e244f2ccdbd4" name="a2f49523ec5f7edec5c29e244f2ccdbd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f49523ec5f7edec5c29e244f2ccdbd4">&#9670;&#160;</a></span>DMA_CH11_AL3_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2244bb371631d74dc95039a2469254d" name="ab2244bb371631d74dc95039a2469254d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2244bb371631d74dc95039a2469254d">&#9670;&#160;</a></span>DMA_CH11_AL3_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002f8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa0bc099c12a4f2fd3c1065e9e43b64c" name="afa0bc099c12a4f2fd3c1065e9e43b64c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa0bc099c12a4f2fd3c1065e9e43b64c">&#9670;&#160;</a></span>DMA_CH11_AL3_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acba7b6fecb8721e93123906a8f0d5e0a" name="acba7b6fecb8721e93123906a8f0d5e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acba7b6fecb8721e93123906a8f0d5e0a">&#9670;&#160;</a></span>DMA_CH11_AL3_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2502f43bd10c14e50a0152067e65e6a1" name="a2502f43bd10c14e50a0152067e65e6a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2502f43bd10c14e50a0152067e65e6a1">&#9670;&#160;</a></span>DMA_CH11_AL3_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ec95eb660b92e09744f408f41836f58" name="a1ec95eb660b92e09744f408f41836f58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec95eb660b92e09744f408f41836f58">&#9670;&#160;</a></span>DMA_CH11_AL3_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a961f0da1c7096e84c13116309c745ddf" name="a961f0da1c7096e84c13116309c745ddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a961f0da1c7096e84c13116309c745ddf">&#9670;&#160;</a></span>DMA_CH11_AL3_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3683b6958db6cf57d3f4e3d355839c9a" name="a3683b6958db6cf57d3f4e3d355839c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3683b6958db6cf57d3f4e3d355839c9a">&#9670;&#160;</a></span>DMA_CH11_AL3_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002f4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c573981dae40aec2dd99bea6ebe3386" name="a2c573981dae40aec2dd99bea6ebe3386"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c573981dae40aec2dd99bea6ebe3386">&#9670;&#160;</a></span>DMA_CH11_AL3_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_AL3_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6918e67e554c93de4dc72fc1fc430d4" name="ac6918e67e554c93de4dc72fc1fc430d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6918e67e554c93de4dc72fc1fc430d4">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_AHB_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_AHB_ERROR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a154d84d6e8127c5e5a3cd04138b0ba43" name="a154d84d6e8127c5e5a3cd04138b0ba43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a154d84d6e8127c5e5a3cd04138b0ba43">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_AHB_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_AHB_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9660bae136f537ea40451c277bda342f" name="a9660bae136f537ea40451c277bda342f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9660bae136f537ea40451c277bda342f">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_AHB_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_AHB_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad01b6a51d75ab5c0d2d878fa37a544d5" name="ad01b6a51d75ab5c0d2d878fa37a544d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad01b6a51d75ab5c0d2d878fa37a544d5">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_AHB_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_AHB_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba36e86274a751ed1ce4da5db89ce1be" name="aba36e86274a751ed1ce4da5db89ce1be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba36e86274a751ed1ce4da5db89ce1be">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_AHB_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_AHB_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fcde414bb2af7a0a506b18920c33099" name="a9fcde414bb2af7a0a506b18920c33099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fcde414bb2af7a0a506b18920c33099">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1744caf67aaaddddc2074200fe7622ee" name="a1744caf67aaaddddc2074200fe7622ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1744caf67aaaddddc2074200fe7622ee">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_BSWAP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_BSWAP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b930002f15c26aa6c3178e725e7f75e" name="a5b930002f15c26aa6c3178e725e7f75e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b930002f15c26aa6c3178e725e7f75e">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_BSWAP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_BSWAP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75ef1e27f611007486b54be18ee99966" name="a75ef1e27f611007486b54be18ee99966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75ef1e27f611007486b54be18ee99966">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_BSWAP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_BSWAP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53c5d7caa86b7a1e174451ec25f94fb4" name="a53c5d7caa86b7a1e174451ec25f94fb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53c5d7caa86b7a1e174451ec25f94fb4">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_BSWAP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_BSWAP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea3a9696b27e00bc07caba3c6392cac8" name="aea3a9696b27e00bc07caba3c6392cac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea3a9696b27e00bc07caba3c6392cac8">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_BSWAP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_BSWAP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af993305feb4b7154350d3271f08cd711" name="af993305feb4b7154350d3271f08cd711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af993305feb4b7154350d3271f08cd711">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_BUSY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_BUSY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d59b128885d10dd2a1c09b769fdaaad" name="a0d59b128885d10dd2a1c09b769fdaaad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d59b128885d10dd2a1c09b769fdaaad">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_BUSY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_BUSY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7be3048728e3285bb3610345ca658336" name="a7be3048728e3285bb3610345ca658336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7be3048728e3285bb3610345ca658336">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_BUSY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_BUSY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a045d97aac72c0312910e325f4cf333b9" name="a045d97aac72c0312910e325f4cf333b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a045d97aac72c0312910e325f4cf333b9">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_BUSY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_BUSY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a661ee2120d974ca4f62effd5c6eb0bc1" name="a661ee2120d974ca4f62effd5c6eb0bc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a661ee2120d974ca4f62effd5c6eb0bc1">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_BUSY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_BUSY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bb9d38da5e34276e61320f5ee92ce5d" name="a1bb9d38da5e34276e61320f5ee92ce5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bb9d38da5e34276e61320f5ee92ce5d">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_CHAIN_TO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_CHAIN_TO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f19bf04014e611fc2540156f29dacde" name="a5f19bf04014e611fc2540156f29dacde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f19bf04014e611fc2540156f29dacde">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_CHAIN_TO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_CHAIN_TO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed20eb6bd37256c5cc3a214ee8e6c5a5" name="aed20eb6bd37256c5cc3a214ee8e6c5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed20eb6bd37256c5cc3a214ee8e6c5a5">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_CHAIN_TO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_CHAIN_TO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47a5479107183ea2d92329e82e8085cf" name="a47a5479107183ea2d92329e82e8085cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47a5479107183ea2d92329e82e8085cf">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_CHAIN_TO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_CHAIN_TO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f36b7e1dee49fa8c14c5480b5bf4cc7" name="a9f36b7e1dee49fa8c14c5480b5bf4cc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f36b7e1dee49fa8c14c5480b5bf4cc7">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_CHAIN_TO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_CHAIN_TO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d561ac5041edc1f6829e79b09a02045" name="a1d561ac5041edc1f6829e79b09a02045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d561ac5041edc1f6829e79b09a02045">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_DATA_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_DATA_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63f0425a4da2386b98a096bd545ed9b6" name="a63f0425a4da2386b98a096bd545ed9b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63f0425a4da2386b98a096bd545ed9b6">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_DATA_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_DATA_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafee9c91f59610e604c05d6162ddf721" name="aafee9c91f59610e604c05d6162ddf721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafee9c91f59610e604c05d6162ddf721">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_DATA_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_DATA_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cf3fe26fb02e08b72898235c732881d" name="a4cf3fe26fb02e08b72898235c732881d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cf3fe26fb02e08b72898235c732881d">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_DATA_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_DATA_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ad23d2203a4207a93383a0caf1b457d" name="a9ad23d2203a4207a93383a0caf1b457d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ad23d2203a4207a93383a0caf1b457d">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_DATA_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_DATA_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9366dd5c82c4978e2c8e5b36e3e861f8" name="a9366dd5c82c4978e2c8e5b36e3e861f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9366dd5c82c4978e2c8e5b36e3e861f8">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2760d81ba554d634df8811666832e197" name="a2760d81ba554d634df8811666832e197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2760d81ba554d634df8811666832e197">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88bd77d693ebb235a4117a543c62f7f0" name="a88bd77d693ebb235a4117a543c62f7f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88bd77d693ebb235a4117a543c62f7f0">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7dae18dfaffb4142d08c8e9c42f5b10" name="aa7dae18dfaffb4142d08c8e9c42f5b10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7dae18dfaffb4142d08c8e9c42f5b10">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c520366ba9414d9b0b59d44def89d9f" name="a6c520366ba9414d9b0b59d44def89d9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c520366ba9414d9b0b59d44def89d9f">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedba5fce6500160332dcac663bbc5499" name="aedba5fce6500160332dcac663bbc5499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedba5fce6500160332dcac663bbc5499">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88fd7a5465db43c49c9b35cf95676cd7" name="a88fd7a5465db43c49c9b35cf95676cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88fd7a5465db43c49c9b35cf95676cd7">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76ad20c42325cd59b4a513cb74694d03" name="a76ad20c42325cd59b4a513cb74694d03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76ad20c42325cd59b4a513cb74694d03">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a365dcdc72441a08ebb86e2f1a59f1e26" name="a365dcdc72441a08ebb86e2f1a59f1e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365dcdc72441a08ebb86e2f1a59f1e26">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad399eb581f2827e586bc1a777427b425" name="ad399eb581f2827e586bc1a777427b425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad399eb581f2827e586bc1a777427b425">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ec9b57ec835126ce489966ba2eda87c" name="a1ec9b57ec835126ce489966ba2eda87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec9b57ec835126ce489966ba2eda87c">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e57eecdf9b37009bf54124b6865df16" name="a1e57eecdf9b37009bf54124b6865df16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e57eecdf9b37009bf54124b6865df16">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa323db7d4bedc85f7c614736dca00535" name="aa323db7d4bedc85f7c614736dca00535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa323db7d4bedc85f7c614736dca00535">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_HIGH_PRIORITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c03fe2245323904b414b89b089870f1" name="a5c03fe2245323904b414b89b089870f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c03fe2245323904b414b89b089870f1">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_INCR_READ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_INCR_READ_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc8f6260c139c64fb361e5044fab8ab5" name="abc8f6260c139c64fb361e5044fab8ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc8f6260c139c64fb361e5044fab8ab5">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_INCR_READ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_INCR_READ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69012c9d2cd59e8f775834e8e32b01ef" name="a69012c9d2cd59e8f775834e8e32b01ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69012c9d2cd59e8f775834e8e32b01ef">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_INCR_READ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_INCR_READ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a302cbd9c63fa83b4a3ffd3b1bc8c7821" name="a302cbd9c63fa83b4a3ffd3b1bc8c7821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a302cbd9c63fa83b4a3ffd3b1bc8c7821">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_INCR_READ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_INCR_READ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ddfb191e79d304df51ebba46c22cc0a" name="a2ddfb191e79d304df51ebba46c22cc0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ddfb191e79d304df51ebba46c22cc0a">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_INCR_READ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_INCR_READ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a172aa23a32121a786652b64cb95d2b75" name="a172aa23a32121a786652b64cb95d2b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a172aa23a32121a786652b64cb95d2b75">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_INCR_WRITE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_INCR_WRITE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c52cca1938ad4b478557b2c4affe38d" name="a5c52cca1938ad4b478557b2c4affe38d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c52cca1938ad4b478557b2c4affe38d">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_INCR_WRITE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_INCR_WRITE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac542db8d4649f449d638abfad5509ec8" name="ac542db8d4649f449d638abfad5509ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac542db8d4649f449d638abfad5509ec8">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_INCR_WRITE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_INCR_WRITE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a609951e4f7b6cf42782d2a241aa02f5c" name="a609951e4f7b6cf42782d2a241aa02f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a609951e4f7b6cf42782d2a241aa02f5c">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_INCR_WRITE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_INCR_WRITE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fdef658ef9e70ad9f0fc64cc36e2740" name="a6fdef658ef9e70ad9f0fc64cc36e2740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fdef658ef9e70ad9f0fc64cc36e2740">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_INCR_WRITE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_INCR_WRITE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27cc000d88cb5c1eaf1a24c7f2f52d16" name="a27cc000d88cb5c1eaf1a24c7f2f52d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27cc000d88cb5c1eaf1a24c7f2f52d16">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_IRQ_QUIET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_IRQ_QUIET_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2df9062fd71ba3e5166e5b18e07cb8c2" name="a2df9062fd71ba3e5166e5b18e07cb8c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2df9062fd71ba3e5166e5b18e07cb8c2">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_IRQ_QUIET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_IRQ_QUIET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32a16e1868e39e1fc868f0d2187eca8f" name="a32a16e1868e39e1fc868f0d2187eca8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32a16e1868e39e1fc868f0d2187eca8f">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_IRQ_QUIET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_IRQ_QUIET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a866a7ab4a266cca216611e86aeccb633" name="a866a7ab4a266cca216611e86aeccb633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a866a7ab4a266cca216611e86aeccb633">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_IRQ_QUIET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_IRQ_QUIET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d284692a049ea63d564a6d65e69a1cb" name="a5d284692a049ea63d564a6d65e69a1cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d284692a049ea63d564a6d65e69a1cb">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_IRQ_QUIET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_IRQ_QUIET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29b22779a4e7de49816b5e47ad3f7e0b" name="a29b22779a4e7de49816b5e47ad3f7e0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29b22779a4e7de49816b5e47ad3f7e0b">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002cc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0623ab407a855838eda9b6403c70bd7" name="ae0623ab407a855838eda9b6403c70bd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0623ab407a855838eda9b6403c70bd7">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_READ_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_READ_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55e6d515fb950e9bb59190c0526617a4" name="a55e6d515fb950e9bb59190c0526617a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55e6d515fb950e9bb59190c0526617a4">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_READ_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_READ_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8241b400c6acedf8ca9a512fd3e954bf" name="a8241b400c6acedf8ca9a512fd3e954bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8241b400c6acedf8ca9a512fd3e954bf">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_READ_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_READ_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32c06b2c867e7c5f7b78658d8bc57cd8" name="a32c06b2c867e7c5f7b78658d8bc57cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32c06b2c867e7c5f7b78658d8bc57cd8">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_READ_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_READ_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4daae1b7694d8f94d42c92897c1ee302" name="a4daae1b7694d8f94d42c92897c1ee302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4daae1b7694d8f94d42c92897c1ee302">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_READ_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_READ_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abed6685d0d18d265694efcbf75ddd75b" name="abed6685d0d18d265694efcbf75ddd75b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed6685d0d18d265694efcbf75ddd75b">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e3ebd91983612c8405d52d74b3b7b1d" name="a6e3ebd91983612c8405d52d74b3b7b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e3ebd91983612c8405d52d74b3b7b1d">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_RING_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_RING_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3165078d006edaf22962127f07bb872" name="ae3165078d006edaf22962127f07bb872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3165078d006edaf22962127f07bb872">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_RING_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_RING_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f07e1cc20730021034a47d8a19980f9" name="a2f07e1cc20730021034a47d8a19980f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f07e1cc20730021034a47d8a19980f9">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_RING_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_RING_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe2298e1d7f16fdfab1151db4270d63b" name="afe2298e1d7f16fdfab1151db4270d63b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe2298e1d7f16fdfab1151db4270d63b">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_RING_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_RING_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1676a0963aa053d85a7725586772bd37" name="a1676a0963aa053d85a7725586772bd37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1676a0963aa053d85a7725586772bd37">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_RING_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_RING_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46ba5b98ef0c38751850511ca8e6204c" name="a46ba5b98ef0c38751850511ca8e6204c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46ba5b98ef0c38751850511ca8e6204c">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_RING_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_RING_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a417ee0bff415938afd1db41476314c04" name="a417ee0bff415938afd1db41476314c04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a417ee0bff415938afd1db41476314c04">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_RING_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_RING_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f5da7a0fb4af4384dcf78475cfa582b" name="a9f5da7a0fb4af4384dcf78475cfa582b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f5da7a0fb4af4384dcf78475cfa582b">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_RING_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_RING_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64bc895d8e44dbfff15a84a928f222f9" name="a64bc895d8e44dbfff15a84a928f222f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64bc895d8e44dbfff15a84a928f222f9">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_RING_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_RING_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ecdc4c63be4c4fb40cc38ad9b1b1fac" name="a4ecdc4c63be4c4fb40cc38ad9b1b1fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ecdc4c63be4c4fb40cc38ad9b1b1fac">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_RING_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_RING_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb7b0f9ed1dfe1f1005bc79ceb80b3dc" name="aeb7b0f9ed1dfe1f1005bc79ceb80b3dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb7b0f9ed1dfe1f1005bc79ceb80b3dc">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84d42ad32b372cd8ddcdfa4c047ed168" name="a84d42ad32b372cd8ddcdfa4c047ed168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84d42ad32b372cd8ddcdfa4c047ed168">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_SNIFF_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_SNIFF_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac17a21e2222525f1d9fe0f4bd753f63e" name="ac17a21e2222525f1d9fe0f4bd753f63e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac17a21e2222525f1d9fe0f4bd753f63e">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_SNIFF_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_SNIFF_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c8204e4e9d1faa8dab2f6e2edc75ef1" name="a0c8204e4e9d1faa8dab2f6e2edc75ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c8204e4e9d1faa8dab2f6e2edc75ef1">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_SNIFF_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_SNIFF_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1d110e1ae6c19fefa017c095fb49a5f" name="af1d110e1ae6c19fefa017c095fb49a5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1d110e1ae6c19fefa017c095fb49a5f">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_SNIFF_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_SNIFF_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af741d6af6954718c5045b100c933fa36" name="af741d6af6954718c5045b100c933fa36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af741d6af6954718c5045b100c933fa36">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_SNIFF_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_SNIFF_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeefabc8d83ed4a73f4aa4af997eb083c" name="aeefabc8d83ed4a73f4aa4af997eb083c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeefabc8d83ed4a73f4aa4af997eb083c">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_TREQ_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_TREQ_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dcbc6882a5ff70ce6432ca8d2d193a8" name="a6dcbc6882a5ff70ce6432ca8d2d193a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dcbc6882a5ff70ce6432ca8d2d193a8">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_TREQ_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_TREQ_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bdcfa6cc28801789b9c97b629762952" name="a3bdcfa6cc28801789b9c97b629762952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bdcfa6cc28801789b9c97b629762952">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_TREQ_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_TREQ_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a556f0a8a5dc3a10cba780f7019d37265" name="a556f0a8a5dc3a10cba780f7019d37265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a556f0a8a5dc3a10cba780f7019d37265">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_TREQ_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_TREQ_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa787ccb4ae6ace36aa087d382988d571" name="aa787ccb4ae6ace36aa087d382988d571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa787ccb4ae6ace36aa087d382988d571">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_TREQ_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_TREQ_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53e63c863867386a784376f494b753bb" name="a53e63c863867386a784376f494b753bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53e63c863867386a784376f494b753bb">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac3c7172be5ccdf2bff01de5e1121fad" name="aac3c7172be5ccdf2bff01de5e1121fad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac3c7172be5ccdf2bff01de5e1121fad">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65d58624c56b90326ed0b87ac1e9b2a2" name="a65d58624c56b90326ed0b87ac1e9b2a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65d58624c56b90326ed0b87ac1e9b2a2">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d5fe5bc118e7cb3ad09b6d40aeb0006" name="a1d5fe5bc118e7cb3ad09b6d40aeb0006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d5fe5bc118e7cb3ad09b6d40aeb0006">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3d44a8110ee56debefe008cdd9c8999" name="ab3d44a8110ee56debefe008cdd9c8999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d44a8110ee56debefe008cdd9c8999">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bc7be3f48b27a99892a8a4f84f3919f" name="a5bc7be3f48b27a99892a8a4f84f3919f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc7be3f48b27a99892a8a4f84f3919f">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_WRITE_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_WRITE_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af928e41f96710c02f60ce8a2d2b23640" name="af928e41f96710c02f60ce8a2d2b23640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af928e41f96710c02f60ce8a2d2b23640">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_WRITE_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_WRITE_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ea610cd05dcfd2a1b712f126583b033" name="a9ea610cd05dcfd2a1b712f126583b033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ea610cd05dcfd2a1b712f126583b033">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_WRITE_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_WRITE_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a4bef4ae2c0be4fc5fddddf6cd4633f" name="a8a4bef4ae2c0be4fc5fddddf6cd4633f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a4bef4ae2c0be4fc5fddddf6cd4633f">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_WRITE_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_WRITE_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27b1d5d5385d93dbb71a4cbc979d8a06" name="a27b1d5d5385d93dbb71a4cbc979d8a06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27b1d5d5385d93dbb71a4cbc979d8a06">&#9670;&#160;</a></span>DMA_CH11_CTRL_TRIG_WRITE_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_CTRL_TRIG_WRITE_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5f15bf43c6e0c50360e1c50b306062a" name="ac5f15bf43c6e0c50360e1c50b306062a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f15bf43c6e0c50360e1c50b306062a">&#9670;&#160;</a></span>DMA_CH11_DBG_CTDREQ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_DBG_CTDREQ_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8f480ab33f997a18a8c8df527f34b17" name="aa8f480ab33f997a18a8c8df527f34b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8f480ab33f997a18a8c8df527f34b17">&#9670;&#160;</a></span>DMA_CH11_DBG_CTDREQ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_DBG_CTDREQ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaba5351973f88292e6e8c6bb9badfcaa" name="aaba5351973f88292e6e8c6bb9badfcaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaba5351973f88292e6e8c6bb9badfcaa">&#9670;&#160;</a></span>DMA_CH11_DBG_CTDREQ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_DBG_CTDREQ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adefd8aae4ecc66cfd866bdff4b7bb0ba" name="adefd8aae4ecc66cfd866bdff4b7bb0ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adefd8aae4ecc66cfd866bdff4b7bb0ba">&#9670;&#160;</a></span>DMA_CH11_DBG_CTDREQ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_DBG_CTDREQ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a383a9aaf0ccc3e9be940c64cbbb39c8b" name="a383a9aaf0ccc3e9be940c64cbbb39c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a383a9aaf0ccc3e9be940c64cbbb39c8b">&#9670;&#160;</a></span>DMA_CH11_DBG_CTDREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_DBG_CTDREQ_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ac0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7b6a292069d02968791f46872890668" name="ac7b6a292069d02968791f46872890668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7b6a292069d02968791f46872890668">&#9670;&#160;</a></span>DMA_CH11_DBG_CTDREQ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_DBG_CTDREQ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad668c16fe57b727a92c2e72df497e34e" name="ad668c16fe57b727a92c2e72df497e34e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad668c16fe57b727a92c2e72df497e34e">&#9670;&#160;</a></span>DMA_CH11_DBG_TCR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_DBG_TCR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa63d325ae7f492a7952ffb81380f35c3" name="aa63d325ae7f492a7952ffb81380f35c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa63d325ae7f492a7952ffb81380f35c3">&#9670;&#160;</a></span>DMA_CH11_DBG_TCR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_DBG_TCR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69f689b9c3c9b12f8fb1f8addd878f73" name="a69f689b9c3c9b12f8fb1f8addd878f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69f689b9c3c9b12f8fb1f8addd878f73">&#9670;&#160;</a></span>DMA_CH11_DBG_TCR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_DBG_TCR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16eaf646dff8a2d6d6f90980cc130a68" name="a16eaf646dff8a2d6d6f90980cc130a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16eaf646dff8a2d6d6f90980cc130a68">&#9670;&#160;</a></span>DMA_CH11_DBG_TCR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_DBG_TCR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74ae9767a672cdf41be4f8408bb5185a" name="a74ae9767a672cdf41be4f8408bb5185a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74ae9767a672cdf41be4f8408bb5185a">&#9670;&#160;</a></span>DMA_CH11_DBG_TCR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_DBG_TCR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000ac4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad54867c8293bd26f828a2f433d5c8b3d" name="ad54867c8293bd26f828a2f433d5c8b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad54867c8293bd26f828a2f433d5c8b3d">&#9670;&#160;</a></span>DMA_CH11_DBG_TCR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_DBG_TCR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca8a29293b44c4b93c09186139c3e6b0" name="aca8a29293b44c4b93c09186139c3e6b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca8a29293b44c4b93c09186139c3e6b0">&#9670;&#160;</a></span>DMA_CH11_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a757c1eb68d07c2709cd12158b42268d7" name="a757c1eb68d07c2709cd12158b42268d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a757c1eb68d07c2709cd12158b42268d7">&#9670;&#160;</a></span>DMA_CH11_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e45ce5d9af971ccb26f527dbe64443f" name="a4e45ce5d9af971ccb26f527dbe64443f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e45ce5d9af971ccb26f527dbe64443f">&#9670;&#160;</a></span>DMA_CH11_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefb8c937bcc0b601e11af915ddeb5368" name="aefb8c937bcc0b601e11af915ddeb5368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefb8c937bcc0b601e11af915ddeb5368">&#9670;&#160;</a></span>DMA_CH11_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6a9a744587532c896058387899b08ec" name="ac6a9a744587532c896058387899b08ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6a9a744587532c896058387899b08ec">&#9670;&#160;</a></span>DMA_CH11_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a355cc24ed40bb59c7ad9c9d5e34c9e93" name="a355cc24ed40bb59c7ad9c9d5e34c9e93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a355cc24ed40bb59c7ad9c9d5e34c9e93">&#9670;&#160;</a></span>DMA_CH11_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_READ_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0951c22ca3f8bab8ad3983995fd0949e" name="a0951c22ca3f8bab8ad3983995fd0949e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0951c22ca3f8bab8ad3983995fd0949e">&#9670;&#160;</a></span>DMA_CH11_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa555c837676c7f8fb6a8d4caba5d017a" name="aa555c837676c7f8fb6a8d4caba5d017a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa555c837676c7f8fb6a8d4caba5d017a">&#9670;&#160;</a></span>DMA_CH11_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4acd46d9ebed3e76307009348fcb40d5" name="a4acd46d9ebed3e76307009348fcb40d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4acd46d9ebed3e76307009348fcb40d5">&#9670;&#160;</a></span>DMA_CH11_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7ccc88274f212a030819638305d47a7" name="ae7ccc88274f212a030819638305d47a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7ccc88274f212a030819638305d47a7">&#9670;&#160;</a></span>DMA_CH11_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a966a9e765f4ee4890f35b8cadfaa1da7" name="a966a9e765f4ee4890f35b8cadfaa1da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a966a9e765f4ee4890f35b8cadfaa1da7">&#9670;&#160;</a></span>DMA_CH11_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002c8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4379c2808003ef0910983d2057bfe83" name="aa4379c2808003ef0910983d2057bfe83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4379c2808003ef0910983d2057bfe83">&#9670;&#160;</a></span>DMA_CH11_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_TRANS_COUNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39da055f3eaacc43b52d81d1c21bf50b" name="a39da055f3eaacc43b52d81d1c21bf50b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39da055f3eaacc43b52d81d1c21bf50b">&#9670;&#160;</a></span>DMA_CH11_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a8951bd82e55280a12153725dcc6638" name="a4a8951bd82e55280a12153725dcc6638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a8951bd82e55280a12153725dcc6638">&#9670;&#160;</a></span>DMA_CH11_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7729109e47217fcea9552ec7a4954de7" name="a7729109e47217fcea9552ec7a4954de7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7729109e47217fcea9552ec7a4954de7">&#9670;&#160;</a></span>DMA_CH11_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefca7f63515def4e7734fd6c15275dea" name="aefca7f63515def4e7734fd6c15275dea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefca7f63515def4e7734fd6c15275dea">&#9670;&#160;</a></span>DMA_CH11_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabce42f72a3e3fe8f3ab2006695ccda7" name="aabce42f72a3e3fe8f3ab2006695ccda7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabce42f72a3e3fe8f3ab2006695ccda7">&#9670;&#160;</a></span>DMA_CH11_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000002c4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96daf02ae79ee9575163146f2c4165fb" name="a96daf02ae79ee9575163146f2c4165fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96daf02ae79ee9575163146f2c4165fb">&#9670;&#160;</a></span>DMA_CH11_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH11_WRITE_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08ccbfb980590ef597f1ec9dd1cc8332" name="a08ccbfb980590ef597f1ec9dd1cc8332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08ccbfb980590ef597f1ec9dd1cc8332">&#9670;&#160;</a></span>DMA_CH1_AL1_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a13ce645dc6f2594ba13b7e1d361264" name="a2a13ce645dc6f2594ba13b7e1d361264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a13ce645dc6f2594ba13b7e1d361264">&#9670;&#160;</a></span>DMA_CH1_AL1_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac769e0765a24391daa46c9ffa74f27fb" name="ac769e0765a24391daa46c9ffa74f27fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac769e0765a24391daa46c9ffa74f27fb">&#9670;&#160;</a></span>DMA_CH1_AL1_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6d3edd3db7b22a07dc09978a736a101" name="ad6d3edd3db7b22a07dc09978a736a101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6d3edd3db7b22a07dc09978a736a101">&#9670;&#160;</a></span>DMA_CH1_AL1_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbf11c1cba7aa5d9504cb2930fe3d6c8" name="adbf11c1cba7aa5d9504cb2930fe3d6c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbf11c1cba7aa5d9504cb2930fe3d6c8">&#9670;&#160;</a></span>DMA_CH1_AL1_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000050)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a301bd85756caf38efc6618c43ef11c09" name="a301bd85756caf38efc6618c43ef11c09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a301bd85756caf38efc6618c43ef11c09">&#9670;&#160;</a></span>DMA_CH1_AL1_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b9fe4d21fca2f59171aa9374cbbfc49" name="a3b9fe4d21fca2f59171aa9374cbbfc49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b9fe4d21fca2f59171aa9374cbbfc49">&#9670;&#160;</a></span>DMA_CH1_AL1_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abab56bc62f91ce6d3f9dca7d8f57bf69" name="abab56bc62f91ce6d3f9dca7d8f57bf69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abab56bc62f91ce6d3f9dca7d8f57bf69">&#9670;&#160;</a></span>DMA_CH1_AL1_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acffb1542d146fe807d485566805924fe" name="acffb1542d146fe807d485566805924fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acffb1542d146fe807d485566805924fe">&#9670;&#160;</a></span>DMA_CH1_AL1_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0aa601a8a58ffe04d5caea5ccf6631f2" name="a0aa601a8a58ffe04d5caea5ccf6631f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aa601a8a58ffe04d5caea5ccf6631f2">&#9670;&#160;</a></span>DMA_CH1_AL1_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e8a515073adcfa9b14395fc595e7d8b" name="a1e8a515073adcfa9b14395fc595e7d8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e8a515073adcfa9b14395fc595e7d8b">&#9670;&#160;</a></span>DMA_CH1_AL1_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000054)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b7c60fa051a6394e1ac7465546c057a" name="a7b7c60fa051a6394e1ac7465546c057a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b7c60fa051a6394e1ac7465546c057a">&#9670;&#160;</a></span>DMA_CH1_AL1_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52a95e8d328e8cec64d0ebaef2c635b5" name="a52a95e8d328e8cec64d0ebaef2c635b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52a95e8d328e8cec64d0ebaef2c635b5">&#9670;&#160;</a></span>DMA_CH1_AL1_TRANS_COUNT_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_TRANS_COUNT_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3892e414fe45550d8d66d1385060882b" name="a3892e414fe45550d8d66d1385060882b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3892e414fe45550d8d66d1385060882b">&#9670;&#160;</a></span>DMA_CH1_AL1_TRANS_COUNT_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_TRANS_COUNT_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6979977839d4b0630aef4f2a3d2df25d" name="a6979977839d4b0630aef4f2a3d2df25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6979977839d4b0630aef4f2a3d2df25d">&#9670;&#160;</a></span>DMA_CH1_AL1_TRANS_COUNT_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_TRANS_COUNT_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86cf56cd30f5b226622f186deac34775" name="a86cf56cd30f5b226622f186deac34775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86cf56cd30f5b226622f186deac34775">&#9670;&#160;</a></span>DMA_CH1_AL1_TRANS_COUNT_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_TRANS_COUNT_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fd4a1cecbebdc3dac8c8a467ec5ace6" name="a8fd4a1cecbebdc3dac8c8a467ec5ace6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fd4a1cecbebdc3dac8c8a467ec5ace6">&#9670;&#160;</a></span>DMA_CH1_AL1_TRANS_COUNT_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_TRANS_COUNT_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000005c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ac2121d124bd97ebb4d2f3fe34b21d0" name="a7ac2121d124bd97ebb4d2f3fe34b21d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ac2121d124bd97ebb4d2f3fe34b21d0">&#9670;&#160;</a></span>DMA_CH1_AL1_TRANS_COUNT_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_TRANS_COUNT_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1c7c82eb9e9f72a79c650b8c42e9015" name="ad1c7c82eb9e9f72a79c650b8c42e9015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1c7c82eb9e9f72a79c650b8c42e9015">&#9670;&#160;</a></span>DMA_CH1_AL1_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a5f5a8df05727aa7c40f2553da87547" name="a8a5f5a8df05727aa7c40f2553da87547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a5f5a8df05727aa7c40f2553da87547">&#9670;&#160;</a></span>DMA_CH1_AL1_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a802c3399537c5f3c318c08d04bb3d9a3" name="a802c3399537c5f3c318c08d04bb3d9a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a802c3399537c5f3c318c08d04bb3d9a3">&#9670;&#160;</a></span>DMA_CH1_AL1_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3566579dc3b664265137189c026cbf79" name="a3566579dc3b664265137189c026cbf79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3566579dc3b664265137189c026cbf79">&#9670;&#160;</a></span>DMA_CH1_AL1_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4923879f7b7334b000d3c4b631630120" name="a4923879f7b7334b000d3c4b631630120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4923879f7b7334b000d3c4b631630120">&#9670;&#160;</a></span>DMA_CH1_AL1_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000058)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae87ae1ad4bc54898601cf894b02ea7b" name="aae87ae1ad4bc54898601cf894b02ea7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae87ae1ad4bc54898601cf894b02ea7b">&#9670;&#160;</a></span>DMA_CH1_AL1_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL1_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa50b3b93a765f08116e7c825f6fdac25" name="aa50b3b93a765f08116e7c825f6fdac25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50b3b93a765f08116e7c825f6fdac25">&#9670;&#160;</a></span>DMA_CH1_AL2_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b889d625e5608d823ffd0a013964d7d" name="a2b889d625e5608d823ffd0a013964d7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b889d625e5608d823ffd0a013964d7d">&#9670;&#160;</a></span>DMA_CH1_AL2_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22c0817e6d23e8b432663df33c984d58" name="a22c0817e6d23e8b432663df33c984d58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22c0817e6d23e8b432663df33c984d58">&#9670;&#160;</a></span>DMA_CH1_AL2_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af99bf8d4c60c591866c194182a17b05d" name="af99bf8d4c60c591866c194182a17b05d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af99bf8d4c60c591866c194182a17b05d">&#9670;&#160;</a></span>DMA_CH1_AL2_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2851f3a6159129cd51df5072fc7b93f" name="ac2851f3a6159129cd51df5072fc7b93f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2851f3a6159129cd51df5072fc7b93f">&#9670;&#160;</a></span>DMA_CH1_AL2_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000060)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a313d47d8f16e148aa25ee1f5949df281" name="a313d47d8f16e148aa25ee1f5949df281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a313d47d8f16e148aa25ee1f5949df281">&#9670;&#160;</a></span>DMA_CH1_AL2_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf58a086ce98fc94280b43645cc4ddea" name="aaf58a086ce98fc94280b43645cc4ddea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf58a086ce98fc94280b43645cc4ddea">&#9670;&#160;</a></span>DMA_CH1_AL2_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57be975b7736b68cb7dad633dd6ee8c2" name="a57be975b7736b68cb7dad633dd6ee8c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57be975b7736b68cb7dad633dd6ee8c2">&#9670;&#160;</a></span>DMA_CH1_AL2_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ef5803708aa5fa17b1f393976d60684" name="a0ef5803708aa5fa17b1f393976d60684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ef5803708aa5fa17b1f393976d60684">&#9670;&#160;</a></span>DMA_CH1_AL2_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad385f9abd9c26ce96124021793cb310" name="aad385f9abd9c26ce96124021793cb310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad385f9abd9c26ce96124021793cb310">&#9670;&#160;</a></span>DMA_CH1_AL2_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0acb4395172ce129b59f44483ffeaf45" name="a0acb4395172ce129b59f44483ffeaf45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0acb4395172ce129b59f44483ffeaf45">&#9670;&#160;</a></span>DMA_CH1_AL2_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000068)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a063077dd6730eedb4f1aee3748e063f9" name="a063077dd6730eedb4f1aee3748e063f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a063077dd6730eedb4f1aee3748e063f9">&#9670;&#160;</a></span>DMA_CH1_AL2_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a94b90c2e651df4ea0a8fb20c4585fb" name="a7a94b90c2e651df4ea0a8fb20c4585fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a94b90c2e651df4ea0a8fb20c4585fb">&#9670;&#160;</a></span>DMA_CH1_AL2_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9526f601fdf3fffe26f034072c53abfe" name="a9526f601fdf3fffe26f034072c53abfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9526f601fdf3fffe26f034072c53abfe">&#9670;&#160;</a></span>DMA_CH1_AL2_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5270f13a8cb035807476a97fe66e4c3b" name="a5270f13a8cb035807476a97fe66e4c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5270f13a8cb035807476a97fe66e4c3b">&#9670;&#160;</a></span>DMA_CH1_AL2_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3163ef56ef28b3c4b9e67abe9e2e3ad1" name="a3163ef56ef28b3c4b9e67abe9e2e3ad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3163ef56ef28b3c4b9e67abe9e2e3ad1">&#9670;&#160;</a></span>DMA_CH1_AL2_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ab30016886e699e120beca5c497cb76" name="a0ab30016886e699e120beca5c497cb76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ab30016886e699e120beca5c497cb76">&#9670;&#160;</a></span>DMA_CH1_AL2_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000064)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31bfa40e157c05116c400bf6391e1148" name="a31bfa40e157c05116c400bf6391e1148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31bfa40e157c05116c400bf6391e1148">&#9670;&#160;</a></span>DMA_CH1_AL2_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a792e75e9df10542708ef0f8d2716e4e5" name="a792e75e9df10542708ef0f8d2716e4e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a792e75e9df10542708ef0f8d2716e4e5">&#9670;&#160;</a></span>DMA_CH1_AL2_WRITE_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_WRITE_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9734efdfbecbd783870ddaabb734a62" name="ad9734efdfbecbd783870ddaabb734a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9734efdfbecbd783870ddaabb734a62">&#9670;&#160;</a></span>DMA_CH1_AL2_WRITE_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_WRITE_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec4d6afd5bef16b220b69d6337432874" name="aec4d6afd5bef16b220b69d6337432874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec4d6afd5bef16b220b69d6337432874">&#9670;&#160;</a></span>DMA_CH1_AL2_WRITE_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_WRITE_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae91d6819195ddc99877bd4cd6a1cbb39" name="ae91d6819195ddc99877bd4cd6a1cbb39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae91d6819195ddc99877bd4cd6a1cbb39">&#9670;&#160;</a></span>DMA_CH1_AL2_WRITE_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_WRITE_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cb532b0d7be13a4ede82cae22f3d3b3" name="a3cb532b0d7be13a4ede82cae22f3d3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cb532b0d7be13a4ede82cae22f3d3b3">&#9670;&#160;</a></span>DMA_CH1_AL2_WRITE_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_WRITE_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000006c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44ebb4f3c4edcb7da10af215e4c09b3f" name="a44ebb4f3c4edcb7da10af215e4c09b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44ebb4f3c4edcb7da10af215e4c09b3f">&#9670;&#160;</a></span>DMA_CH1_AL2_WRITE_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL2_WRITE_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b7cb95028e621725e220416e1e4006d" name="a1b7cb95028e621725e220416e1e4006d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b7cb95028e621725e220416e1e4006d">&#9670;&#160;</a></span>DMA_CH1_AL3_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c53bfa2e88ae9dd614bd9c4522f2ac8" name="a9c53bfa2e88ae9dd614bd9c4522f2ac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c53bfa2e88ae9dd614bd9c4522f2ac8">&#9670;&#160;</a></span>DMA_CH1_AL3_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff4ba490499247f3878f24900dee3519" name="aff4ba490499247f3878f24900dee3519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff4ba490499247f3878f24900dee3519">&#9670;&#160;</a></span>DMA_CH1_AL3_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4740114a0d54201f1a3c2512cc762dd" name="ac4740114a0d54201f1a3c2512cc762dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4740114a0d54201f1a3c2512cc762dd">&#9670;&#160;</a></span>DMA_CH1_AL3_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a352ed7ccea7a7f06da0d0a1fafed0683" name="a352ed7ccea7a7f06da0d0a1fafed0683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a352ed7ccea7a7f06da0d0a1fafed0683">&#9670;&#160;</a></span>DMA_CH1_AL3_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000070)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6265aef574dcafdcb11ac4a59b27ba2" name="ae6265aef574dcafdcb11ac4a59b27ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6265aef574dcafdcb11ac4a59b27ba2">&#9670;&#160;</a></span>DMA_CH1_AL3_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fcfb4ab6b6312d442b69ab1d18e7b85" name="a1fcfb4ab6b6312d442b69ab1d18e7b85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fcfb4ab6b6312d442b69ab1d18e7b85">&#9670;&#160;</a></span>DMA_CH1_AL3_READ_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_READ_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3dc9eac1b9c1a26fc408e7cb0d79f185" name="a3dc9eac1b9c1a26fc408e7cb0d79f185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dc9eac1b9c1a26fc408e7cb0d79f185">&#9670;&#160;</a></span>DMA_CH1_AL3_READ_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_READ_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56fda5b29dc774bab67f707c191a85a1" name="a56fda5b29dc774bab67f707c191a85a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56fda5b29dc774bab67f707c191a85a1">&#9670;&#160;</a></span>DMA_CH1_AL3_READ_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_READ_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abae4419ea3d2dc4548eb81dd5758ce8b" name="abae4419ea3d2dc4548eb81dd5758ce8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abae4419ea3d2dc4548eb81dd5758ce8b">&#9670;&#160;</a></span>DMA_CH1_AL3_READ_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_READ_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49242b160cbdcd630e3e8620f655459c" name="a49242b160cbdcd630e3e8620f655459c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49242b160cbdcd630e3e8620f655459c">&#9670;&#160;</a></span>DMA_CH1_AL3_READ_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_READ_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000007c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5db1b9372a40bfde7fb5cd205463ca62" name="a5db1b9372a40bfde7fb5cd205463ca62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db1b9372a40bfde7fb5cd205463ca62">&#9670;&#160;</a></span>DMA_CH1_AL3_READ_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_READ_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd7f22660a74efba590f51a9e9ae85cc" name="afd7f22660a74efba590f51a9e9ae85cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd7f22660a74efba590f51a9e9ae85cc">&#9670;&#160;</a></span>DMA_CH1_AL3_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0056d08bdce27e3674a2619d8c065ad8" name="a0056d08bdce27e3674a2619d8c065ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0056d08bdce27e3674a2619d8c065ad8">&#9670;&#160;</a></span>DMA_CH1_AL3_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66075ea8db401694aab6acf8015891c9" name="a66075ea8db401694aab6acf8015891c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66075ea8db401694aab6acf8015891c9">&#9670;&#160;</a></span>DMA_CH1_AL3_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7193cfe53c8c90a8ef6ab107ebb19046" name="a7193cfe53c8c90a8ef6ab107ebb19046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7193cfe53c8c90a8ef6ab107ebb19046">&#9670;&#160;</a></span>DMA_CH1_AL3_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8fa9be0a6da2f8731e9eda9e9366943" name="ab8fa9be0a6da2f8731e9eda9e9366943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8fa9be0a6da2f8731e9eda9e9366943">&#9670;&#160;</a></span>DMA_CH1_AL3_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000078)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82be5af1a12290621ca9ac5eb21a3936" name="a82be5af1a12290621ca9ac5eb21a3936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82be5af1a12290621ca9ac5eb21a3936">&#9670;&#160;</a></span>DMA_CH1_AL3_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6387e499e587a4069b29028fc8ead7a" name="ab6387e499e587a4069b29028fc8ead7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6387e499e587a4069b29028fc8ead7a">&#9670;&#160;</a></span>DMA_CH1_AL3_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb9cb81bc9c6cd5f86b4e7acd49f9610" name="afb9cb81bc9c6cd5f86b4e7acd49f9610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb9cb81bc9c6cd5f86b4e7acd49f9610">&#9670;&#160;</a></span>DMA_CH1_AL3_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab300bc5b4a109c8ff96d98cf70d2ce88" name="ab300bc5b4a109c8ff96d98cf70d2ce88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab300bc5b4a109c8ff96d98cf70d2ce88">&#9670;&#160;</a></span>DMA_CH1_AL3_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa853c65e8fb7d3739938ae242eb6782b" name="aa853c65e8fb7d3739938ae242eb6782b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa853c65e8fb7d3739938ae242eb6782b">&#9670;&#160;</a></span>DMA_CH1_AL3_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d741fa4c4b9a4fe288acb0c1f8c5b5c" name="a8d741fa4c4b9a4fe288acb0c1f8c5b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d741fa4c4b9a4fe288acb0c1f8c5b5c">&#9670;&#160;</a></span>DMA_CH1_AL3_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000074)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a640f0b2a21adbdabf615bc4869e3a7ae" name="a640f0b2a21adbdabf615bc4869e3a7ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a640f0b2a21adbdabf615bc4869e3a7ae">&#9670;&#160;</a></span>DMA_CH1_AL3_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_AL3_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a607cb3731640b000f9e1c43af4764ef3" name="a607cb3731640b000f9e1c43af4764ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a607cb3731640b000f9e1c43af4764ef3">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_AHB_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_AHB_ERROR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad70259a55e95be8ebd492e17d55c7bc8" name="ad70259a55e95be8ebd492e17d55c7bc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad70259a55e95be8ebd492e17d55c7bc8">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_AHB_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_AHB_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23d5b9d1d0c57368f6d3638f169ceb5b" name="a23d5b9d1d0c57368f6d3638f169ceb5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23d5b9d1d0c57368f6d3638f169ceb5b">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_AHB_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_AHB_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af719ebf990cb8824adf9ce39398a85b0" name="af719ebf990cb8824adf9ce39398a85b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af719ebf990cb8824adf9ce39398a85b0">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_AHB_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_AHB_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23416220ef49a0de77e19a72cee5aff8" name="a23416220ef49a0de77e19a72cee5aff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23416220ef49a0de77e19a72cee5aff8">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_AHB_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_AHB_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae84d0eb1315ca0dabc6cc1c099697e7f" name="ae84d0eb1315ca0dabc6cc1c099697e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae84d0eb1315ca0dabc6cc1c099697e7f">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a186e42c5eb4ac9571bf1eae4e3aa0ded" name="a186e42c5eb4ac9571bf1eae4e3aa0ded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a186e42c5eb4ac9571bf1eae4e3aa0ded">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_BSWAP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_BSWAP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fe75f4d2df890eec00addce88c925f4" name="a8fe75f4d2df890eec00addce88c925f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fe75f4d2df890eec00addce88c925f4">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_BSWAP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_BSWAP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04d8d110bc9316f935fcf22bacbf7dc2" name="a04d8d110bc9316f935fcf22bacbf7dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04d8d110bc9316f935fcf22bacbf7dc2">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_BSWAP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_BSWAP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0aa4730078468027a8f844924132b0fc" name="a0aa4730078468027a8f844924132b0fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0aa4730078468027a8f844924132b0fc">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_BSWAP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_BSWAP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60588f2b1df43ea5ef34e9eed06a588e" name="a60588f2b1df43ea5ef34e9eed06a588e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60588f2b1df43ea5ef34e9eed06a588e">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_BSWAP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_BSWAP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8d9d21d641b83ddbe3e5b8aa2e6e44c" name="aa8d9d21d641b83ddbe3e5b8aa2e6e44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8d9d21d641b83ddbe3e5b8aa2e6e44c">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_BUSY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_BUSY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35d514af53d709bb8a1e653dd65f6957" name="a35d514af53d709bb8a1e653dd65f6957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35d514af53d709bb8a1e653dd65f6957">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_BUSY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_BUSY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51de8e666fbcd9fda14a5b99595d6db7" name="a51de8e666fbcd9fda14a5b99595d6db7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51de8e666fbcd9fda14a5b99595d6db7">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_BUSY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_BUSY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a783e372f6caa53fb74e26eaac871f50d" name="a783e372f6caa53fb74e26eaac871f50d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a783e372f6caa53fb74e26eaac871f50d">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_BUSY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_BUSY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43742f37137a6353241d953d4f20e0a0" name="a43742f37137a6353241d953d4f20e0a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43742f37137a6353241d953d4f20e0a0">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_BUSY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_BUSY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06cbb6644ded7a01416d15b2dae860dd" name="a06cbb6644ded7a01416d15b2dae860dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06cbb6644ded7a01416d15b2dae860dd">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_CHAIN_TO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_CHAIN_TO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b316dadba06838bc47a1f6fd0e73806" name="a8b316dadba06838bc47a1f6fd0e73806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b316dadba06838bc47a1f6fd0e73806">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_CHAIN_TO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_CHAIN_TO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ff4743f739952f5e24138d277c1fb99" name="a3ff4743f739952f5e24138d277c1fb99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ff4743f739952f5e24138d277c1fb99">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_CHAIN_TO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_CHAIN_TO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9d5aa3a606e1cc26d3cce24b55820cd" name="ac9d5aa3a606e1cc26d3cce24b55820cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9d5aa3a606e1cc26d3cce24b55820cd">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_CHAIN_TO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_CHAIN_TO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9454417c4e9191c84b3898126692b3e7" name="a9454417c4e9191c84b3898126692b3e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9454417c4e9191c84b3898126692b3e7">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_CHAIN_TO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_CHAIN_TO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a80efb7ed5b33a9203cd53614eec4a0" name="a5a80efb7ed5b33a9203cd53614eec4a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a80efb7ed5b33a9203cd53614eec4a0">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_DATA_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_DATA_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a203b41af7dd95cbf5daf28227a056131" name="a203b41af7dd95cbf5daf28227a056131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a203b41af7dd95cbf5daf28227a056131">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_DATA_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_DATA_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20ff41991bb714813a1c1e697ffed876" name="a20ff41991bb714813a1c1e697ffed876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20ff41991bb714813a1c1e697ffed876">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_DATA_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_DATA_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1fb38793fa3da0ad00166222eb5771c" name="ab1fb38793fa3da0ad00166222eb5771c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1fb38793fa3da0ad00166222eb5771c">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_DATA_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_DATA_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2825e4ef5e6f1ab411cca2613c842d48" name="a2825e4ef5e6f1ab411cca2613c842d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2825e4ef5e6f1ab411cca2613c842d48">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_DATA_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_DATA_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d97468961b3bbf187f2bc7e6b19de10" name="a6d97468961b3bbf187f2bc7e6b19de10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d97468961b3bbf187f2bc7e6b19de10">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75f3febe911252a2d2298c97b082b0b7" name="a75f3febe911252a2d2298c97b082b0b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f3febe911252a2d2298c97b082b0b7">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ce7f7580973017c0b3e6e564305b773" name="a1ce7f7580973017c0b3e6e564305b773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ce7f7580973017c0b3e6e564305b773">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a106ac74f6a1dbdbd2b55e27f069b0d53" name="a106ac74f6a1dbdbd2b55e27f069b0d53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a106ac74f6a1dbdbd2b55e27f069b0d53">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a775ae78a379b770e215cff8fd551ab85" name="a775ae78a379b770e215cff8fd551ab85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a775ae78a379b770e215cff8fd551ab85">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ae8dca07a4c8ecb635a72f3a4eb1028" name="a9ae8dca07a4c8ecb635a72f3a4eb1028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ae8dca07a4c8ecb635a72f3a4eb1028">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8c7fd1f1a70f66ee88cd4483db9b4d4" name="ab8c7fd1f1a70f66ee88cd4483db9b4d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8c7fd1f1a70f66ee88cd4483db9b4d4">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3509875435e40c7a61c12d46eb60e4b" name="ac3509875435e40c7a61c12d46eb60e4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3509875435e40c7a61c12d46eb60e4b">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f710ad346eb95e947dc34e0713e7391" name="a0f710ad346eb95e947dc34e0713e7391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f710ad346eb95e947dc34e0713e7391">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af56b27eaf5d5e7d8105704fb3ae72a09" name="af56b27eaf5d5e7d8105704fb3ae72a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af56b27eaf5d5e7d8105704fb3ae72a09">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8a467f0ad1933b3452351d259df78fb" name="af8a467f0ad1933b3452351d259df78fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8a467f0ad1933b3452351d259df78fb">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89698221f88e6f9d0ad554393f32537d" name="a89698221f88e6f9d0ad554393f32537d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89698221f88e6f9d0ad554393f32537d">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b03c29362126e7fe55368f080d2d90a" name="a5b03c29362126e7fe55368f080d2d90a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b03c29362126e7fe55368f080d2d90a">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_HIGH_PRIORITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a563b77986df0a68760f597feb1a34c3a" name="a563b77986df0a68760f597feb1a34c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a563b77986df0a68760f597feb1a34c3a">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_INCR_READ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_INCR_READ_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b7b4e147ecad92d4bca6097764e06cc" name="a1b7b4e147ecad92d4bca6097764e06cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b7b4e147ecad92d4bca6097764e06cc">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_INCR_READ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_INCR_READ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa51407770a5982f03545265d9ab3affe" name="aa51407770a5982f03545265d9ab3affe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa51407770a5982f03545265d9ab3affe">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_INCR_READ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_INCR_READ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9a0ccecd6fa7e2e7b94b9755fd60d07" name="aa9a0ccecd6fa7e2e7b94b9755fd60d07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9a0ccecd6fa7e2e7b94b9755fd60d07">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_INCR_READ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_INCR_READ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b3e5603df4bc2fdcd03c411ea97482c" name="a6b3e5603df4bc2fdcd03c411ea97482c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b3e5603df4bc2fdcd03c411ea97482c">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_INCR_READ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_INCR_READ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dbda769c35b71d12c68f23f6c02fd9c" name="a9dbda769c35b71d12c68f23f6c02fd9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dbda769c35b71d12c68f23f6c02fd9c">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_INCR_WRITE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_INCR_WRITE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a314bcc8eadd2eb11d03b2ac45cbcc9bd" name="a314bcc8eadd2eb11d03b2ac45cbcc9bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a314bcc8eadd2eb11d03b2ac45cbcc9bd">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_INCR_WRITE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_INCR_WRITE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac49516f7b773a5fefa6dc88d1db92e2a" name="ac49516f7b773a5fefa6dc88d1db92e2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac49516f7b773a5fefa6dc88d1db92e2a">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_INCR_WRITE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_INCR_WRITE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53a67ce4e7bed87f96d12667248ec121" name="a53a67ce4e7bed87f96d12667248ec121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53a67ce4e7bed87f96d12667248ec121">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_INCR_WRITE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_INCR_WRITE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea0bd3c15ae0f31f390fb86b2ab72df5" name="aea0bd3c15ae0f31f390fb86b2ab72df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea0bd3c15ae0f31f390fb86b2ab72df5">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_INCR_WRITE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_INCR_WRITE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0589b0de301129999165d0ced25e1659" name="a0589b0de301129999165d0ced25e1659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0589b0de301129999165d0ced25e1659">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_IRQ_QUIET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_IRQ_QUIET_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a022f6e878b2b273c83bb803017062a" name="a0a022f6e878b2b273c83bb803017062a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a022f6e878b2b273c83bb803017062a">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_IRQ_QUIET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_IRQ_QUIET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ac51a83bac70fc9fcbda5bc66428076" name="a2ac51a83bac70fc9fcbda5bc66428076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ac51a83bac70fc9fcbda5bc66428076">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_IRQ_QUIET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_IRQ_QUIET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35613da3bce0ffa6673b02c60767d3d2" name="a35613da3bce0ffa6673b02c60767d3d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35613da3bce0ffa6673b02c60767d3d2">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_IRQ_QUIET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_IRQ_QUIET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2bed36cbc066637545489ee58a68fbe" name="ab2bed36cbc066637545489ee58a68fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2bed36cbc066637545489ee58a68fbe">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_IRQ_QUIET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_IRQ_QUIET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab69c33269420c8d7f6790f69718d0d9c" name="ab69c33269420c8d7f6790f69718d0d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab69c33269420c8d7f6790f69718d0d9c">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000004c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7621640d800ad0f853b6e977cdc62cac" name="a7621640d800ad0f853b6e977cdc62cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7621640d800ad0f853b6e977cdc62cac">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_READ_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_READ_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4670a878ddfa633f9e1421bbdb7fbc80" name="a4670a878ddfa633f9e1421bbdb7fbc80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4670a878ddfa633f9e1421bbdb7fbc80">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_READ_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_READ_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff677371ebfde9b1d116c35ee1534481" name="aff677371ebfde9b1d116c35ee1534481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff677371ebfde9b1d116c35ee1534481">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_READ_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_READ_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c4a427cfe8f8bb149b19072edeef1ac" name="a4c4a427cfe8f8bb149b19072edeef1ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c4a427cfe8f8bb149b19072edeef1ac">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_READ_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_READ_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0447633294360e837eae30e1aa4d350" name="ad0447633294360e837eae30e1aa4d350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0447633294360e837eae30e1aa4d350">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_READ_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_READ_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6ac28f4f400fec9337e9aecbf586ce5" name="ac6ac28f4f400fec9337e9aecbf586ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6ac28f4f400fec9337e9aecbf586ce5">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7494f0d55b22085894da68bf339da7f" name="af7494f0d55b22085894da68bf339da7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7494f0d55b22085894da68bf339da7f">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_RING_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_RING_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e70efd6a982217f50c5b3846c4eb839" name="a6e70efd6a982217f50c5b3846c4eb839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e70efd6a982217f50c5b3846c4eb839">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_RING_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_RING_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e1b448a2acb400a83a1e6a7d7f82f08" name="a4e1b448a2acb400a83a1e6a7d7f82f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e1b448a2acb400a83a1e6a7d7f82f08">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_RING_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_RING_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c9719822cf4da3836dce8ed4e1c37f5" name="a6c9719822cf4da3836dce8ed4e1c37f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c9719822cf4da3836dce8ed4e1c37f5">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_RING_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_RING_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82287bf265e16ad45dde9da440144a89" name="a82287bf265e16ad45dde9da440144a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82287bf265e16ad45dde9da440144a89">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_RING_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_RING_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9886425432871165d58889af87f9baf" name="ad9886425432871165d58889af87f9baf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9886425432871165d58889af87f9baf">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_RING_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_RING_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b9e55937787fa892c8878d794515ea3" name="a1b9e55937787fa892c8878d794515ea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b9e55937787fa892c8878d794515ea3">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_RING_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_RING_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a674d123c8eac006063c92f7cba21cd05" name="a674d123c8eac006063c92f7cba21cd05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a674d123c8eac006063c92f7cba21cd05">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_RING_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_RING_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2033d8c42e3e0f43a3f7abc918b8499" name="ad2033d8c42e3e0f43a3f7abc918b8499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2033d8c42e3e0f43a3f7abc918b8499">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_RING_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_RING_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cb624082cea1d0c07c4d4ab609766cd" name="a3cb624082cea1d0c07c4d4ab609766cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cb624082cea1d0c07c4d4ab609766cd">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_RING_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_RING_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24c5179977c4ffca939dfd7c37727790" name="a24c5179977c4ffca939dfd7c37727790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c5179977c4ffca939dfd7c37727790">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a136361d92c18358bcf19b8ad0bf23010" name="a136361d92c18358bcf19b8ad0bf23010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a136361d92c18358bcf19b8ad0bf23010">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_SNIFF_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_SNIFF_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae18276e4d7a5e792151524c66e347183" name="ae18276e4d7a5e792151524c66e347183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae18276e4d7a5e792151524c66e347183">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_SNIFF_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_SNIFF_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1480f7ef46c950e4ee94dbb17005442f" name="a1480f7ef46c950e4ee94dbb17005442f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1480f7ef46c950e4ee94dbb17005442f">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_SNIFF_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_SNIFF_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6799fa2192e248fb73114dc48316c008" name="a6799fa2192e248fb73114dc48316c008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6799fa2192e248fb73114dc48316c008">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_SNIFF_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_SNIFF_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5001da42a1b442e370405c333b8b7a02" name="a5001da42a1b442e370405c333b8b7a02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5001da42a1b442e370405c333b8b7a02">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_SNIFF_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_SNIFF_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2d3eb54da2698ead8e361e93492ff09" name="ad2d3eb54da2698ead8e361e93492ff09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2d3eb54da2698ead8e361e93492ff09">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_TREQ_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_TREQ_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab988b50c52cff0fe559a93975a88c1c5" name="ab988b50c52cff0fe559a93975a88c1c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab988b50c52cff0fe559a93975a88c1c5">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_TREQ_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_TREQ_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a762fc519c6e84fd17c1bb6cbe5fbdfbe" name="a762fc519c6e84fd17c1bb6cbe5fbdfbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a762fc519c6e84fd17c1bb6cbe5fbdfbe">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_TREQ_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_TREQ_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84af0d17e7ddd11a3420e5e18fbfc736" name="a84af0d17e7ddd11a3420e5e18fbfc736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84af0d17e7ddd11a3420e5e18fbfc736">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_TREQ_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_TREQ_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78e57e6387aa9c42657c5735409e0192" name="a78e57e6387aa9c42657c5735409e0192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e57e6387aa9c42657c5735409e0192">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_TREQ_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_TREQ_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d0f1ca4c365fbd1aa69dbcd858438bd" name="a1d0f1ca4c365fbd1aa69dbcd858438bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d0f1ca4c365fbd1aa69dbcd858438bd">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d22a5d1304fddadf5c040b483fecba0" name="a7d22a5d1304fddadf5c040b483fecba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d22a5d1304fddadf5c040b483fecba0">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e37f0fe54d87763fa47a68c35fce5b1" name="a0e37f0fe54d87763fa47a68c35fce5b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e37f0fe54d87763fa47a68c35fce5b1">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7263a4a5cedaae518a82583df480bcb" name="aa7263a4a5cedaae518a82583df480bcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7263a4a5cedaae518a82583df480bcb">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a682b22feecec7c3885f5f7ad3d265306" name="a682b22feecec7c3885f5f7ad3d265306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a682b22feecec7c3885f5f7ad3d265306">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb83bffd04f2fae4ef100de39ef5e86a" name="abb83bffd04f2fae4ef100de39ef5e86a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb83bffd04f2fae4ef100de39ef5e86a">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_WRITE_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_WRITE_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47063715a2cb27788596d9c15ddad6d6" name="a47063715a2cb27788596d9c15ddad6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47063715a2cb27788596d9c15ddad6d6">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_WRITE_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_WRITE_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a577525fa186dab2b7f289f424ba2d10e" name="a577525fa186dab2b7f289f424ba2d10e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a577525fa186dab2b7f289f424ba2d10e">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_WRITE_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_WRITE_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0da2af40c18ed1bfc84972e592c48f05" name="a0da2af40c18ed1bfc84972e592c48f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0da2af40c18ed1bfc84972e592c48f05">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_WRITE_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_WRITE_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a162b4c4aa76ff0af880a60a75ae0a59b" name="a162b4c4aa76ff0af880a60a75ae0a59b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a162b4c4aa76ff0af880a60a75ae0a59b">&#9670;&#160;</a></span>DMA_CH1_CTRL_TRIG_WRITE_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_CTRL_TRIG_WRITE_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac63919f4a67e172e25de5fdd1c93fe9c" name="ac63919f4a67e172e25de5fdd1c93fe9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac63919f4a67e172e25de5fdd1c93fe9c">&#9670;&#160;</a></span>DMA_CH1_DBG_CTDREQ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_DBG_CTDREQ_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed4821d0d6793df172fea2371d07df62" name="aed4821d0d6793df172fea2371d07df62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed4821d0d6793df172fea2371d07df62">&#9670;&#160;</a></span>DMA_CH1_DBG_CTDREQ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_DBG_CTDREQ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dfc19693a16eb9d769842767ca7fbd7" name="a6dfc19693a16eb9d769842767ca7fbd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dfc19693a16eb9d769842767ca7fbd7">&#9670;&#160;</a></span>DMA_CH1_DBG_CTDREQ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_DBG_CTDREQ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73c9327dfeb23a6b32c75510331f7579" name="a73c9327dfeb23a6b32c75510331f7579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73c9327dfeb23a6b32c75510331f7579">&#9670;&#160;</a></span>DMA_CH1_DBG_CTDREQ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_DBG_CTDREQ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14d2907b67693ba96da5870f1ba55a42" name="a14d2907b67693ba96da5870f1ba55a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14d2907b67693ba96da5870f1ba55a42">&#9670;&#160;</a></span>DMA_CH1_DBG_CTDREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_DBG_CTDREQ_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000840)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ecef1acdb2e96b143d1befa7eef6cc7" name="a8ecef1acdb2e96b143d1befa7eef6cc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ecef1acdb2e96b143d1befa7eef6cc7">&#9670;&#160;</a></span>DMA_CH1_DBG_CTDREQ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_DBG_CTDREQ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac76eeedcf35bc02e5519dc8ffd6ea17d" name="ac76eeedcf35bc02e5519dc8ffd6ea17d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac76eeedcf35bc02e5519dc8ffd6ea17d">&#9670;&#160;</a></span>DMA_CH1_DBG_TCR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_DBG_TCR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac77efbc2d9ff0c857afd38ff784b07d1" name="ac77efbc2d9ff0c857afd38ff784b07d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac77efbc2d9ff0c857afd38ff784b07d1">&#9670;&#160;</a></span>DMA_CH1_DBG_TCR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_DBG_TCR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf8bdd943e7fb6807a116d46941f9d9d" name="abf8bdd943e7fb6807a116d46941f9d9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf8bdd943e7fb6807a116d46941f9d9d">&#9670;&#160;</a></span>DMA_CH1_DBG_TCR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_DBG_TCR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7773a4774802248713bd8a95f4335e1" name="ab7773a4774802248713bd8a95f4335e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7773a4774802248713bd8a95f4335e1">&#9670;&#160;</a></span>DMA_CH1_DBG_TCR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_DBG_TCR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a206816d2fad6dde99167a3c573ab6c6e" name="a206816d2fad6dde99167a3c573ab6c6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a206816d2fad6dde99167a3c573ab6c6e">&#9670;&#160;</a></span>DMA_CH1_DBG_TCR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_DBG_TCR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000844)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb25f6c0ed9eb03754e63ce0e77e5adf" name="abb25f6c0ed9eb03754e63ce0e77e5adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb25f6c0ed9eb03754e63ce0e77e5adf">&#9670;&#160;</a></span>DMA_CH1_DBG_TCR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_DBG_TCR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86b901a743e051b96d9c0362eecdfe98" name="a86b901a743e051b96d9c0362eecdfe98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86b901a743e051b96d9c0362eecdfe98">&#9670;&#160;</a></span>DMA_CH1_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0124f169d185400800cb084dc651ea97" name="a0124f169d185400800cb084dc651ea97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0124f169d185400800cb084dc651ea97">&#9670;&#160;</a></span>DMA_CH1_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4e355db60707fc17b85436cc5d81ec4" name="af4e355db60707fc17b85436cc5d81ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4e355db60707fc17b85436cc5d81ec4">&#9670;&#160;</a></span>DMA_CH1_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adabab260871d5af922659f0246b269d6" name="adabab260871d5af922659f0246b269d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adabab260871d5af922659f0246b269d6">&#9670;&#160;</a></span>DMA_CH1_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35fd231dfb9ae32b1514f7efa49529b0" name="a35fd231dfb9ae32b1514f7efa49529b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35fd231dfb9ae32b1514f7efa49529b0">&#9670;&#160;</a></span>DMA_CH1_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78e18d856ff9e3cbb6d0b6a12a8ccc2b" name="a78e18d856ff9e3cbb6d0b6a12a8ccc2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e18d856ff9e3cbb6d0b6a12a8ccc2b">&#9670;&#160;</a></span>DMA_CH1_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_READ_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab283091402738f54c3a426014d58ed4a" name="ab283091402738f54c3a426014d58ed4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab283091402738f54c3a426014d58ed4a">&#9670;&#160;</a></span>DMA_CH1_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e4990d17700d17513a33f99e5b7ba2c" name="a1e4990d17700d17513a33f99e5b7ba2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e4990d17700d17513a33f99e5b7ba2c">&#9670;&#160;</a></span>DMA_CH1_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeed7af9da82abe2bde2b92a3422fa9cc" name="aeed7af9da82abe2bde2b92a3422fa9cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeed7af9da82abe2bde2b92a3422fa9cc">&#9670;&#160;</a></span>DMA_CH1_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a666ef236dbc2ef5348a0115a59247d19" name="a666ef236dbc2ef5348a0115a59247d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a666ef236dbc2ef5348a0115a59247d19">&#9670;&#160;</a></span>DMA_CH1_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a0e331a9e54964217be8ffbda778f18" name="a3a0e331a9e54964217be8ffbda778f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a0e331a9e54964217be8ffbda778f18">&#9670;&#160;</a></span>DMA_CH1_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000048)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3834f8ce6bcd79226aa2ba69f320328" name="ac3834f8ce6bcd79226aa2ba69f320328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3834f8ce6bcd79226aa2ba69f320328">&#9670;&#160;</a></span>DMA_CH1_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_TRANS_COUNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae394e44e6a9337f5599ff10cf7a2dce5" name="ae394e44e6a9337f5599ff10cf7a2dce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae394e44e6a9337f5599ff10cf7a2dce5">&#9670;&#160;</a></span>DMA_CH1_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61c27c56ee9bb39a18779c65385379e5" name="a61c27c56ee9bb39a18779c65385379e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61c27c56ee9bb39a18779c65385379e5">&#9670;&#160;</a></span>DMA_CH1_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6803256f70d54c2d36efca2b33ecd73" name="ab6803256f70d54c2d36efca2b33ecd73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6803256f70d54c2d36efca2b33ecd73">&#9670;&#160;</a></span>DMA_CH1_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8265baa2ed525cc846afb883e6c5dcf" name="aa8265baa2ed525cc846afb883e6c5dcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8265baa2ed525cc846afb883e6c5dcf">&#9670;&#160;</a></span>DMA_CH1_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67a5b8bbcc7336643f952f90ae753870" name="a67a5b8bbcc7336643f952f90ae753870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67a5b8bbcc7336643f952f90ae753870">&#9670;&#160;</a></span>DMA_CH1_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000044)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a57f736ed4943b19a0122973c65ebff" name="a7a57f736ed4943b19a0122973c65ebff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a57f736ed4943b19a0122973c65ebff">&#9670;&#160;</a></span>DMA_CH1_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH1_WRITE_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1737ab26d8584e97a8e131a70882122" name="af1737ab26d8584e97a8e131a70882122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1737ab26d8584e97a8e131a70882122">&#9670;&#160;</a></span>DMA_CH2_AL1_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf19da4e666cf14c1b135d2f76be1c0c" name="aaf19da4e666cf14c1b135d2f76be1c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf19da4e666cf14c1b135d2f76be1c0c">&#9670;&#160;</a></span>DMA_CH2_AL1_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6e9cb912762b4a630a93b8a4d77c093" name="ad6e9cb912762b4a630a93b8a4d77c093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6e9cb912762b4a630a93b8a4d77c093">&#9670;&#160;</a></span>DMA_CH2_AL1_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1249cb1070bb4662b3f27843aacf55a" name="ae1249cb1070bb4662b3f27843aacf55a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1249cb1070bb4662b3f27843aacf55a">&#9670;&#160;</a></span>DMA_CH2_AL1_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0481ccde8c9fe246ed62f4e4b821735" name="aa0481ccde8c9fe246ed62f4e4b821735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0481ccde8c9fe246ed62f4e4b821735">&#9670;&#160;</a></span>DMA_CH2_AL1_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000090)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0b9dc7ca4b5f4eafb9172afc7b46197" name="ac0b9dc7ca4b5f4eafb9172afc7b46197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0b9dc7ca4b5f4eafb9172afc7b46197">&#9670;&#160;</a></span>DMA_CH2_AL1_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a743618d1433ffe75f3e5bafad3a1ea01" name="a743618d1433ffe75f3e5bafad3a1ea01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a743618d1433ffe75f3e5bafad3a1ea01">&#9670;&#160;</a></span>DMA_CH2_AL1_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee70482dbadc4769c4b5fb5ad6a8e8c5" name="aee70482dbadc4769c4b5fb5ad6a8e8c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee70482dbadc4769c4b5fb5ad6a8e8c5">&#9670;&#160;</a></span>DMA_CH2_AL1_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a287a21d6a3c22bebf9317f6dfb370b4e" name="a287a21d6a3c22bebf9317f6dfb370b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a287a21d6a3c22bebf9317f6dfb370b4e">&#9670;&#160;</a></span>DMA_CH2_AL1_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78f6ef1116601977fd30d79819167336" name="a78f6ef1116601977fd30d79819167336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78f6ef1116601977fd30d79819167336">&#9670;&#160;</a></span>DMA_CH2_AL1_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42a2c071906c371a66b1c695835ad01a" name="a42a2c071906c371a66b1c695835ad01a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a2c071906c371a66b1c695835ad01a">&#9670;&#160;</a></span>DMA_CH2_AL1_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000094)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a787045576ea2ccf28d6de3501777af69" name="a787045576ea2ccf28d6de3501777af69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a787045576ea2ccf28d6de3501777af69">&#9670;&#160;</a></span>DMA_CH2_AL1_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa87b0ffdf6a0903a1177031bbe03a88b" name="aa87b0ffdf6a0903a1177031bbe03a88b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa87b0ffdf6a0903a1177031bbe03a88b">&#9670;&#160;</a></span>DMA_CH2_AL1_TRANS_COUNT_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_TRANS_COUNT_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8aed3c128f536ab7fe1a72af2bd9462" name="aa8aed3c128f536ab7fe1a72af2bd9462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8aed3c128f536ab7fe1a72af2bd9462">&#9670;&#160;</a></span>DMA_CH2_AL1_TRANS_COUNT_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_TRANS_COUNT_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd924fa5019cbc025a02d39ce8cfd702" name="afd924fa5019cbc025a02d39ce8cfd702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd924fa5019cbc025a02d39ce8cfd702">&#9670;&#160;</a></span>DMA_CH2_AL1_TRANS_COUNT_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_TRANS_COUNT_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b5746f763042952072c83a8ac160451" name="a2b5746f763042952072c83a8ac160451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b5746f763042952072c83a8ac160451">&#9670;&#160;</a></span>DMA_CH2_AL1_TRANS_COUNT_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_TRANS_COUNT_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab499b1d5bdde1873805fa1f3ee57c415" name="ab499b1d5bdde1873805fa1f3ee57c415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab499b1d5bdde1873805fa1f3ee57c415">&#9670;&#160;</a></span>DMA_CH2_AL1_TRANS_COUNT_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_TRANS_COUNT_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000009c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada792ddcdf00faa918e71418ed8f790a" name="ada792ddcdf00faa918e71418ed8f790a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada792ddcdf00faa918e71418ed8f790a">&#9670;&#160;</a></span>DMA_CH2_AL1_TRANS_COUNT_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_TRANS_COUNT_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ead89abe8b8e1f9793c84c50626ccf8" name="a6ead89abe8b8e1f9793c84c50626ccf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ead89abe8b8e1f9793c84c50626ccf8">&#9670;&#160;</a></span>DMA_CH2_AL1_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ff33a75d61940ebda3cecaf77955f18" name="a4ff33a75d61940ebda3cecaf77955f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ff33a75d61940ebda3cecaf77955f18">&#9670;&#160;</a></span>DMA_CH2_AL1_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a337cbbc045501eaf3133826813bec49b" name="a337cbbc045501eaf3133826813bec49b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a337cbbc045501eaf3133826813bec49b">&#9670;&#160;</a></span>DMA_CH2_AL1_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a46436b7535be4b6a78a10314965594" name="a7a46436b7535be4b6a78a10314965594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a46436b7535be4b6a78a10314965594">&#9670;&#160;</a></span>DMA_CH2_AL1_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53d8fb45f82937cee6d9016a40dee461" name="a53d8fb45f82937cee6d9016a40dee461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53d8fb45f82937cee6d9016a40dee461">&#9670;&#160;</a></span>DMA_CH2_AL1_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000098)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a453fa41abf965a2b6197ed0b64224a8a" name="a453fa41abf965a2b6197ed0b64224a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a453fa41abf965a2b6197ed0b64224a8a">&#9670;&#160;</a></span>DMA_CH2_AL1_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL1_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa548060963fe089c27500d4a4192bad9" name="aa548060963fe089c27500d4a4192bad9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa548060963fe089c27500d4a4192bad9">&#9670;&#160;</a></span>DMA_CH2_AL2_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab324315d17b0a72f98288014f475e84e" name="ab324315d17b0a72f98288014f475e84e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab324315d17b0a72f98288014f475e84e">&#9670;&#160;</a></span>DMA_CH2_AL2_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90340cb3ce188ec6b0b83d3fbd6f6282" name="a90340cb3ce188ec6b0b83d3fbd6f6282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90340cb3ce188ec6b0b83d3fbd6f6282">&#9670;&#160;</a></span>DMA_CH2_AL2_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9d20e1d565eaac444945d91577cf89d" name="ae9d20e1d565eaac444945d91577cf89d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9d20e1d565eaac444945d91577cf89d">&#9670;&#160;</a></span>DMA_CH2_AL2_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa903e54758faf2f2b5cd44c52bf3e33" name="aaa903e54758faf2f2b5cd44c52bf3e33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa903e54758faf2f2b5cd44c52bf3e33">&#9670;&#160;</a></span>DMA_CH2_AL2_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37bd34acd1cf0d153dea48b13d20d728" name="a37bd34acd1cf0d153dea48b13d20d728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37bd34acd1cf0d153dea48b13d20d728">&#9670;&#160;</a></span>DMA_CH2_AL2_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c0a73856c31122dbab694c5ab10fb8c" name="a1c0a73856c31122dbab694c5ab10fb8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c0a73856c31122dbab694c5ab10fb8c">&#9670;&#160;</a></span>DMA_CH2_AL2_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a626a95bf7c2310c947a62b4140df6e6d" name="a626a95bf7c2310c947a62b4140df6e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a626a95bf7c2310c947a62b4140df6e6d">&#9670;&#160;</a></span>DMA_CH2_AL2_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9f82a688735f2f3224fe76e8dc95c17" name="ac9f82a688735f2f3224fe76e8dc95c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9f82a688735f2f3224fe76e8dc95c17">&#9670;&#160;</a></span>DMA_CH2_AL2_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6438b0f215d7c1887cf26d23cafb422a" name="a6438b0f215d7c1887cf26d23cafb422a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6438b0f215d7c1887cf26d23cafb422a">&#9670;&#160;</a></span>DMA_CH2_AL2_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae38a35b18312a4ffe3fa2dea4539a39d" name="ae38a35b18312a4ffe3fa2dea4539a39d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae38a35b18312a4ffe3fa2dea4539a39d">&#9670;&#160;</a></span>DMA_CH2_AL2_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1adec679b5754367ef6d96f3bc0f148f" name="a1adec679b5754367ef6d96f3bc0f148f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1adec679b5754367ef6d96f3bc0f148f">&#9670;&#160;</a></span>DMA_CH2_AL2_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56c99e9c6372fceac387d0695db6f34b" name="a56c99e9c6372fceac387d0695db6f34b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56c99e9c6372fceac387d0695db6f34b">&#9670;&#160;</a></span>DMA_CH2_AL2_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade6033d5ce68907e92513b767a9adfbe" name="ade6033d5ce68907e92513b767a9adfbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade6033d5ce68907e92513b767a9adfbe">&#9670;&#160;</a></span>DMA_CH2_AL2_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c468b6c8a21dd25b48d9996ca83920b" name="a6c468b6c8a21dd25b48d9996ca83920b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c468b6c8a21dd25b48d9996ca83920b">&#9670;&#160;</a></span>DMA_CH2_AL2_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a318b03ded5a3fa34693fa760ce2361f0" name="a318b03ded5a3fa34693fa760ce2361f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a318b03ded5a3fa34693fa760ce2361f0">&#9670;&#160;</a></span>DMA_CH2_AL2_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59aa1e99e8c70ac5cae4ea1a1480a37c" name="a59aa1e99e8c70ac5cae4ea1a1480a37c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59aa1e99e8c70ac5cae4ea1a1480a37c">&#9670;&#160;</a></span>DMA_CH2_AL2_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000a4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a002855163320c8d160436d6e748c80a4" name="a002855163320c8d160436d6e748c80a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a002855163320c8d160436d6e748c80a4">&#9670;&#160;</a></span>DMA_CH2_AL2_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad82b6eeb8d1ae860aad3be6c4250a981" name="ad82b6eeb8d1ae860aad3be6c4250a981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad82b6eeb8d1ae860aad3be6c4250a981">&#9670;&#160;</a></span>DMA_CH2_AL2_WRITE_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_WRITE_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2552e7fbafe9784c307957722a9c6a62" name="a2552e7fbafe9784c307957722a9c6a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2552e7fbafe9784c307957722a9c6a62">&#9670;&#160;</a></span>DMA_CH2_AL2_WRITE_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_WRITE_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c2c2137e053fd5c3e675a8ab757041b" name="a1c2c2137e053fd5c3e675a8ab757041b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c2c2137e053fd5c3e675a8ab757041b">&#9670;&#160;</a></span>DMA_CH2_AL2_WRITE_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_WRITE_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc41a08c53294ec84cd5db81e0063b52" name="afc41a08c53294ec84cd5db81e0063b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc41a08c53294ec84cd5db81e0063b52">&#9670;&#160;</a></span>DMA_CH2_AL2_WRITE_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_WRITE_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2a42523cb0ce9433f2653e4cf63760b" name="ad2a42523cb0ce9433f2653e4cf63760b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2a42523cb0ce9433f2653e4cf63760b">&#9670;&#160;</a></span>DMA_CH2_AL2_WRITE_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_WRITE_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ac)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5d658b054147e2b60ee08363afbc98c" name="aa5d658b054147e2b60ee08363afbc98c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5d658b054147e2b60ee08363afbc98c">&#9670;&#160;</a></span>DMA_CH2_AL2_WRITE_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL2_WRITE_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a792c728c4d74bb6f827bad65774472d4" name="a792c728c4d74bb6f827bad65774472d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a792c728c4d74bb6f827bad65774472d4">&#9670;&#160;</a></span>DMA_CH2_AL3_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3079045afc64262ce347a2363c0c0773" name="a3079045afc64262ce347a2363c0c0773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3079045afc64262ce347a2363c0c0773">&#9670;&#160;</a></span>DMA_CH2_AL3_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bc7c5fc7aa8d4c81b3c19021027f58e" name="a9bc7c5fc7aa8d4c81b3c19021027f58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bc7c5fc7aa8d4c81b3c19021027f58e">&#9670;&#160;</a></span>DMA_CH2_AL3_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac43bf62e8a67863f5bb957b0db912b7f" name="ac43bf62e8a67863f5bb957b0db912b7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac43bf62e8a67863f5bb957b0db912b7f">&#9670;&#160;</a></span>DMA_CH2_AL3_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29a2ebc450361ed9d42a70b58a2c8b5b" name="a29a2ebc450361ed9d42a70b58a2c8b5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29a2ebc450361ed9d42a70b58a2c8b5b">&#9670;&#160;</a></span>DMA_CH2_AL3_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adae82723c79d20c230387b835f2f192c" name="adae82723c79d20c230387b835f2f192c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adae82723c79d20c230387b835f2f192c">&#9670;&#160;</a></span>DMA_CH2_AL3_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57b394121657e7980e3f4900b916e9d3" name="a57b394121657e7980e3f4900b916e9d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57b394121657e7980e3f4900b916e9d3">&#9670;&#160;</a></span>DMA_CH2_AL3_READ_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_READ_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad051df0b46f6f58807bbc3373dad0ca9" name="ad051df0b46f6f58807bbc3373dad0ca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad051df0b46f6f58807bbc3373dad0ca9">&#9670;&#160;</a></span>DMA_CH2_AL3_READ_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_READ_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37e264f578fb010397c3f93b09058cd4" name="a37e264f578fb010397c3f93b09058cd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37e264f578fb010397c3f93b09058cd4">&#9670;&#160;</a></span>DMA_CH2_AL3_READ_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_READ_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8950d4494773edbc873fafefe98f96ab" name="a8950d4494773edbc873fafefe98f96ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8950d4494773edbc873fafefe98f96ab">&#9670;&#160;</a></span>DMA_CH2_AL3_READ_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_READ_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4181422f74dc7d8f9917f95da1ee8d5f" name="a4181422f74dc7d8f9917f95da1ee8d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4181422f74dc7d8f9917f95da1ee8d5f">&#9670;&#160;</a></span>DMA_CH2_AL3_READ_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_READ_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000bc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07e2ba01116c202bebbe0b1476d5ea6f" name="a07e2ba01116c202bebbe0b1476d5ea6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07e2ba01116c202bebbe0b1476d5ea6f">&#9670;&#160;</a></span>DMA_CH2_AL3_READ_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_READ_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd176d79e272c2d2db180d81a409a04b" name="acd176d79e272c2d2db180d81a409a04b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd176d79e272c2d2db180d81a409a04b">&#9670;&#160;</a></span>DMA_CH2_AL3_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0609de140097c3d4562e16f4a94dd050" name="a0609de140097c3d4562e16f4a94dd050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0609de140097c3d4562e16f4a94dd050">&#9670;&#160;</a></span>DMA_CH2_AL3_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1c196c9f35570f8738500638a598936" name="ac1c196c9f35570f8738500638a598936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1c196c9f35570f8738500638a598936">&#9670;&#160;</a></span>DMA_CH2_AL3_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3949a9903c530a880507df9a49994e03" name="a3949a9903c530a880507df9a49994e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3949a9903c530a880507df9a49994e03">&#9670;&#160;</a></span>DMA_CH2_AL3_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cc6543fad712b6eb895e98ecf2bdecc" name="a5cc6543fad712b6eb895e98ecf2bdecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cc6543fad712b6eb895e98ecf2bdecc">&#9670;&#160;</a></span>DMA_CH2_AL3_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1913737cc42e63c2c3bb65b50ed4169e" name="a1913737cc42e63c2c3bb65b50ed4169e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1913737cc42e63c2c3bb65b50ed4169e">&#9670;&#160;</a></span>DMA_CH2_AL3_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a411873b6a5cb13519d52f3dd15c198ae" name="a411873b6a5cb13519d52f3dd15c198ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a411873b6a5cb13519d52f3dd15c198ae">&#9670;&#160;</a></span>DMA_CH2_AL3_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69ae57f258bd88f05c86bec3200e1ccb" name="a69ae57f258bd88f05c86bec3200e1ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69ae57f258bd88f05c86bec3200e1ccb">&#9670;&#160;</a></span>DMA_CH2_AL3_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e761664afcf32ed4717f34fd7bcc40e" name="a6e761664afcf32ed4717f34fd7bcc40e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e761664afcf32ed4717f34fd7bcc40e">&#9670;&#160;</a></span>DMA_CH2_AL3_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a633f1a172ccfcf93d0f51e5262dccd50" name="a633f1a172ccfcf93d0f51e5262dccd50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a633f1a172ccfcf93d0f51e5262dccd50">&#9670;&#160;</a></span>DMA_CH2_AL3_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad23eafdebd6084257dee5b43f78fc7b9" name="ad23eafdebd6084257dee5b43f78fc7b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad23eafdebd6084257dee5b43f78fc7b9">&#9670;&#160;</a></span>DMA_CH2_AL3_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000b4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afee4c513f28ae91714811035749a1eea" name="afee4c513f28ae91714811035749a1eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afee4c513f28ae91714811035749a1eea">&#9670;&#160;</a></span>DMA_CH2_AL3_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_AL3_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a134af9f56157e8f1aedf7251fc8be8a7" name="a134af9f56157e8f1aedf7251fc8be8a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a134af9f56157e8f1aedf7251fc8be8a7">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_AHB_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_AHB_ERROR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78bf123b7597c55a3cce19b25c5f4158" name="a78bf123b7597c55a3cce19b25c5f4158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78bf123b7597c55a3cce19b25c5f4158">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_AHB_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_AHB_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05a5be01cd89862fc249c1a021abfb65" name="a05a5be01cd89862fc249c1a021abfb65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05a5be01cd89862fc249c1a021abfb65">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_AHB_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_AHB_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b5b2ecfad0e5abb8effa01ce3185123" name="a3b5b2ecfad0e5abb8effa01ce3185123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b5b2ecfad0e5abb8effa01ce3185123">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_AHB_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_AHB_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff645841b1dae68c5ad440a95402f1d3" name="aff645841b1dae68c5ad440a95402f1d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff645841b1dae68c5ad440a95402f1d3">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_AHB_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_AHB_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6494af0adc61ec5707a95380d1aa5fd9" name="a6494af0adc61ec5707a95380d1aa5fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6494af0adc61ec5707a95380d1aa5fd9">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94fd7487e5d41ed18456cbce8a1f1613" name="a94fd7487e5d41ed18456cbce8a1f1613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94fd7487e5d41ed18456cbce8a1f1613">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_BSWAP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_BSWAP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2c849eeb6752e6668bb39f3a2ecab43" name="ad2c849eeb6752e6668bb39f3a2ecab43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c849eeb6752e6668bb39f3a2ecab43">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_BSWAP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_BSWAP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a780936cb0d1201a90b02b4de7217ec79" name="a780936cb0d1201a90b02b4de7217ec79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a780936cb0d1201a90b02b4de7217ec79">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_BSWAP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_BSWAP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9b94ea725637ac3c0b844710a2ad2ad" name="af9b94ea725637ac3c0b844710a2ad2ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9b94ea725637ac3c0b844710a2ad2ad">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_BSWAP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_BSWAP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a0f052dd11196b6070944c1537f5d0f" name="a3a0f052dd11196b6070944c1537f5d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a0f052dd11196b6070944c1537f5d0f">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_BSWAP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_BSWAP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24afd1513b4bc341338e5339dbac12c3" name="a24afd1513b4bc341338e5339dbac12c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24afd1513b4bc341338e5339dbac12c3">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_BUSY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_BUSY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a07f33914490d0159de7db55be6cd32" name="a9a07f33914490d0159de7db55be6cd32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a07f33914490d0159de7db55be6cd32">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_BUSY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_BUSY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf6422e401aa41864f42d082515ebaca" name="aaf6422e401aa41864f42d082515ebaca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf6422e401aa41864f42d082515ebaca">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_BUSY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_BUSY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68144381efc9485203eb635ef9ba275a" name="a68144381efc9485203eb635ef9ba275a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68144381efc9485203eb635ef9ba275a">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_BUSY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_BUSY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4752964d69609f629db8dd9ddba7c80" name="aa4752964d69609f629db8dd9ddba7c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4752964d69609f629db8dd9ddba7c80">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_BUSY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_BUSY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72324cf63ae8ee648a0b674abe774318" name="a72324cf63ae8ee648a0b674abe774318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72324cf63ae8ee648a0b674abe774318">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_CHAIN_TO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_CHAIN_TO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d871575204956a5d51bb3815fb7be81" name="a8d871575204956a5d51bb3815fb7be81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d871575204956a5d51bb3815fb7be81">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_CHAIN_TO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_CHAIN_TO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e12cf566d5b0bcef65ce27f8ad92c29" name="a8e12cf566d5b0bcef65ce27f8ad92c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e12cf566d5b0bcef65ce27f8ad92c29">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_CHAIN_TO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_CHAIN_TO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9427da88d43b52478f5247680624d035" name="a9427da88d43b52478f5247680624d035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9427da88d43b52478f5247680624d035">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_CHAIN_TO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_CHAIN_TO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa797edaa2bd79c20e672fe03364eb4cb" name="aa797edaa2bd79c20e672fe03364eb4cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa797edaa2bd79c20e672fe03364eb4cb">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_CHAIN_TO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_CHAIN_TO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace0c038681982801b14300eac25f4177" name="ace0c038681982801b14300eac25f4177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace0c038681982801b14300eac25f4177">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_DATA_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_DATA_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22ce8e0fc9127dbe7700ec119721ae41" name="a22ce8e0fc9127dbe7700ec119721ae41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22ce8e0fc9127dbe7700ec119721ae41">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_DATA_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_DATA_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfef709e4b0d10ab7ce664111a1fb30e" name="abfef709e4b0d10ab7ce664111a1fb30e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfef709e4b0d10ab7ce664111a1fb30e">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_DATA_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_DATA_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80f4db144ef87632336cbc32d21eb2a1" name="a80f4db144ef87632336cbc32d21eb2a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80f4db144ef87632336cbc32d21eb2a1">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_DATA_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_DATA_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee6ac83fc720357ac7ab4f6687b6713c" name="aee6ac83fc720357ac7ab4f6687b6713c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee6ac83fc720357ac7ab4f6687b6713c">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_DATA_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_DATA_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ccd60ab66576ffb79692b42419dae2b" name="a1ccd60ab66576ffb79692b42419dae2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ccd60ab66576ffb79692b42419dae2b">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28280a4183f885570524a81aac27eaa2" name="a28280a4183f885570524a81aac27eaa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28280a4183f885570524a81aac27eaa2">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33651289014ae35c0b6dc819da6d5661" name="a33651289014ae35c0b6dc819da6d5661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33651289014ae35c0b6dc819da6d5661">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae426b110e28a0da7808217e4d8a48fbb" name="ae426b110e28a0da7808217e4d8a48fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae426b110e28a0da7808217e4d8a48fbb">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3097ccd011f5e32ad24e0d238a7042cd" name="a3097ccd011f5e32ad24e0d238a7042cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3097ccd011f5e32ad24e0d238a7042cd">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95e98b6111a066bb420ff891ffa33e8d" name="a95e98b6111a066bb420ff891ffa33e8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95e98b6111a066bb420ff891ffa33e8d">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a025c5ff22148607a64282d289bfc5635" name="a025c5ff22148607a64282d289bfc5635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a025c5ff22148607a64282d289bfc5635">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbd82765b8c3ea358f177e430afba09e" name="abbd82765b8c3ea358f177e430afba09e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbd82765b8c3ea358f177e430afba09e">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a838e081b2cfe92a10986e6b0e00850f6" name="a838e081b2cfe92a10986e6b0e00850f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a838e081b2cfe92a10986e6b0e00850f6">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a980bef69bb12a4275568b6cdcf691f02" name="a980bef69bb12a4275568b6cdcf691f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a980bef69bb12a4275568b6cdcf691f02">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5af502940279e8f976e696d0c36ed2fe" name="a5af502940279e8f976e696d0c36ed2fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5af502940279e8f976e696d0c36ed2fe">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3bae4373a7a472b183cb8216424dfef" name="af3bae4373a7a472b183cb8216424dfef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3bae4373a7a472b183cb8216424dfef">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9e1d43d0a7d6da5d832fcc7e0b93930" name="af9e1d43d0a7d6da5d832fcc7e0b93930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9e1d43d0a7d6da5d832fcc7e0b93930">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_HIGH_PRIORITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1df27a8a8116388077fc884ed8274c27" name="a1df27a8a8116388077fc884ed8274c27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1df27a8a8116388077fc884ed8274c27">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_INCR_READ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_INCR_READ_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53d11463d3c198e8c00eeb0f1aa9fe62" name="a53d11463d3c198e8c00eeb0f1aa9fe62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53d11463d3c198e8c00eeb0f1aa9fe62">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_INCR_READ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_INCR_READ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28192374b87eb746db1ecf90305e21df" name="a28192374b87eb746db1ecf90305e21df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28192374b87eb746db1ecf90305e21df">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_INCR_READ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_INCR_READ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ecc49e7084e7cc32724360c56e49348" name="a4ecc49e7084e7cc32724360c56e49348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ecc49e7084e7cc32724360c56e49348">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_INCR_READ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_INCR_READ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecd0089cebcf0b4af4341a4412b0c921" name="aecd0089cebcf0b4af4341a4412b0c921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecd0089cebcf0b4af4341a4412b0c921">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_INCR_READ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_INCR_READ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52e1658717202af3846acc5eecd99630" name="a52e1658717202af3846acc5eecd99630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52e1658717202af3846acc5eecd99630">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_INCR_WRITE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_INCR_WRITE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e16072c43a0bbfa8fbc9003baaa7efe" name="a5e16072c43a0bbfa8fbc9003baaa7efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e16072c43a0bbfa8fbc9003baaa7efe">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_INCR_WRITE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_INCR_WRITE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7c6b2c21132577ffe9d8cfbccef56e8" name="ae7c6b2c21132577ffe9d8cfbccef56e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7c6b2c21132577ffe9d8cfbccef56e8">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_INCR_WRITE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_INCR_WRITE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a985a2a45f5eaa43ea8870fe908232e94" name="a985a2a45f5eaa43ea8870fe908232e94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a985a2a45f5eaa43ea8870fe908232e94">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_INCR_WRITE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_INCR_WRITE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8c74341cf842a4318170cdb81821eaf" name="ad8c74341cf842a4318170cdb81821eaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8c74341cf842a4318170cdb81821eaf">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_INCR_WRITE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_INCR_WRITE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d9bd30ca86d8a3f1c50d2a57709ee29" name="a3d9bd30ca86d8a3f1c50d2a57709ee29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d9bd30ca86d8a3f1c50d2a57709ee29">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_IRQ_QUIET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_IRQ_QUIET_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39a2ec87790624a735fbeddf1ecaddbd" name="a39a2ec87790624a735fbeddf1ecaddbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39a2ec87790624a735fbeddf1ecaddbd">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_IRQ_QUIET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_IRQ_QUIET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2cb526695dff77289eb24f5d4b0ef22" name="af2cb526695dff77289eb24f5d4b0ef22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2cb526695dff77289eb24f5d4b0ef22">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_IRQ_QUIET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_IRQ_QUIET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a275a790c615b8a79e29c4a6f1416e4bc" name="a275a790c615b8a79e29c4a6f1416e4bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a275a790c615b8a79e29c4a6f1416e4bc">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_IRQ_QUIET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_IRQ_QUIET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55c3b53843f46c50dbb98b943df23739" name="a55c3b53843f46c50dbb98b943df23739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c3b53843f46c50dbb98b943df23739">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_IRQ_QUIET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_IRQ_QUIET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fddb9ebe0af1af8c3aa3c17a369a63a" name="a5fddb9ebe0af1af8c3aa3c17a369a63a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fddb9ebe0af1af8c3aa3c17a369a63a">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000008c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab97496aeb0472dce2ea31f309a8b3e53" name="ab97496aeb0472dce2ea31f309a8b3e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab97496aeb0472dce2ea31f309a8b3e53">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_READ_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_READ_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8f9ae9c0949de8ce8a478ff8b5ec87c" name="ac8f9ae9c0949de8ce8a478ff8b5ec87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8f9ae9c0949de8ce8a478ff8b5ec87c">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_READ_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_READ_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4812b8eead9a92740fdd8db02eb1e48c" name="a4812b8eead9a92740fdd8db02eb1e48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4812b8eead9a92740fdd8db02eb1e48c">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_READ_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_READ_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abea72ede2e5185c14656c9ac5b319739" name="abea72ede2e5185c14656c9ac5b319739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abea72ede2e5185c14656c9ac5b319739">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_READ_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_READ_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbd141b2536793c4d720436e87523456" name="afbd141b2536793c4d720436e87523456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbd141b2536793c4d720436e87523456">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_READ_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_READ_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfdb827236cbaa5e5186c4378fff0f05" name="adfdb827236cbaa5e5186c4378fff0f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfdb827236cbaa5e5186c4378fff0f05">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae772f73754b4e305f64bb4b5602c04f3" name="ae772f73754b4e305f64bb4b5602c04f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae772f73754b4e305f64bb4b5602c04f3">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_RING_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_RING_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb6988546d0c771c64a8e5c81465d335" name="abb6988546d0c771c64a8e5c81465d335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb6988546d0c771c64a8e5c81465d335">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_RING_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_RING_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a167558d26a236fffce8595b255a378a0" name="a167558d26a236fffce8595b255a378a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a167558d26a236fffce8595b255a378a0">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_RING_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_RING_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a003cbda68d2858ac667959fd5b876ba3" name="a003cbda68d2858ac667959fd5b876ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a003cbda68d2858ac667959fd5b876ba3">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_RING_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_RING_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6274fb375aa5c2ad32a9d2b748a1ffe" name="af6274fb375aa5c2ad32a9d2b748a1ffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6274fb375aa5c2ad32a9d2b748a1ffe">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_RING_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_RING_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a121fb5d99ab1e93ee6c4fe470b5168b5" name="a121fb5d99ab1e93ee6c4fe470b5168b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a121fb5d99ab1e93ee6c4fe470b5168b5">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_RING_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_RING_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c3c0f0ecfd8d873cd51338a366ee3d6" name="a0c3c0f0ecfd8d873cd51338a366ee3d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c3c0f0ecfd8d873cd51338a366ee3d6">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_RING_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_RING_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae94600c7a0a6fb8cecf84b90091a53a7" name="ae94600c7a0a6fb8cecf84b90091a53a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94600c7a0a6fb8cecf84b90091a53a7">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_RING_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_RING_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc7bb4800f3141fbcbf13c014f0b0d4b" name="abc7bb4800f3141fbcbf13c014f0b0d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc7bb4800f3141fbcbf13c014f0b0d4b">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_RING_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_RING_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd6c3f4b44288c9c95a708aa2b0e7e15" name="acd6c3f4b44288c9c95a708aa2b0e7e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd6c3f4b44288c9c95a708aa2b0e7e15">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_RING_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_RING_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27d1a1e2f0793e26c17ffb1bf5ab3339" name="a27d1a1e2f0793e26c17ffb1bf5ab3339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27d1a1e2f0793e26c17ffb1bf5ab3339">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ec52bfbf9930c52dbefa5a146123bdb" name="a5ec52bfbf9930c52dbefa5a146123bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ec52bfbf9930c52dbefa5a146123bdb">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_SNIFF_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_SNIFF_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39aa31348dfce50a235155d8e3e138a5" name="a39aa31348dfce50a235155d8e3e138a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39aa31348dfce50a235155d8e3e138a5">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_SNIFF_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_SNIFF_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accd2cb5f7f93765f5ee7f9460e1b775b" name="accd2cb5f7f93765f5ee7f9460e1b775b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accd2cb5f7f93765f5ee7f9460e1b775b">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_SNIFF_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_SNIFF_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad1eddf5bf4c8ef0e0101fb12903d78a" name="aad1eddf5bf4c8ef0e0101fb12903d78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad1eddf5bf4c8ef0e0101fb12903d78a">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_SNIFF_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_SNIFF_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a461e97608cdb81e5bb0bed6259c0f57d" name="a461e97608cdb81e5bb0bed6259c0f57d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a461e97608cdb81e5bb0bed6259c0f57d">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_SNIFF_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_SNIFF_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a732a65c36b0c183316f5a999ae93aa37" name="a732a65c36b0c183316f5a999ae93aa37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a732a65c36b0c183316f5a999ae93aa37">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_TREQ_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_TREQ_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8785990cbbbedda5c32dbce5f39a70b4" name="a8785990cbbbedda5c32dbce5f39a70b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8785990cbbbedda5c32dbce5f39a70b4">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_TREQ_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_TREQ_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9907486ce3b71e6f55e5a5a9a438cc95" name="a9907486ce3b71e6f55e5a5a9a438cc95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9907486ce3b71e6f55e5a5a9a438cc95">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_TREQ_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_TREQ_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7a6a2d924e8baf8eed3742e2d95e59c" name="aa7a6a2d924e8baf8eed3742e2d95e59c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7a6a2d924e8baf8eed3742e2d95e59c">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_TREQ_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_TREQ_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2dc0385e423c67bbea238df7952eb847" name="a2dc0385e423c67bbea238df7952eb847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dc0385e423c67bbea238df7952eb847">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_TREQ_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_TREQ_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae57de6add1a1254d95deacbf03e59624" name="ae57de6add1a1254d95deacbf03e59624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae57de6add1a1254d95deacbf03e59624">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb476c5c014ea1f57502c9a83e2fd174" name="aeb476c5c014ea1f57502c9a83e2fd174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb476c5c014ea1f57502c9a83e2fd174">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00eac798b2f604b3a03bc10f1ff7faf3" name="a00eac798b2f604b3a03bc10f1ff7faf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00eac798b2f604b3a03bc10f1ff7faf3">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af76f32de693f2eee701ebfd47b9fc291" name="af76f32de693f2eee701ebfd47b9fc291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af76f32de693f2eee701ebfd47b9fc291">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a339414dd0af0fddc2b12ff3f9db1d435" name="a339414dd0af0fddc2b12ff3f9db1d435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a339414dd0af0fddc2b12ff3f9db1d435">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae76392fe3f2938d88f96b0a1103a320a" name="ae76392fe3f2938d88f96b0a1103a320a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae76392fe3f2938d88f96b0a1103a320a">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_WRITE_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_WRITE_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab28613ae0c8fcd28a2245feae09a92c0" name="ab28613ae0c8fcd28a2245feae09a92c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab28613ae0c8fcd28a2245feae09a92c0">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_WRITE_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_WRITE_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6e28b8ae768dd479de7866a86de659f" name="ac6e28b8ae768dd479de7866a86de659f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6e28b8ae768dd479de7866a86de659f">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_WRITE_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_WRITE_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18adfc144a4cf04d686e9f2eef334d9a" name="a18adfc144a4cf04d686e9f2eef334d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18adfc144a4cf04d686e9f2eef334d9a">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_WRITE_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_WRITE_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdf10b53df3b5825575f968adbcffe68" name="abdf10b53df3b5825575f968adbcffe68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdf10b53df3b5825575f968adbcffe68">&#9670;&#160;</a></span>DMA_CH2_CTRL_TRIG_WRITE_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_CTRL_TRIG_WRITE_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4fe518397cd74aa6036bd3c999aa217" name="ae4fe518397cd74aa6036bd3c999aa217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4fe518397cd74aa6036bd3c999aa217">&#9670;&#160;</a></span>DMA_CH2_DBG_CTDREQ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_DBG_CTDREQ_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39d170f87a5198adc90dcb3163e2b6f8" name="a39d170f87a5198adc90dcb3163e2b6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39d170f87a5198adc90dcb3163e2b6f8">&#9670;&#160;</a></span>DMA_CH2_DBG_CTDREQ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_DBG_CTDREQ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acef96990e9dcb916e4a7aeab63bcb449" name="acef96990e9dcb916e4a7aeab63bcb449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acef96990e9dcb916e4a7aeab63bcb449">&#9670;&#160;</a></span>DMA_CH2_DBG_CTDREQ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_DBG_CTDREQ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91f2173accd4ae466431b442354c7bb8" name="a91f2173accd4ae466431b442354c7bb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91f2173accd4ae466431b442354c7bb8">&#9670;&#160;</a></span>DMA_CH2_DBG_CTDREQ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_DBG_CTDREQ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2c54bce37c0f3358bad863e62c49266" name="ac2c54bce37c0f3358bad863e62c49266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2c54bce37c0f3358bad863e62c49266">&#9670;&#160;</a></span>DMA_CH2_DBG_CTDREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_DBG_CTDREQ_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000880)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43bda00e9e5f80715815d1695577efb0" name="a43bda00e9e5f80715815d1695577efb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43bda00e9e5f80715815d1695577efb0">&#9670;&#160;</a></span>DMA_CH2_DBG_CTDREQ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_DBG_CTDREQ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28cbac7bebf9bb0ebca53e93248f9cf6" name="a28cbac7bebf9bb0ebca53e93248f9cf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28cbac7bebf9bb0ebca53e93248f9cf6">&#9670;&#160;</a></span>DMA_CH2_DBG_TCR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_DBG_TCR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c77b8035e1265ddead78637fe216019" name="a6c77b8035e1265ddead78637fe216019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c77b8035e1265ddead78637fe216019">&#9670;&#160;</a></span>DMA_CH2_DBG_TCR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_DBG_TCR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af964fc06ef5ae0cb7ba11c5056ce656c" name="af964fc06ef5ae0cb7ba11c5056ce656c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af964fc06ef5ae0cb7ba11c5056ce656c">&#9670;&#160;</a></span>DMA_CH2_DBG_TCR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_DBG_TCR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc3a07ae9fb898ae1974b4a520646050" name="adc3a07ae9fb898ae1974b4a520646050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc3a07ae9fb898ae1974b4a520646050">&#9670;&#160;</a></span>DMA_CH2_DBG_TCR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_DBG_TCR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addf731c42dddefd44829daafe7b66165" name="addf731c42dddefd44829daafe7b66165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addf731c42dddefd44829daafe7b66165">&#9670;&#160;</a></span>DMA_CH2_DBG_TCR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_DBG_TCR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000884)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad111079feb60bd978ba298587ab34f4d" name="ad111079feb60bd978ba298587ab34f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad111079feb60bd978ba298587ab34f4d">&#9670;&#160;</a></span>DMA_CH2_DBG_TCR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_DBG_TCR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af517b4bbb54da54dca86197a71b31e69" name="af517b4bbb54da54dca86197a71b31e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af517b4bbb54da54dca86197a71b31e69">&#9670;&#160;</a></span>DMA_CH2_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbdea351ad6b6116a893fbf41c6b3692" name="acbdea351ad6b6116a893fbf41c6b3692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbdea351ad6b6116a893fbf41c6b3692">&#9670;&#160;</a></span>DMA_CH2_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4c7f6cd3e64038c3a4109cf620e762f" name="ab4c7f6cd3e64038c3a4109cf620e762f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4c7f6cd3e64038c3a4109cf620e762f">&#9670;&#160;</a></span>DMA_CH2_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d5eca97575caaf46a2e41ba0a88a35c" name="a6d5eca97575caaf46a2e41ba0a88a35c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d5eca97575caaf46a2e41ba0a88a35c">&#9670;&#160;</a></span>DMA_CH2_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a599b72193869d8b99fecdb2f8e63e284" name="a599b72193869d8b99fecdb2f8e63e284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a599b72193869d8b99fecdb2f8e63e284">&#9670;&#160;</a></span>DMA_CH2_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbdeeeca1b8c416975929db8eb135f92" name="afbdeeeca1b8c416975929db8eb135f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbdeeeca1b8c416975929db8eb135f92">&#9670;&#160;</a></span>DMA_CH2_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_READ_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2b9c22fd8223badd05434e09ccb3237" name="af2b9c22fd8223badd05434e09ccb3237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b9c22fd8223badd05434e09ccb3237">&#9670;&#160;</a></span>DMA_CH2_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0e1174b53734f481d4ed185d778a15a" name="af0e1174b53734f481d4ed185d778a15a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e1174b53734f481d4ed185d778a15a">&#9670;&#160;</a></span>DMA_CH2_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc92e92ecf5d4d27590efe2b7dc0716f" name="adc92e92ecf5d4d27590efe2b7dc0716f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc92e92ecf5d4d27590efe2b7dc0716f">&#9670;&#160;</a></span>DMA_CH2_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a004ab962209b570a852c446e13362b66" name="a004ab962209b570a852c446e13362b66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a004ab962209b570a852c446e13362b66">&#9670;&#160;</a></span>DMA_CH2_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7054957dd1a800bb4d207e70e01ed877" name="a7054957dd1a800bb4d207e70e01ed877"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7054957dd1a800bb4d207e70e01ed877">&#9670;&#160;</a></span>DMA_CH2_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000088)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec9d10daaf92e1b4c357a20fc12074e7" name="aec9d10daaf92e1b4c357a20fc12074e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec9d10daaf92e1b4c357a20fc12074e7">&#9670;&#160;</a></span>DMA_CH2_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_TRANS_COUNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0fd8f776eb23790f0322ea5875cb738" name="ae0fd8f776eb23790f0322ea5875cb738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0fd8f776eb23790f0322ea5875cb738">&#9670;&#160;</a></span>DMA_CH2_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91bb30118fd3313f8e7516292dc9d637" name="a91bb30118fd3313f8e7516292dc9d637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91bb30118fd3313f8e7516292dc9d637">&#9670;&#160;</a></span>DMA_CH2_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09b2ba04b73083b5a2c160d1580fb0b6" name="a09b2ba04b73083b5a2c160d1580fb0b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09b2ba04b73083b5a2c160d1580fb0b6">&#9670;&#160;</a></span>DMA_CH2_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba0b675bff6bc3385c6187481e44dd5b" name="aba0b675bff6bc3385c6187481e44dd5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba0b675bff6bc3385c6187481e44dd5b">&#9670;&#160;</a></span>DMA_CH2_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f3bb0f42f8769fd92cb724cdf234d83" name="a0f3bb0f42f8769fd92cb724cdf234d83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f3bb0f42f8769fd92cb724cdf234d83">&#9670;&#160;</a></span>DMA_CH2_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000084)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4d0d9bf50257c582715df2c443f8b4a" name="aa4d0d9bf50257c582715df2c443f8b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4d0d9bf50257c582715df2c443f8b4a">&#9670;&#160;</a></span>DMA_CH2_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH2_WRITE_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92cf8f06c0f09488498575c9722e2316" name="a92cf8f06c0f09488498575c9722e2316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92cf8f06c0f09488498575c9722e2316">&#9670;&#160;</a></span>DMA_CH3_AL1_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48e25832523771d54d1f3d4144aee041" name="a48e25832523771d54d1f3d4144aee041"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48e25832523771d54d1f3d4144aee041">&#9670;&#160;</a></span>DMA_CH3_AL1_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab09201548d0d85d8b8d6886e9649e7dd" name="ab09201548d0d85d8b8d6886e9649e7dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09201548d0d85d8b8d6886e9649e7dd">&#9670;&#160;</a></span>DMA_CH3_AL1_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3d307258f7ca3c2ee4180ffa584af35" name="aa3d307258f7ca3c2ee4180ffa584af35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3d307258f7ca3c2ee4180ffa584af35">&#9670;&#160;</a></span>DMA_CH3_AL1_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade4890da9515fe5570e83bae7034c005" name="ade4890da9515fe5570e83bae7034c005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade4890da9515fe5570e83bae7034c005">&#9670;&#160;</a></span>DMA_CH3_AL1_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000d0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7dcef9641e0ae8bb372f91b412c80f4b" name="a7dcef9641e0ae8bb372f91b412c80f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dcef9641e0ae8bb372f91b412c80f4b">&#9670;&#160;</a></span>DMA_CH3_AL1_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87fc2ec7c8cc202b2190d34b92ab6871" name="a87fc2ec7c8cc202b2190d34b92ab6871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87fc2ec7c8cc202b2190d34b92ab6871">&#9670;&#160;</a></span>DMA_CH3_AL1_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab108bc2bb71d06ebb8ba68458d9a3df4" name="ab108bc2bb71d06ebb8ba68458d9a3df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab108bc2bb71d06ebb8ba68458d9a3df4">&#9670;&#160;</a></span>DMA_CH3_AL1_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace503a6c52182f6d780dee8e359eaa30" name="ace503a6c52182f6d780dee8e359eaa30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace503a6c52182f6d780dee8e359eaa30">&#9670;&#160;</a></span>DMA_CH3_AL1_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45d34a04f5d09caebd76f81811b99cc0" name="a45d34a04f5d09caebd76f81811b99cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45d34a04f5d09caebd76f81811b99cc0">&#9670;&#160;</a></span>DMA_CH3_AL1_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a775915c568275d7258482167499d56" name="a9a775915c568275d7258482167499d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a775915c568275d7258482167499d56">&#9670;&#160;</a></span>DMA_CH3_AL1_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000d4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a7c5522d0a06ef37b57ede355c78f79" name="a2a7c5522d0a06ef37b57ede355c78f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a7c5522d0a06ef37b57ede355c78f79">&#9670;&#160;</a></span>DMA_CH3_AL1_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab729681f2330a4dd7a71a7525824c270" name="ab729681f2330a4dd7a71a7525824c270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab729681f2330a4dd7a71a7525824c270">&#9670;&#160;</a></span>DMA_CH3_AL1_TRANS_COUNT_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_TRANS_COUNT_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af582b3bd99c429855b7c05cb43ce5816" name="af582b3bd99c429855b7c05cb43ce5816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af582b3bd99c429855b7c05cb43ce5816">&#9670;&#160;</a></span>DMA_CH3_AL1_TRANS_COUNT_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_TRANS_COUNT_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06485c74a06a439952fe90c3f35c5ee2" name="a06485c74a06a439952fe90c3f35c5ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06485c74a06a439952fe90c3f35c5ee2">&#9670;&#160;</a></span>DMA_CH3_AL1_TRANS_COUNT_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_TRANS_COUNT_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a551aaa52e4a0a5328893ea90065cb36a" name="a551aaa52e4a0a5328893ea90065cb36a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a551aaa52e4a0a5328893ea90065cb36a">&#9670;&#160;</a></span>DMA_CH3_AL1_TRANS_COUNT_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_TRANS_COUNT_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a329a4553b8b1400b07abc9236dad3a01" name="a329a4553b8b1400b07abc9236dad3a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a329a4553b8b1400b07abc9236dad3a01">&#9670;&#160;</a></span>DMA_CH3_AL1_TRANS_COUNT_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_TRANS_COUNT_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000dc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace4a7c04e5647f71c7dd8edc60390701" name="ace4a7c04e5647f71c7dd8edc60390701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace4a7c04e5647f71c7dd8edc60390701">&#9670;&#160;</a></span>DMA_CH3_AL1_TRANS_COUNT_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_TRANS_COUNT_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a913014ba88915e398f4eb7c43d9e928a" name="a913014ba88915e398f4eb7c43d9e928a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a913014ba88915e398f4eb7c43d9e928a">&#9670;&#160;</a></span>DMA_CH3_AL1_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0b61536bb85e80640fa7a95a44c999a" name="ad0b61536bb85e80640fa7a95a44c999a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0b61536bb85e80640fa7a95a44c999a">&#9670;&#160;</a></span>DMA_CH3_AL1_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5746cea7e98c28a3acd3771cd4f3ad3d" name="a5746cea7e98c28a3acd3771cd4f3ad3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5746cea7e98c28a3acd3771cd4f3ad3d">&#9670;&#160;</a></span>DMA_CH3_AL1_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbe9efc287e70a7b6b1e800554db3f69" name="adbe9efc287e70a7b6b1e800554db3f69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbe9efc287e70a7b6b1e800554db3f69">&#9670;&#160;</a></span>DMA_CH3_AL1_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d4239a3001349738a3b8b62d668b43b" name="a4d4239a3001349738a3b8b62d668b43b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4239a3001349738a3b8b62d668b43b">&#9670;&#160;</a></span>DMA_CH3_AL1_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000d8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a415ddf3113148ea024fa435ac06e1a49" name="a415ddf3113148ea024fa435ac06e1a49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a415ddf3113148ea024fa435ac06e1a49">&#9670;&#160;</a></span>DMA_CH3_AL1_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL1_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abae1a19594a339e406b30e2181358411" name="abae1a19594a339e406b30e2181358411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abae1a19594a339e406b30e2181358411">&#9670;&#160;</a></span>DMA_CH3_AL2_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64de67602ef153c5249d48f96e895928" name="a64de67602ef153c5249d48f96e895928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64de67602ef153c5249d48f96e895928">&#9670;&#160;</a></span>DMA_CH3_AL2_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30b6abc28f5ba2242fc01c77d189fe5c" name="a30b6abc28f5ba2242fc01c77d189fe5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30b6abc28f5ba2242fc01c77d189fe5c">&#9670;&#160;</a></span>DMA_CH3_AL2_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17779a066dbf254a7a3b006b19f4a60f" name="a17779a066dbf254a7a3b006b19f4a60f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17779a066dbf254a7a3b006b19f4a60f">&#9670;&#160;</a></span>DMA_CH3_AL2_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97e0f6ba679889c34d83c13db6a19f07" name="a97e0f6ba679889c34d83c13db6a19f07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e0f6ba679889c34d83c13db6a19f07">&#9670;&#160;</a></span>DMA_CH3_AL2_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13d7615a9c33f467d9a40a064d4cf0c9" name="a13d7615a9c33f467d9a40a064d4cf0c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13d7615a9c33f467d9a40a064d4cf0c9">&#9670;&#160;</a></span>DMA_CH3_AL2_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade9be7312170720273234f5870443b58" name="ade9be7312170720273234f5870443b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade9be7312170720273234f5870443b58">&#9670;&#160;</a></span>DMA_CH3_AL2_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a719ad94789c7e08d0f5cfc759754da1c" name="a719ad94789c7e08d0f5cfc759754da1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a719ad94789c7e08d0f5cfc759754da1c">&#9670;&#160;</a></span>DMA_CH3_AL2_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9747427a606d54b5b9212f0a486e52e8" name="a9747427a606d54b5b9212f0a486e52e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9747427a606d54b5b9212f0a486e52e8">&#9670;&#160;</a></span>DMA_CH3_AL2_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cea6183df13da43aa5e89b4b70d7826" name="a8cea6183df13da43aa5e89b4b70d7826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cea6183df13da43aa5e89b4b70d7826">&#9670;&#160;</a></span>DMA_CH3_AL2_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a072fe371a6ca11edfc14786b70d9906c" name="a072fe371a6ca11edfc14786b70d9906c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a072fe371a6ca11edfc14786b70d9906c">&#9670;&#160;</a></span>DMA_CH3_AL2_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a167215ebadf9c34cdaf0e330b757ad" name="a4a167215ebadf9c34cdaf0e330b757ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a167215ebadf9c34cdaf0e330b757ad">&#9670;&#160;</a></span>DMA_CH3_AL2_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54855aa18fc971b313e928f3a9de151f" name="a54855aa18fc971b313e928f3a9de151f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54855aa18fc971b313e928f3a9de151f">&#9670;&#160;</a></span>DMA_CH3_AL2_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0755757a529b4322ce773516c47d175" name="ac0755757a529b4322ce773516c47d175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0755757a529b4322ce773516c47d175">&#9670;&#160;</a></span>DMA_CH3_AL2_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac33f39d11ce7e8d3363d026a4157083e" name="ac33f39d11ce7e8d3363d026a4157083e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac33f39d11ce7e8d3363d026a4157083e">&#9670;&#160;</a></span>DMA_CH3_AL2_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03fae3d5e12eb723604e854932c42332" name="a03fae3d5e12eb723604e854932c42332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03fae3d5e12eb723604e854932c42332">&#9670;&#160;</a></span>DMA_CH3_AL2_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabac5ac0f914de9f58eccdc30123eb30" name="aabac5ac0f914de9f58eccdc30123eb30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabac5ac0f914de9f58eccdc30123eb30">&#9670;&#160;</a></span>DMA_CH3_AL2_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000e4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c77df8894b84c29ef6ad7f2304e6541" name="a4c77df8894b84c29ef6ad7f2304e6541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c77df8894b84c29ef6ad7f2304e6541">&#9670;&#160;</a></span>DMA_CH3_AL2_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bce964bbec747d5c218fcfe9b14e31c" name="a0bce964bbec747d5c218fcfe9b14e31c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bce964bbec747d5c218fcfe9b14e31c">&#9670;&#160;</a></span>DMA_CH3_AL2_WRITE_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_WRITE_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cbe464bda36ad5238d8b89eb455ccb9" name="a6cbe464bda36ad5238d8b89eb455ccb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cbe464bda36ad5238d8b89eb455ccb9">&#9670;&#160;</a></span>DMA_CH3_AL2_WRITE_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_WRITE_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4eb78ddc27dab31a327e6439fe9f617f" name="a4eb78ddc27dab31a327e6439fe9f617f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eb78ddc27dab31a327e6439fe9f617f">&#9670;&#160;</a></span>DMA_CH3_AL2_WRITE_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_WRITE_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76052dae28058173c27d0f9727d38327" name="a76052dae28058173c27d0f9727d38327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76052dae28058173c27d0f9727d38327">&#9670;&#160;</a></span>DMA_CH3_AL2_WRITE_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_WRITE_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d457c9c7e6f35c555feb8b3cfbbf80c" name="a6d457c9c7e6f35c555feb8b3cfbbf80c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d457c9c7e6f35c555feb8b3cfbbf80c">&#9670;&#160;</a></span>DMA_CH3_AL2_WRITE_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_WRITE_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ec)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36b83dc9fc869b5957b588cc2da7bab1" name="a36b83dc9fc869b5957b588cc2da7bab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36b83dc9fc869b5957b588cc2da7bab1">&#9670;&#160;</a></span>DMA_CH3_AL2_WRITE_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL2_WRITE_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb9e13ece576fd3d04f466a98e8eee84" name="abb9e13ece576fd3d04f466a98e8eee84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb9e13ece576fd3d04f466a98e8eee84">&#9670;&#160;</a></span>DMA_CH3_AL3_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa55ac3bed2b3df833bc2cdb13f1ce686" name="aa55ac3bed2b3df833bc2cdb13f1ce686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa55ac3bed2b3df833bc2cdb13f1ce686">&#9670;&#160;</a></span>DMA_CH3_AL3_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a168e2064db177185d24dc6aed661fd3b" name="a168e2064db177185d24dc6aed661fd3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a168e2064db177185d24dc6aed661fd3b">&#9670;&#160;</a></span>DMA_CH3_AL3_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afde7c6e0d13759a875d99df08840c099" name="afde7c6e0d13759a875d99df08840c099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afde7c6e0d13759a875d99df08840c099">&#9670;&#160;</a></span>DMA_CH3_AL3_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf3dbc9db3064ebca202cf5d1602d9f3" name="adf3dbc9db3064ebca202cf5d1602d9f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf3dbc9db3064ebca202cf5d1602d9f3">&#9670;&#160;</a></span>DMA_CH3_AL3_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abccf01cdbe625c6b9fd58bf53da2b340" name="abccf01cdbe625c6b9fd58bf53da2b340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abccf01cdbe625c6b9fd58bf53da2b340">&#9670;&#160;</a></span>DMA_CH3_AL3_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe94f6ab102de33f45ea48cf64c4de58" name="afe94f6ab102de33f45ea48cf64c4de58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe94f6ab102de33f45ea48cf64c4de58">&#9670;&#160;</a></span>DMA_CH3_AL3_READ_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_READ_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99142ce6a249e9557b066669a20efd19" name="a99142ce6a249e9557b066669a20efd19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99142ce6a249e9557b066669a20efd19">&#9670;&#160;</a></span>DMA_CH3_AL3_READ_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_READ_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f90b764f06a763b988137dd34620faf" name="a4f90b764f06a763b988137dd34620faf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f90b764f06a763b988137dd34620faf">&#9670;&#160;</a></span>DMA_CH3_AL3_READ_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_READ_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af28057d0402bb61c5c9528c8888aba82" name="af28057d0402bb61c5c9528c8888aba82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af28057d0402bb61c5c9528c8888aba82">&#9670;&#160;</a></span>DMA_CH3_AL3_READ_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_READ_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04ce42db9afae9d74ecf10a1c5820af7" name="a04ce42db9afae9d74ecf10a1c5820af7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04ce42db9afae9d74ecf10a1c5820af7">&#9670;&#160;</a></span>DMA_CH3_AL3_READ_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_READ_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000fc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba871d375155a9a78496feca8c99792e" name="aba871d375155a9a78496feca8c99792e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba871d375155a9a78496feca8c99792e">&#9670;&#160;</a></span>DMA_CH3_AL3_READ_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_READ_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f977bcf5cbe3aff822f55b7b7882b78" name="a6f977bcf5cbe3aff822f55b7b7882b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f977bcf5cbe3aff822f55b7b7882b78">&#9670;&#160;</a></span>DMA_CH3_AL3_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad24053594a6488496b625333e116a687" name="ad24053594a6488496b625333e116a687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad24053594a6488496b625333e116a687">&#9670;&#160;</a></span>DMA_CH3_AL3_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65c6b4c2ae0a176facd74ea7b78213e6" name="a65c6b4c2ae0a176facd74ea7b78213e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65c6b4c2ae0a176facd74ea7b78213e6">&#9670;&#160;</a></span>DMA_CH3_AL3_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f7c79bf33584e7c54966e4d7e5bc9f0" name="a5f7c79bf33584e7c54966e4d7e5bc9f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f7c79bf33584e7c54966e4d7e5bc9f0">&#9670;&#160;</a></span>DMA_CH3_AL3_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f2424b9cac990842510088b0b1881e8" name="a7f2424b9cac990842510088b0b1881e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f2424b9cac990842510088b0b1881e8">&#9670;&#160;</a></span>DMA_CH3_AL3_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e25077ce4e9cf6f571de1ff8f1dad2b" name="a7e25077ce4e9cf6f571de1ff8f1dad2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e25077ce4e9cf6f571de1ff8f1dad2b">&#9670;&#160;</a></span>DMA_CH3_AL3_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a437c971363453fd82927c7dd4218be15" name="a437c971363453fd82927c7dd4218be15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a437c971363453fd82927c7dd4218be15">&#9670;&#160;</a></span>DMA_CH3_AL3_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4e680ab3baf5b5ee8cb977ddddfab83" name="aa4e680ab3baf5b5ee8cb977ddddfab83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e680ab3baf5b5ee8cb977ddddfab83">&#9670;&#160;</a></span>DMA_CH3_AL3_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39573aa8fa544e932502d678fcd807a3" name="a39573aa8fa544e932502d678fcd807a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39573aa8fa544e932502d678fcd807a3">&#9670;&#160;</a></span>DMA_CH3_AL3_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a795e9226b89aa7b82904f140a22c0e1e" name="a795e9226b89aa7b82904f140a22c0e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a795e9226b89aa7b82904f140a22c0e1e">&#9670;&#160;</a></span>DMA_CH3_AL3_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7cae4a71e0a48de5004aa95b63220ca" name="ab7cae4a71e0a48de5004aa95b63220ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7cae4a71e0a48de5004aa95b63220ca">&#9670;&#160;</a></span>DMA_CH3_AL3_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ec01dd9fb6224182ec78670f48882ae" name="a5ec01dd9fb6224182ec78670f48882ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ec01dd9fb6224182ec78670f48882ae">&#9670;&#160;</a></span>DMA_CH3_AL3_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_AL3_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4270e01b7a1a6bcd5859cfbf003bf3e" name="ac4270e01b7a1a6bcd5859cfbf003bf3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4270e01b7a1a6bcd5859cfbf003bf3e">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_AHB_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_AHB_ERROR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76d4114a05052f6f44e8b0a5fdf062ba" name="a76d4114a05052f6f44e8b0a5fdf062ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76d4114a05052f6f44e8b0a5fdf062ba">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_AHB_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_AHB_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbed92ac56f2895a4b569c98c30d9885" name="acbed92ac56f2895a4b569c98c30d9885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbed92ac56f2895a4b569c98c30d9885">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_AHB_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_AHB_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a918c3dd0aab3026a96faa4e469144db6" name="a918c3dd0aab3026a96faa4e469144db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a918c3dd0aab3026a96faa4e469144db6">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_AHB_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_AHB_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a883df3e74e81cdc579d684dd437710db" name="a883df3e74e81cdc579d684dd437710db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a883df3e74e81cdc579d684dd437710db">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_AHB_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_AHB_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afebaaac915fea767d4910ddee3b4e5be" name="afebaaac915fea767d4910ddee3b4e5be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afebaaac915fea767d4910ddee3b4e5be">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add4dec4913304d36576debd738ff44dd" name="add4dec4913304d36576debd738ff44dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add4dec4913304d36576debd738ff44dd">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_BSWAP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_BSWAP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa41cf1e04b600ad6d122f7a9d3c35151" name="aa41cf1e04b600ad6d122f7a9d3c35151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa41cf1e04b600ad6d122f7a9d3c35151">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_BSWAP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_BSWAP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae396ff95545a68abb0208dcd3c2d7b5" name="aae396ff95545a68abb0208dcd3c2d7b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae396ff95545a68abb0208dcd3c2d7b5">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_BSWAP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_BSWAP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea6d9b18fc495fd92ddfa1f34f2b2144" name="aea6d9b18fc495fd92ddfa1f34f2b2144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea6d9b18fc495fd92ddfa1f34f2b2144">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_BSWAP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_BSWAP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a947f3e9180493a55672d79c4ea79d7b9" name="a947f3e9180493a55672d79c4ea79d7b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a947f3e9180493a55672d79c4ea79d7b9">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_BSWAP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_BSWAP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96c7bbed6068f86f2b04df94fd272e84" name="a96c7bbed6068f86f2b04df94fd272e84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96c7bbed6068f86f2b04df94fd272e84">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_BUSY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_BUSY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d7dc14b949bfeaec750e20c83dd2342" name="a2d7dc14b949bfeaec750e20c83dd2342"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d7dc14b949bfeaec750e20c83dd2342">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_BUSY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_BUSY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad51c909b51f41296b031c7e220bd3a14" name="ad51c909b51f41296b031c7e220bd3a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad51c909b51f41296b031c7e220bd3a14">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_BUSY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_BUSY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84f279767217959b4c1c221dafc7da59" name="a84f279767217959b4c1c221dafc7da59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84f279767217959b4c1c221dafc7da59">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_BUSY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_BUSY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7940f63c5bbdd03f43bcfe0c0ae0985" name="ac7940f63c5bbdd03f43bcfe0c0ae0985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7940f63c5bbdd03f43bcfe0c0ae0985">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_BUSY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_BUSY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba4b41716d21dc487522538c3cd69d40" name="aba4b41716d21dc487522538c3cd69d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba4b41716d21dc487522538c3cd69d40">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_CHAIN_TO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_CHAIN_TO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68d88c0c54b0792da7e944341a0426df" name="a68d88c0c54b0792da7e944341a0426df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68d88c0c54b0792da7e944341a0426df">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_CHAIN_TO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_CHAIN_TO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3366445280ebee471c11df053aceb13d" name="a3366445280ebee471c11df053aceb13d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3366445280ebee471c11df053aceb13d">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_CHAIN_TO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_CHAIN_TO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c958453e1112cb20627f8ab6dd89c29" name="a8c958453e1112cb20627f8ab6dd89c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c958453e1112cb20627f8ab6dd89c29">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_CHAIN_TO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_CHAIN_TO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4045144e7174ad75fa68b3bb20108457" name="a4045144e7174ad75fa68b3bb20108457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4045144e7174ad75fa68b3bb20108457">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_CHAIN_TO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_CHAIN_TO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79c290529ee338f3ac4cfce223b15472" name="a79c290529ee338f3ac4cfce223b15472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79c290529ee338f3ac4cfce223b15472">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_DATA_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_DATA_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a868e69e3500f74270836a09f2253013f" name="a868e69e3500f74270836a09f2253013f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a868e69e3500f74270836a09f2253013f">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_DATA_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_DATA_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3f91660c13432ea545802ed55a13354" name="ab3f91660c13432ea545802ed55a13354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3f91660c13432ea545802ed55a13354">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_DATA_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_DATA_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a79b05cb3fb818a9157125ea22087dd" name="a4a79b05cb3fb818a9157125ea22087dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a79b05cb3fb818a9157125ea22087dd">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_DATA_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_DATA_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac85cfb173a037a008113f012d28147ce" name="ac85cfb173a037a008113f012d28147ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac85cfb173a037a008113f012d28147ce">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_DATA_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_DATA_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ddfe4d2809e1ee69524d2c370612766" name="a4ddfe4d2809e1ee69524d2c370612766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ddfe4d2809e1ee69524d2c370612766">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89986bdd08c8c5e3de6f9b0cc0b11f40" name="a89986bdd08c8c5e3de6f9b0cc0b11f40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89986bdd08c8c5e3de6f9b0cc0b11f40">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc7b2e942993b5f2ab0875ef05376f58" name="afc7b2e942993b5f2ab0875ef05376f58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc7b2e942993b5f2ab0875ef05376f58">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a786ba1df9889b4d891f445705fd8f050" name="a786ba1df9889b4d891f445705fd8f050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a786ba1df9889b4d891f445705fd8f050">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adae5c7dd97b5124df4255653e14ecbb8" name="adae5c7dd97b5124df4255653e14ecbb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adae5c7dd97b5124df4255653e14ecbb8">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d374a9f485bdcd648138bff6c60cabc" name="a4d374a9f485bdcd648138bff6c60cabc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d374a9f485bdcd648138bff6c60cabc">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ee7f3ffa776de50fef41e58f51cd984" name="a2ee7f3ffa776de50fef41e58f51cd984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ee7f3ffa776de50fef41e58f51cd984">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dee928163ceb62ff4c66c5fdbc2923a" name="a4dee928163ceb62ff4c66c5fdbc2923a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dee928163ceb62ff4c66c5fdbc2923a">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2d556932125fcc4662eeac2adc1e78c" name="ad2d556932125fcc4662eeac2adc1e78c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2d556932125fcc4662eeac2adc1e78c">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b80408a549b0a998543085538648e93" name="a8b80408a549b0a998543085538648e93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b80408a549b0a998543085538648e93">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38f1c05302be4a223635a6d91678bf6f" name="a38f1c05302be4a223635a6d91678bf6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38f1c05302be4a223635a6d91678bf6f">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a2a445fad573691c9af036dcb222762" name="a7a2a445fad573691c9af036dcb222762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a2a445fad573691c9af036dcb222762">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71a9d5ff7356d7e8746987ffc67e3d6d" name="a71a9d5ff7356d7e8746987ffc67e3d6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71a9d5ff7356d7e8746987ffc67e3d6d">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_HIGH_PRIORITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace62c935caca3397c7a125cc66a3cef9" name="ace62c935caca3397c7a125cc66a3cef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace62c935caca3397c7a125cc66a3cef9">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_INCR_READ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_INCR_READ_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e1d9858629714de80a941b1e5e40d70" name="a5e1d9858629714de80a941b1e5e40d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e1d9858629714de80a941b1e5e40d70">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_INCR_READ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_INCR_READ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17db9e8c43b34aa636914e4dd1120a86" name="a17db9e8c43b34aa636914e4dd1120a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17db9e8c43b34aa636914e4dd1120a86">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_INCR_READ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_INCR_READ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a413a0c649e24e6d485389b4e801453de" name="a413a0c649e24e6d485389b4e801453de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a413a0c649e24e6d485389b4e801453de">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_INCR_READ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_INCR_READ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1882b07e1ddfdc1955f96ccff2cd93fb" name="a1882b07e1ddfdc1955f96ccff2cd93fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1882b07e1ddfdc1955f96ccff2cd93fb">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_INCR_READ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_INCR_READ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80415a6257986bece6c22daa083d93c5" name="a80415a6257986bece6c22daa083d93c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80415a6257986bece6c22daa083d93c5">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_INCR_WRITE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_INCR_WRITE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa307713db872ce98183ae36bb60d37f9" name="aa307713db872ce98183ae36bb60d37f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa307713db872ce98183ae36bb60d37f9">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_INCR_WRITE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_INCR_WRITE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a735769a0507d966d70a83000f63a13" name="a9a735769a0507d966d70a83000f63a13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a735769a0507d966d70a83000f63a13">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_INCR_WRITE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_INCR_WRITE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85c1ce45e0d527aa439dab313f03be71" name="a85c1ce45e0d527aa439dab313f03be71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85c1ce45e0d527aa439dab313f03be71">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_INCR_WRITE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_INCR_WRITE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae576af4cac54e8b8b587d2b1b365f05" name="aae576af4cac54e8b8b587d2b1b365f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae576af4cac54e8b8b587d2b1b365f05">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_INCR_WRITE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_INCR_WRITE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad030195a33b1d85ba1d1e5e6bc5c6cb9" name="ad030195a33b1d85ba1d1e5e6bc5c6cb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad030195a33b1d85ba1d1e5e6bc5c6cb9">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_IRQ_QUIET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_IRQ_QUIET_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1edb24091ce8d3e6879ae01f37821aa" name="aa1edb24091ce8d3e6879ae01f37821aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1edb24091ce8d3e6879ae01f37821aa">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_IRQ_QUIET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_IRQ_QUIET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af564fc8ba8ec1782a5ff3d46d31c5dca" name="af564fc8ba8ec1782a5ff3d46d31c5dca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af564fc8ba8ec1782a5ff3d46d31c5dca">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_IRQ_QUIET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_IRQ_QUIET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7604ac30dc88d8553321405cb3a73f4" name="ad7604ac30dc88d8553321405cb3a73f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7604ac30dc88d8553321405cb3a73f4">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_IRQ_QUIET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_IRQ_QUIET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc47ff726653814cc9f039c5042efb6a" name="afc47ff726653814cc9f039c5042efb6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc47ff726653814cc9f039c5042efb6a">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_IRQ_QUIET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_IRQ_QUIET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeaacdf67d0d166e86079e67d966ca20f" name="aeaacdf67d0d166e86079e67d966ca20f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaacdf67d0d166e86079e67d966ca20f">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000cc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc7c42d14c6bca58dc42ea1bcb62764a" name="adc7c42d14c6bca58dc42ea1bcb62764a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc7c42d14c6bca58dc42ea1bcb62764a">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_READ_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_READ_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3313332d90490a69a136ae3e49ff0ec5" name="a3313332d90490a69a136ae3e49ff0ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3313332d90490a69a136ae3e49ff0ec5">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_READ_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_READ_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24fc7f6be0569c2f5af4601c8c455cae" name="a24fc7f6be0569c2f5af4601c8c455cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24fc7f6be0569c2f5af4601c8c455cae">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_READ_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_READ_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a238472aaea15ac70c41de6433652065f" name="a238472aaea15ac70c41de6433652065f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a238472aaea15ac70c41de6433652065f">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_READ_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_READ_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4a403d1fe98bbe040ce9c81b675d369" name="ad4a403d1fe98bbe040ce9c81b675d369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4a403d1fe98bbe040ce9c81b675d369">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_READ_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_READ_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73a78a4f40d1815982750e5daf005f5a" name="a73a78a4f40d1815982750e5daf005f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73a78a4f40d1815982750e5daf005f5a">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae92fb542fec40893caf79e82171d920f" name="ae92fb542fec40893caf79e82171d920f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae92fb542fec40893caf79e82171d920f">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_RING_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_RING_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2600f4abb8653a82f20152adb97d1f6c" name="a2600f4abb8653a82f20152adb97d1f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2600f4abb8653a82f20152adb97d1f6c">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_RING_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_RING_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf1f5e81ffe98a872cb1d5f4c258f8e2" name="adf1f5e81ffe98a872cb1d5f4c258f8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf1f5e81ffe98a872cb1d5f4c258f8e2">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_RING_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_RING_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44ae05a31687f47946da559d0198b117" name="a44ae05a31687f47946da559d0198b117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44ae05a31687f47946da559d0198b117">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_RING_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_RING_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7dbcd0656537be5b20d7b0b250c4d83" name="aa7dbcd0656537be5b20d7b0b250c4d83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7dbcd0656537be5b20d7b0b250c4d83">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_RING_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_RING_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0548a0b3a779694f2ece51a672d46cea" name="a0548a0b3a779694f2ece51a672d46cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0548a0b3a779694f2ece51a672d46cea">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_RING_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_RING_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad85cf06b4bada317a96df79f390462d6" name="ad85cf06b4bada317a96df79f390462d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85cf06b4bada317a96df79f390462d6">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_RING_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_RING_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa377c1e2fade2051ebd0f20100b17776" name="aa377c1e2fade2051ebd0f20100b17776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa377c1e2fade2051ebd0f20100b17776">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_RING_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_RING_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8b93b1c561e89ad4d292c0d83997b47" name="ab8b93b1c561e89ad4d292c0d83997b47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b93b1c561e89ad4d292c0d83997b47">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_RING_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_RING_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7026b4d8157f324d16fd6311d832a41c" name="a7026b4d8157f324d16fd6311d832a41c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7026b4d8157f324d16fd6311d832a41c">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_RING_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_RING_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74c930f9b8baee02f2bd613ad888eccb" name="a74c930f9b8baee02f2bd613ad888eccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74c930f9b8baee02f2bd613ad888eccb">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af23a435669f0d28fa669c5a0cdc96cc5" name="af23a435669f0d28fa669c5a0cdc96cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af23a435669f0d28fa669c5a0cdc96cc5">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_SNIFF_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_SNIFF_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae29bfa224ddaaa3986d9235a2cf2006f" name="ae29bfa224ddaaa3986d9235a2cf2006f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae29bfa224ddaaa3986d9235a2cf2006f">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_SNIFF_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_SNIFF_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27023cb0135691cf45dbdfee6493fb17" name="a27023cb0135691cf45dbdfee6493fb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27023cb0135691cf45dbdfee6493fb17">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_SNIFF_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_SNIFF_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5aeec505bb3f84e902969789c3be75a" name="ab5aeec505bb3f84e902969789c3be75a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5aeec505bb3f84e902969789c3be75a">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_SNIFF_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_SNIFF_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e41c865b4d28e4942d7fc6e991cd613" name="a3e41c865b4d28e4942d7fc6e991cd613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e41c865b4d28e4942d7fc6e991cd613">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_SNIFF_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_SNIFF_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2377651aa2f2b1be73e2645bf3b9bf89" name="a2377651aa2f2b1be73e2645bf3b9bf89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2377651aa2f2b1be73e2645bf3b9bf89">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_TREQ_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_TREQ_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7b8ee6b8f6c5d2a048e220c9cbecc3c" name="ac7b8ee6b8f6c5d2a048e220c9cbecc3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7b8ee6b8f6c5d2a048e220c9cbecc3c">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_TREQ_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_TREQ_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a655774605afc5cb529f3004d993204e1" name="a655774605afc5cb529f3004d993204e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a655774605afc5cb529f3004d993204e1">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_TREQ_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_TREQ_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf96125751009bd5fa7cf5cd91c9bc16" name="acf96125751009bd5fa7cf5cd91c9bc16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf96125751009bd5fa7cf5cd91c9bc16">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_TREQ_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_TREQ_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc6d528cacd22fb50325dee55e6f4de8" name="afc6d528cacd22fb50325dee55e6f4de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc6d528cacd22fb50325dee55e6f4de8">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_TREQ_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_TREQ_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8d0de4978cd2c8ef6790b2310e23779" name="ab8d0de4978cd2c8ef6790b2310e23779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8d0de4978cd2c8ef6790b2310e23779">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2dce206059f6892e127e4dfa538072f4" name="a2dce206059f6892e127e4dfa538072f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dce206059f6892e127e4dfa538072f4">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5f2d5ad318ea056b5c7d7cfb26c03c7" name="ab5f2d5ad318ea056b5c7d7cfb26c03c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5f2d5ad318ea056b5c7d7cfb26c03c7">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef7b85b096365601f889142367b77ee4" name="aef7b85b096365601f889142367b77ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef7b85b096365601f889142367b77ee4">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0678aed5d5bb82d0860a119a0fa67171" name="a0678aed5d5bb82d0860a119a0fa67171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0678aed5d5bb82d0860a119a0fa67171">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57fe60ce840de7abf1bc9e44c8bfc226" name="a57fe60ce840de7abf1bc9e44c8bfc226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57fe60ce840de7abf1bc9e44c8bfc226">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_WRITE_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_WRITE_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2501b3d9301d8736e9be07cbbb8d3a05" name="a2501b3d9301d8736e9be07cbbb8d3a05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2501b3d9301d8736e9be07cbbb8d3a05">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_WRITE_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_WRITE_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5ceeb6175984df68cf8e77a5fe6016c" name="ab5ceeb6175984df68cf8e77a5fe6016c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5ceeb6175984df68cf8e77a5fe6016c">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_WRITE_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_WRITE_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72d4c414ef920291f56ad64d5a2d26bc" name="a72d4c414ef920291f56ad64d5a2d26bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d4c414ef920291f56ad64d5a2d26bc">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_WRITE_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_WRITE_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b374941700552ed8ae07153748457b6" name="a2b374941700552ed8ae07153748457b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b374941700552ed8ae07153748457b6">&#9670;&#160;</a></span>DMA_CH3_CTRL_TRIG_WRITE_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_CTRL_TRIG_WRITE_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afad7f2db14f4f40c0679cc2c5d21a46a" name="afad7f2db14f4f40c0679cc2c5d21a46a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afad7f2db14f4f40c0679cc2c5d21a46a">&#9670;&#160;</a></span>DMA_CH3_DBG_CTDREQ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_DBG_CTDREQ_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad68a8407fdea784507049a9070d4ced1" name="ad68a8407fdea784507049a9070d4ced1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad68a8407fdea784507049a9070d4ced1">&#9670;&#160;</a></span>DMA_CH3_DBG_CTDREQ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_DBG_CTDREQ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c21e1e6763ac633f29cf7775ec1930c" name="a4c21e1e6763ac633f29cf7775ec1930c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c21e1e6763ac633f29cf7775ec1930c">&#9670;&#160;</a></span>DMA_CH3_DBG_CTDREQ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_DBG_CTDREQ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeaca777b6cb7eeb751a2ac002fa5fca7" name="aeaca777b6cb7eeb751a2ac002fa5fca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaca777b6cb7eeb751a2ac002fa5fca7">&#9670;&#160;</a></span>DMA_CH3_DBG_CTDREQ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_DBG_CTDREQ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58c0b23b898b903fb9870e68e588b9ad" name="a58c0b23b898b903fb9870e68e588b9ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58c0b23b898b903fb9870e68e588b9ad">&#9670;&#160;</a></span>DMA_CH3_DBG_CTDREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_DBG_CTDREQ_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000008c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d813606e7b16646480d16a7e59a260d" name="a5d813606e7b16646480d16a7e59a260d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d813606e7b16646480d16a7e59a260d">&#9670;&#160;</a></span>DMA_CH3_DBG_CTDREQ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_DBG_CTDREQ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ef775ed7d4f1946c2f93a6d86c7c6dc" name="a4ef775ed7d4f1946c2f93a6d86c7c6dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ef775ed7d4f1946c2f93a6d86c7c6dc">&#9670;&#160;</a></span>DMA_CH3_DBG_TCR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_DBG_TCR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a454aa30ad59eaaef9d834c421a9bd9" name="a1a454aa30ad59eaaef9d834c421a9bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a454aa30ad59eaaef9d834c421a9bd9">&#9670;&#160;</a></span>DMA_CH3_DBG_TCR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_DBG_TCR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60383d11686cf3e0e9c32dc62aa394aa" name="a60383d11686cf3e0e9c32dc62aa394aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60383d11686cf3e0e9c32dc62aa394aa">&#9670;&#160;</a></span>DMA_CH3_DBG_TCR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_DBG_TCR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7787030e5ac0b790ee16da4e5b4458e" name="af7787030e5ac0b790ee16da4e5b4458e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7787030e5ac0b790ee16da4e5b4458e">&#9670;&#160;</a></span>DMA_CH3_DBG_TCR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_DBG_TCR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac35b7a8f717ea7099e808ce9b1f06b15" name="ac35b7a8f717ea7099e808ce9b1f06b15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac35b7a8f717ea7099e808ce9b1f06b15">&#9670;&#160;</a></span>DMA_CH3_DBG_TCR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_DBG_TCR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000008c4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc26ce8ecf6a81673f079fb96e016010" name="acc26ce8ecf6a81673f079fb96e016010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc26ce8ecf6a81673f079fb96e016010">&#9670;&#160;</a></span>DMA_CH3_DBG_TCR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_DBG_TCR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e90237f708d3591bc6b1dfb77ca4fc3" name="a1e90237f708d3591bc6b1dfb77ca4fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e90237f708d3591bc6b1dfb77ca4fc3">&#9670;&#160;</a></span>DMA_CH3_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ef3152437f8ed5c8ec5d891f7d7a16f" name="a4ef3152437f8ed5c8ec5d891f7d7a16f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ef3152437f8ed5c8ec5d891f7d7a16f">&#9670;&#160;</a></span>DMA_CH3_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46f9074842f948eca29a2a8ceccc115f" name="a46f9074842f948eca29a2a8ceccc115f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46f9074842f948eca29a2a8ceccc115f">&#9670;&#160;</a></span>DMA_CH3_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c98967c56036c44de1b874443e4b79a" name="a0c98967c56036c44de1b874443e4b79a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c98967c56036c44de1b874443e4b79a">&#9670;&#160;</a></span>DMA_CH3_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a940a3f773de8d5eb9590560ddc8e1691" name="a940a3f773de8d5eb9590560ddc8e1691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a940a3f773de8d5eb9590560ddc8e1691">&#9670;&#160;</a></span>DMA_CH3_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8aa2d4e7badff20d0cb02641849acccc" name="a8aa2d4e7badff20d0cb02641849acccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aa2d4e7badff20d0cb02641849acccc">&#9670;&#160;</a></span>DMA_CH3_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_READ_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4eb479f35f1c260713a3753a7049cd06" name="a4eb479f35f1c260713a3753a7049cd06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eb479f35f1c260713a3753a7049cd06">&#9670;&#160;</a></span>DMA_CH3_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afab7948c59d4c13cf644dee66de5ee15" name="afab7948c59d4c13cf644dee66de5ee15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afab7948c59d4c13cf644dee66de5ee15">&#9670;&#160;</a></span>DMA_CH3_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a95b8eea73b48353f9936ccd5b1f559" name="a4a95b8eea73b48353f9936ccd5b1f559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a95b8eea73b48353f9936ccd5b1f559">&#9670;&#160;</a></span>DMA_CH3_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fe29d374327a69920c19fbb5b062ce7" name="a1fe29d374327a69920c19fbb5b062ce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fe29d374327a69920c19fbb5b062ce7">&#9670;&#160;</a></span>DMA_CH3_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c178fbf8653fd8f2de3c188e636e94d" name="a5c178fbf8653fd8f2de3c188e636e94d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c178fbf8653fd8f2de3c188e636e94d">&#9670;&#160;</a></span>DMA_CH3_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad06f7efc06b6e7a0bf5d6542bbffbe88" name="ad06f7efc06b6e7a0bf5d6542bbffbe88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad06f7efc06b6e7a0bf5d6542bbffbe88">&#9670;&#160;</a></span>DMA_CH3_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_TRANS_COUNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59a732079745ade4a02fca1676bcf0ee" name="a59a732079745ade4a02fca1676bcf0ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59a732079745ade4a02fca1676bcf0ee">&#9670;&#160;</a></span>DMA_CH3_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affe6fddda9c10218086c172aeffb00f0" name="affe6fddda9c10218086c172aeffb00f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affe6fddda9c10218086c172aeffb00f0">&#9670;&#160;</a></span>DMA_CH3_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ad49d203f4f5c98c3cf66e65870e51a" name="a3ad49d203f4f5c98c3cf66e65870e51a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ad49d203f4f5c98c3cf66e65870e51a">&#9670;&#160;</a></span>DMA_CH3_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a468aaf540c75a07bcc156ab62bd6381a" name="a468aaf540c75a07bcc156ab62bd6381a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a468aaf540c75a07bcc156ab62bd6381a">&#9670;&#160;</a></span>DMA_CH3_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9940d49744ba60824c920108d1e13fb" name="ac9940d49744ba60824c920108d1e13fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9940d49744ba60824c920108d1e13fb">&#9670;&#160;</a></span>DMA_CH3_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000c4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0feb7803f6732801a8600fb1cef1b87" name="ac0feb7803f6732801a8600fb1cef1b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0feb7803f6732801a8600fb1cef1b87">&#9670;&#160;</a></span>DMA_CH3_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH3_WRITE_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad95e60d0f90445f237d178d94e1d5707" name="ad95e60d0f90445f237d178d94e1d5707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad95e60d0f90445f237d178d94e1d5707">&#9670;&#160;</a></span>DMA_CH4_AL1_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7af8b0ccf1767b1ef00cd4413a3ecadd" name="a7af8b0ccf1767b1ef00cd4413a3ecadd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af8b0ccf1767b1ef00cd4413a3ecadd">&#9670;&#160;</a></span>DMA_CH4_AL1_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf2c06e46b352adab7682714defeaa0c" name="acf2c06e46b352adab7682714defeaa0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf2c06e46b352adab7682714defeaa0c">&#9670;&#160;</a></span>DMA_CH4_AL1_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd14b9ab687b4e00f9e2ef2c1778e993" name="abd14b9ab687b4e00f9e2ef2c1778e993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd14b9ab687b4e00f9e2ef2c1778e993">&#9670;&#160;</a></span>DMA_CH4_AL1_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b261ad038fdc47b5576f9a276c95457" name="a5b261ad038fdc47b5576f9a276c95457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b261ad038fdc47b5576f9a276c95457">&#9670;&#160;</a></span>DMA_CH4_AL1_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000110)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af11da326d88a978d24bc437954aef6fd" name="af11da326d88a978d24bc437954aef6fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af11da326d88a978d24bc437954aef6fd">&#9670;&#160;</a></span>DMA_CH4_AL1_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55c3636c9619a8d0efb4bbebff740c66" name="a55c3636c9619a8d0efb4bbebff740c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c3636c9619a8d0efb4bbebff740c66">&#9670;&#160;</a></span>DMA_CH4_AL1_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae26197acdc964a5126c13b10ded2961f" name="ae26197acdc964a5126c13b10ded2961f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae26197acdc964a5126c13b10ded2961f">&#9670;&#160;</a></span>DMA_CH4_AL1_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e2b253392731e2a49f5be2c9835a761" name="a2e2b253392731e2a49f5be2c9835a761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e2b253392731e2a49f5be2c9835a761">&#9670;&#160;</a></span>DMA_CH4_AL1_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67079d05dd3a6049dd0237ecf7860162" name="a67079d05dd3a6049dd0237ecf7860162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67079d05dd3a6049dd0237ecf7860162">&#9670;&#160;</a></span>DMA_CH4_AL1_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae544e091343ae9e63fadbe4964a41856" name="ae544e091343ae9e63fadbe4964a41856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae544e091343ae9e63fadbe4964a41856">&#9670;&#160;</a></span>DMA_CH4_AL1_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000114)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dbca4f78387eb1f152f24cab3f78656" name="a0dbca4f78387eb1f152f24cab3f78656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dbca4f78387eb1f152f24cab3f78656">&#9670;&#160;</a></span>DMA_CH4_AL1_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa30780c2fc53a142d158a2c9442ac5d7" name="aa30780c2fc53a142d158a2c9442ac5d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa30780c2fc53a142d158a2c9442ac5d7">&#9670;&#160;</a></span>DMA_CH4_AL1_TRANS_COUNT_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_TRANS_COUNT_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72404bee135ea5f53262f0d656544123" name="a72404bee135ea5f53262f0d656544123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72404bee135ea5f53262f0d656544123">&#9670;&#160;</a></span>DMA_CH4_AL1_TRANS_COUNT_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_TRANS_COUNT_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdca4bf9fa15856259222bbd296de39a" name="afdca4bf9fa15856259222bbd296de39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdca4bf9fa15856259222bbd296de39a">&#9670;&#160;</a></span>DMA_CH4_AL1_TRANS_COUNT_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_TRANS_COUNT_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4a99614829b7efb0296d5688e05eb0f" name="ac4a99614829b7efb0296d5688e05eb0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4a99614829b7efb0296d5688e05eb0f">&#9670;&#160;</a></span>DMA_CH4_AL1_TRANS_COUNT_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_TRANS_COUNT_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f2664bd4972f71f92b17c78d3f17878" name="a4f2664bd4972f71f92b17c78d3f17878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f2664bd4972f71f92b17c78d3f17878">&#9670;&#160;</a></span>DMA_CH4_AL1_TRANS_COUNT_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_TRANS_COUNT_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000011c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99874fe3a171f78ebf5035324740f828" name="a99874fe3a171f78ebf5035324740f828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99874fe3a171f78ebf5035324740f828">&#9670;&#160;</a></span>DMA_CH4_AL1_TRANS_COUNT_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_TRANS_COUNT_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa167d4873e4d0c717f6425123f76cb12" name="aa167d4873e4d0c717f6425123f76cb12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa167d4873e4d0c717f6425123f76cb12">&#9670;&#160;</a></span>DMA_CH4_AL1_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6a2ec220008596bec6384bdbe35bb73" name="ad6a2ec220008596bec6384bdbe35bb73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6a2ec220008596bec6384bdbe35bb73">&#9670;&#160;</a></span>DMA_CH4_AL1_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba56aceee283955b790b5821873b282e" name="aba56aceee283955b790b5821873b282e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba56aceee283955b790b5821873b282e">&#9670;&#160;</a></span>DMA_CH4_AL1_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68140d25c3dad0ca54828f14fa59b12a" name="a68140d25c3dad0ca54828f14fa59b12a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68140d25c3dad0ca54828f14fa59b12a">&#9670;&#160;</a></span>DMA_CH4_AL1_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1697395474e5b39025e40412516da99c" name="a1697395474e5b39025e40412516da99c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1697395474e5b39025e40412516da99c">&#9670;&#160;</a></span>DMA_CH4_AL1_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000118)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a8847c61174f354ffecf98cfac87582" name="a8a8847c61174f354ffecf98cfac87582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a8847c61174f354ffecf98cfac87582">&#9670;&#160;</a></span>DMA_CH4_AL1_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL1_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adec696cc56ce48b0c9427d5aea396b22" name="adec696cc56ce48b0c9427d5aea396b22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adec696cc56ce48b0c9427d5aea396b22">&#9670;&#160;</a></span>DMA_CH4_AL2_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab483a9e782b850eb3d2e33fa84276817" name="ab483a9e782b850eb3d2e33fa84276817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab483a9e782b850eb3d2e33fa84276817">&#9670;&#160;</a></span>DMA_CH4_AL2_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1095953b0173e707259a92280372930a" name="a1095953b0173e707259a92280372930a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1095953b0173e707259a92280372930a">&#9670;&#160;</a></span>DMA_CH4_AL2_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5b52c7de64c268fa2668815c1a98626" name="aa5b52c7de64c268fa2668815c1a98626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5b52c7de64c268fa2668815c1a98626">&#9670;&#160;</a></span>DMA_CH4_AL2_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d4c4b64f038ddf71c06251b0ffd1bb5" name="a0d4c4b64f038ddf71c06251b0ffd1bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d4c4b64f038ddf71c06251b0ffd1bb5">&#9670;&#160;</a></span>DMA_CH4_AL2_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000120)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa09b3445d7cb42f327d45b9d41e36081" name="aa09b3445d7cb42f327d45b9d41e36081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa09b3445d7cb42f327d45b9d41e36081">&#9670;&#160;</a></span>DMA_CH4_AL2_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1014b436f2e8133816de17da1bf9abb8" name="a1014b436f2e8133816de17da1bf9abb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1014b436f2e8133816de17da1bf9abb8">&#9670;&#160;</a></span>DMA_CH4_AL2_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc4aa08d82d5cb0ea915a9dd4193581a" name="afc4aa08d82d5cb0ea915a9dd4193581a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc4aa08d82d5cb0ea915a9dd4193581a">&#9670;&#160;</a></span>DMA_CH4_AL2_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af15b30f027df6451901ac8f5538ec1d3" name="af15b30f027df6451901ac8f5538ec1d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15b30f027df6451901ac8f5538ec1d3">&#9670;&#160;</a></span>DMA_CH4_AL2_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ed6db72d862409c73e153c21ff9f654" name="a9ed6db72d862409c73e153c21ff9f654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ed6db72d862409c73e153c21ff9f654">&#9670;&#160;</a></span>DMA_CH4_AL2_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab165d825d9893d9f44c5347fc3c4bb6a" name="ab165d825d9893d9f44c5347fc3c4bb6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab165d825d9893d9f44c5347fc3c4bb6a">&#9670;&#160;</a></span>DMA_CH4_AL2_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000128)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a587ee7579d8b0892d27deb69c1c703b8" name="a587ee7579d8b0892d27deb69c1c703b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a587ee7579d8b0892d27deb69c1c703b8">&#9670;&#160;</a></span>DMA_CH4_AL2_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fa634cce40654d2f862e1645145d548" name="a5fa634cce40654d2f862e1645145d548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fa634cce40654d2f862e1645145d548">&#9670;&#160;</a></span>DMA_CH4_AL2_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e525e648ebd2fa1d26fe7256057c1f9" name="a6e525e648ebd2fa1d26fe7256057c1f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e525e648ebd2fa1d26fe7256057c1f9">&#9670;&#160;</a></span>DMA_CH4_AL2_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a449e2f10fc9a330c736a11e943abd3c0" name="a449e2f10fc9a330c736a11e943abd3c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a449e2f10fc9a330c736a11e943abd3c0">&#9670;&#160;</a></span>DMA_CH4_AL2_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ad9fe78884a29eaa008592d3f75f3a5" name="a2ad9fe78884a29eaa008592d3f75f3a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ad9fe78884a29eaa008592d3f75f3a5">&#9670;&#160;</a></span>DMA_CH4_AL2_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c75aa4144de61c4d9699dbdcc12e6c3" name="a4c75aa4144de61c4d9699dbdcc12e6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c75aa4144de61c4d9699dbdcc12e6c3">&#9670;&#160;</a></span>DMA_CH4_AL2_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000124)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4644f1b932ef55c9e7f25aa07bc3733d" name="a4644f1b932ef55c9e7f25aa07bc3733d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4644f1b932ef55c9e7f25aa07bc3733d">&#9670;&#160;</a></span>DMA_CH4_AL2_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7aec03a2fd60ccadc104ff28ec588d81" name="a7aec03a2fd60ccadc104ff28ec588d81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aec03a2fd60ccadc104ff28ec588d81">&#9670;&#160;</a></span>DMA_CH4_AL2_WRITE_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_WRITE_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a141d305a8a65b9f099208abc9ec58fdb" name="a141d305a8a65b9f099208abc9ec58fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a141d305a8a65b9f099208abc9ec58fdb">&#9670;&#160;</a></span>DMA_CH4_AL2_WRITE_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_WRITE_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c9e569f435cdadfd8646c79219fd996" name="a6c9e569f435cdadfd8646c79219fd996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c9e569f435cdadfd8646c79219fd996">&#9670;&#160;</a></span>DMA_CH4_AL2_WRITE_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_WRITE_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a93af31fc41ebdf9a3a5317ab26e615" name="a6a93af31fc41ebdf9a3a5317ab26e615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a93af31fc41ebdf9a3a5317ab26e615">&#9670;&#160;</a></span>DMA_CH4_AL2_WRITE_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_WRITE_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7e4530ffe67e989b6af094194127719" name="ae7e4530ffe67e989b6af094194127719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e4530ffe67e989b6af094194127719">&#9670;&#160;</a></span>DMA_CH4_AL2_WRITE_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_WRITE_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000012c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26bca1d97210a8242158406ca8feaeb3" name="a26bca1d97210a8242158406ca8feaeb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26bca1d97210a8242158406ca8feaeb3">&#9670;&#160;</a></span>DMA_CH4_AL2_WRITE_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL2_WRITE_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83e1966e1fdc295def7785192d3b69c9" name="a83e1966e1fdc295def7785192d3b69c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83e1966e1fdc295def7785192d3b69c9">&#9670;&#160;</a></span>DMA_CH4_AL3_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d7da425b879ad921bba3cfa0e94eff9" name="a9d7da425b879ad921bba3cfa0e94eff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d7da425b879ad921bba3cfa0e94eff9">&#9670;&#160;</a></span>DMA_CH4_AL3_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0205e4b1086bc000ab2ed7da5c5ba62e" name="a0205e4b1086bc000ab2ed7da5c5ba62e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0205e4b1086bc000ab2ed7da5c5ba62e">&#9670;&#160;</a></span>DMA_CH4_AL3_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a469b8d601ec1823a6548627b955f18ca" name="a469b8d601ec1823a6548627b955f18ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a469b8d601ec1823a6548627b955f18ca">&#9670;&#160;</a></span>DMA_CH4_AL3_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af86b66727687c1e213e7582816fccd69" name="af86b66727687c1e213e7582816fccd69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af86b66727687c1e213e7582816fccd69">&#9670;&#160;</a></span>DMA_CH4_AL3_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000130)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf222a0d9067c5e5f003ee8d615049b2" name="adf222a0d9067c5e5f003ee8d615049b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf222a0d9067c5e5f003ee8d615049b2">&#9670;&#160;</a></span>DMA_CH4_AL3_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8286cab47cdb19ce4d19931fe44f1d98" name="a8286cab47cdb19ce4d19931fe44f1d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8286cab47cdb19ce4d19931fe44f1d98">&#9670;&#160;</a></span>DMA_CH4_AL3_READ_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_READ_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77099c8e3266347af492b1326f00df81" name="a77099c8e3266347af492b1326f00df81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77099c8e3266347af492b1326f00df81">&#9670;&#160;</a></span>DMA_CH4_AL3_READ_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_READ_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71d184c30d6b35b29ca4a65f692cd7af" name="a71d184c30d6b35b29ca4a65f692cd7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71d184c30d6b35b29ca4a65f692cd7af">&#9670;&#160;</a></span>DMA_CH4_AL3_READ_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_READ_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf9949fcc2495ef2cc5b5960e831ca37" name="acf9949fcc2495ef2cc5b5960e831ca37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf9949fcc2495ef2cc5b5960e831ca37">&#9670;&#160;</a></span>DMA_CH4_AL3_READ_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_READ_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7745f9d9c03522913a3bd22df8c13089" name="a7745f9d9c03522913a3bd22df8c13089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7745f9d9c03522913a3bd22df8c13089">&#9670;&#160;</a></span>DMA_CH4_AL3_READ_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_READ_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000013c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a163da3af0719a5ef30ef3779353f528e" name="a163da3af0719a5ef30ef3779353f528e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a163da3af0719a5ef30ef3779353f528e">&#9670;&#160;</a></span>DMA_CH4_AL3_READ_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_READ_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9268679c48e768006db62fe617ea5048" name="a9268679c48e768006db62fe617ea5048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9268679c48e768006db62fe617ea5048">&#9670;&#160;</a></span>DMA_CH4_AL3_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7644905d6f7b787b5228001af380a605" name="a7644905d6f7b787b5228001af380a605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7644905d6f7b787b5228001af380a605">&#9670;&#160;</a></span>DMA_CH4_AL3_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd6b0388cf9459dbb9769af2e8b6e9a4" name="abd6b0388cf9459dbb9769af2e8b6e9a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd6b0388cf9459dbb9769af2e8b6e9a4">&#9670;&#160;</a></span>DMA_CH4_AL3_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87f5d74e437fd4a2d8095961a57336c1" name="a87f5d74e437fd4a2d8095961a57336c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87f5d74e437fd4a2d8095961a57336c1">&#9670;&#160;</a></span>DMA_CH4_AL3_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbda28ef35ca7485ff8898a4852c3c43" name="afbda28ef35ca7485ff8898a4852c3c43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbda28ef35ca7485ff8898a4852c3c43">&#9670;&#160;</a></span>DMA_CH4_AL3_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000138)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf909cc85090e1a572cf3328f8e98469" name="acf909cc85090e1a572cf3328f8e98469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf909cc85090e1a572cf3328f8e98469">&#9670;&#160;</a></span>DMA_CH4_AL3_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5861a14343bbdfa29a07bc539f582b50" name="a5861a14343bbdfa29a07bc539f582b50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5861a14343bbdfa29a07bc539f582b50">&#9670;&#160;</a></span>DMA_CH4_AL3_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a4821a7ac12b4ef28668bd318670a29" name="a6a4821a7ac12b4ef28668bd318670a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a4821a7ac12b4ef28668bd318670a29">&#9670;&#160;</a></span>DMA_CH4_AL3_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a383c4f7d377841a9b7e6a5d84d32aa58" name="a383c4f7d377841a9b7e6a5d84d32aa58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a383c4f7d377841a9b7e6a5d84d32aa58">&#9670;&#160;</a></span>DMA_CH4_AL3_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a965d3b23fccb715b25c9546074121cbf" name="a965d3b23fccb715b25c9546074121cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a965d3b23fccb715b25c9546074121cbf">&#9670;&#160;</a></span>DMA_CH4_AL3_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a489b7be99af440ee57965fd35b642f81" name="a489b7be99af440ee57965fd35b642f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a489b7be99af440ee57965fd35b642f81">&#9670;&#160;</a></span>DMA_CH4_AL3_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000134)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4bb521fae40c3c0350d1eb202672809" name="af4bb521fae40c3c0350d1eb202672809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4bb521fae40c3c0350d1eb202672809">&#9670;&#160;</a></span>DMA_CH4_AL3_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_AL3_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accfcc1f85335ccd82b038517622b5c83" name="accfcc1f85335ccd82b038517622b5c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accfcc1f85335ccd82b038517622b5c83">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_AHB_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_AHB_ERROR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a413c0e2759003cd63ca6b32bc67537d6" name="a413c0e2759003cd63ca6b32bc67537d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a413c0e2759003cd63ca6b32bc67537d6">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_AHB_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_AHB_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a750a56748b55d210b74bf3cfe9ee0eeb" name="a750a56748b55d210b74bf3cfe9ee0eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a750a56748b55d210b74bf3cfe9ee0eeb">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_AHB_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_AHB_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35d90b2517733399c3de4a7f203305aa" name="a35d90b2517733399c3de4a7f203305aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35d90b2517733399c3de4a7f203305aa">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_AHB_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_AHB_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a54c644ee6b907dc9d8b47712328148" name="a2a54c644ee6b907dc9d8b47712328148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a54c644ee6b907dc9d8b47712328148">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_AHB_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_AHB_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea4dc7d08ad61ba0594ee8d761a4c9cc" name="aea4dc7d08ad61ba0594ee8d761a4c9cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea4dc7d08ad61ba0594ee8d761a4c9cc">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68e6151c9887910ffaa105ef1a9357dd" name="a68e6151c9887910ffaa105ef1a9357dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68e6151c9887910ffaa105ef1a9357dd">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_BSWAP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_BSWAP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b135bb8824806841f85c17720cdfedc" name="a6b135bb8824806841f85c17720cdfedc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b135bb8824806841f85c17720cdfedc">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_BSWAP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_BSWAP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4b6f1858a269d4900cd105df0a6969d" name="ae4b6f1858a269d4900cd105df0a6969d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4b6f1858a269d4900cd105df0a6969d">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_BSWAP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_BSWAP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30608746dab8dd3ed0f94a8a00c4592d" name="a30608746dab8dd3ed0f94a8a00c4592d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30608746dab8dd3ed0f94a8a00c4592d">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_BSWAP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_BSWAP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaec265cad165dcae8734290050dc7588" name="aaec265cad165dcae8734290050dc7588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaec265cad165dcae8734290050dc7588">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_BSWAP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_BSWAP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79d8e3a0f6fda7bf7ff29d71451caf21" name="a79d8e3a0f6fda7bf7ff29d71451caf21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79d8e3a0f6fda7bf7ff29d71451caf21">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_BUSY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_BUSY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e345e417d38d7e129beade35e35fcab" name="a5e345e417d38d7e129beade35e35fcab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e345e417d38d7e129beade35e35fcab">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_BUSY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_BUSY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3627386629be873b3f9253a11276f8c9" name="a3627386629be873b3f9253a11276f8c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3627386629be873b3f9253a11276f8c9">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_BUSY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_BUSY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28204d2b99eabf37f3ba419eee7e8aac" name="a28204d2b99eabf37f3ba419eee7e8aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28204d2b99eabf37f3ba419eee7e8aac">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_BUSY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_BUSY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a855964a4b2ef084b6632dd1b121cd7fc" name="a855964a4b2ef084b6632dd1b121cd7fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a855964a4b2ef084b6632dd1b121cd7fc">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_BUSY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_BUSY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b561aa87341ecf6eebd78846a935a83" name="a6b561aa87341ecf6eebd78846a935a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b561aa87341ecf6eebd78846a935a83">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_CHAIN_TO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_CHAIN_TO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38a3f8bf031aae0f744e88624a325488" name="a38a3f8bf031aae0f744e88624a325488"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38a3f8bf031aae0f744e88624a325488">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_CHAIN_TO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_CHAIN_TO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af88e1ba1702b75e84a3236bf5136c7d6" name="af88e1ba1702b75e84a3236bf5136c7d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af88e1ba1702b75e84a3236bf5136c7d6">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_CHAIN_TO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_CHAIN_TO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a02c9c5be7d3b31fdcaa5f094f9218f" name="a8a02c9c5be7d3b31fdcaa5f094f9218f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a02c9c5be7d3b31fdcaa5f094f9218f">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_CHAIN_TO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_CHAIN_TO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76a27d12ca34ab6590872ca9157735ec" name="a76a27d12ca34ab6590872ca9157735ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76a27d12ca34ab6590872ca9157735ec">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_CHAIN_TO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_CHAIN_TO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c943d39d473e682b329f2f87cb63c37" name="a7c943d39d473e682b329f2f87cb63c37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c943d39d473e682b329f2f87cb63c37">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_DATA_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_DATA_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a314d3df27295e846ef8fd009008731" name="a5a314d3df27295e846ef8fd009008731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a314d3df27295e846ef8fd009008731">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_DATA_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_DATA_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a015e4ca324e94932e42d9f32544543" name="a4a015e4ca324e94932e42d9f32544543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a015e4ca324e94932e42d9f32544543">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_DATA_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_DATA_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a574905d56716eb15130c1f764bc5fc0f" name="a574905d56716eb15130c1f764bc5fc0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a574905d56716eb15130c1f764bc5fc0f">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_DATA_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_DATA_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40d5b0920e28bd734d54ab0e6976cdb4" name="a40d5b0920e28bd734d54ab0e6976cdb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40d5b0920e28bd734d54ab0e6976cdb4">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_DATA_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_DATA_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f223bdf972ea60fc5cb70981097089f" name="a6f223bdf972ea60fc5cb70981097089f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f223bdf972ea60fc5cb70981097089f">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b304c34a424032f6dd84caf46a25437" name="a1b304c34a424032f6dd84caf46a25437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b304c34a424032f6dd84caf46a25437">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30b16c37e66cd785ed9904e5d93d3e45" name="a30b16c37e66cd785ed9904e5d93d3e45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30b16c37e66cd785ed9904e5d93d3e45">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a129a5edf190906ba182879c17253d59f" name="a129a5edf190906ba182879c17253d59f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a129a5edf190906ba182879c17253d59f">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43d31aa993ccc19a7e2c9abb805d61b7" name="a43d31aa993ccc19a7e2c9abb805d61b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43d31aa993ccc19a7e2c9abb805d61b7">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae34c4bd8299ae434fb4c2b351a77b68e" name="ae34c4bd8299ae434fb4c2b351a77b68e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae34c4bd8299ae434fb4c2b351a77b68e">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ed6f5304f1fc06fe71dc0029a66aab6" name="a7ed6f5304f1fc06fe71dc0029a66aab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ed6f5304f1fc06fe71dc0029a66aab6">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3eff63a2bcf8c1894cb6b180eb690ed6" name="a3eff63a2bcf8c1894cb6b180eb690ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eff63a2bcf8c1894cb6b180eb690ed6">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4f21d725d6b2e7e2244700fac1335a6" name="ad4f21d725d6b2e7e2244700fac1335a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4f21d725d6b2e7e2244700fac1335a6">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a715ec65a446cae46eba4eb747fe331ee" name="a715ec65a446cae46eba4eb747fe331ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715ec65a446cae46eba4eb747fe331ee">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ee831e604a58279d50a7f75efebe1da" name="a6ee831e604a58279d50a7f75efebe1da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ee831e604a58279d50a7f75efebe1da">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78cce27be293ebf356278cfc8f11609f" name="a78cce27be293ebf356278cfc8f11609f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78cce27be293ebf356278cfc8f11609f">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a542da994cd130fc116354e04ca4b997a" name="a542da994cd130fc116354e04ca4b997a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a542da994cd130fc116354e04ca4b997a">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_HIGH_PRIORITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae70a8a44494c0ae4dcd951b707f7b195" name="ae70a8a44494c0ae4dcd951b707f7b195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae70a8a44494c0ae4dcd951b707f7b195">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_INCR_READ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_INCR_READ_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ddbb0181276a3f06ca06f33c9694b98" name="a9ddbb0181276a3f06ca06f33c9694b98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ddbb0181276a3f06ca06f33c9694b98">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_INCR_READ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_INCR_READ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca55874756214921fb41a208da7b9775" name="aca55874756214921fb41a208da7b9775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca55874756214921fb41a208da7b9775">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_INCR_READ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_INCR_READ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a605d8ccba01d8ed34d326fa2f5a8c97e" name="a605d8ccba01d8ed34d326fa2f5a8c97e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a605d8ccba01d8ed34d326fa2f5a8c97e">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_INCR_READ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_INCR_READ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cfb8a228bb74128c139c3beb2c0f37b" name="a8cfb8a228bb74128c139c3beb2c0f37b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cfb8a228bb74128c139c3beb2c0f37b">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_INCR_READ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_INCR_READ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40a82d52727baa27ed1f425aea607bb6" name="a40a82d52727baa27ed1f425aea607bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40a82d52727baa27ed1f425aea607bb6">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_INCR_WRITE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_INCR_WRITE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6013bbdafdbb9afe7568a66d583fd491" name="a6013bbdafdbb9afe7568a66d583fd491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6013bbdafdbb9afe7568a66d583fd491">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_INCR_WRITE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_INCR_WRITE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50803d5b0b050d30482c5094549a3b64" name="a50803d5b0b050d30482c5094549a3b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50803d5b0b050d30482c5094549a3b64">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_INCR_WRITE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_INCR_WRITE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd611d1ed83e8bf41c3126864dba330f" name="abd611d1ed83e8bf41c3126864dba330f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd611d1ed83e8bf41c3126864dba330f">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_INCR_WRITE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_INCR_WRITE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c191bfb216d5bdd556131121b2c39a7" name="a2c191bfb216d5bdd556131121b2c39a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c191bfb216d5bdd556131121b2c39a7">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_INCR_WRITE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_INCR_WRITE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf784ea87f2979147bbd743c12138e73" name="aaf784ea87f2979147bbd743c12138e73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf784ea87f2979147bbd743c12138e73">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_IRQ_QUIET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_IRQ_QUIET_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31b3980e15795a32e8e7623478da52cf" name="a31b3980e15795a32e8e7623478da52cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b3980e15795a32e8e7623478da52cf">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_IRQ_QUIET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_IRQ_QUIET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51007736b3f9696167348fb1301d7237" name="a51007736b3f9696167348fb1301d7237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51007736b3f9696167348fb1301d7237">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_IRQ_QUIET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_IRQ_QUIET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae88988d38101e8e711449a7b0d279e50" name="ae88988d38101e8e711449a7b0d279e50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae88988d38101e8e711449a7b0d279e50">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_IRQ_QUIET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_IRQ_QUIET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12c9d9a17fb58a01065c6551233d5ca4" name="a12c9d9a17fb58a01065c6551233d5ca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12c9d9a17fb58a01065c6551233d5ca4">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_IRQ_QUIET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_IRQ_QUIET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab632e37db7449c5c3ceaada2d26e5c39" name="ab632e37db7449c5c3ceaada2d26e5c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab632e37db7449c5c3ceaada2d26e5c39">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000010c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4198471c431bdfe7872986b6f889ebd" name="aa4198471c431bdfe7872986b6f889ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4198471c431bdfe7872986b6f889ebd">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_READ_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_READ_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d83dd881d7e31abbd2f72886d23e6bf" name="a0d83dd881d7e31abbd2f72886d23e6bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d83dd881d7e31abbd2f72886d23e6bf">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_READ_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_READ_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82b921cb603aa610fe28d908ddd0eae3" name="a82b921cb603aa610fe28d908ddd0eae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82b921cb603aa610fe28d908ddd0eae3">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_READ_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_READ_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87c490cf0ffc9a02e09a6a507d2ec757" name="a87c490cf0ffc9a02e09a6a507d2ec757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87c490cf0ffc9a02e09a6a507d2ec757">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_READ_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_READ_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1a0a912daa3adf0b41e40f27f2deb7a" name="ad1a0a912daa3adf0b41e40f27f2deb7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1a0a912daa3adf0b41e40f27f2deb7a">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_READ_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_READ_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb9a64cec7bc6978d5967a6bcdbd4a8d" name="acb9a64cec7bc6978d5967a6bcdbd4a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb9a64cec7bc6978d5967a6bcdbd4a8d">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83dca5e7ed2f769c30088e2aaba3ed30" name="a83dca5e7ed2f769c30088e2aaba3ed30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83dca5e7ed2f769c30088e2aaba3ed30">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_RING_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_RING_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a652cdabb238bb71478651592f0c608c4" name="a652cdabb238bb71478651592f0c608c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a652cdabb238bb71478651592f0c608c4">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_RING_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_RING_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67cebaaf162b831700a4bcf2abc13dda" name="a67cebaaf162b831700a4bcf2abc13dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67cebaaf162b831700a4bcf2abc13dda">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_RING_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_RING_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa291fc1b7bfb822985591f7b780cb2c9" name="aa291fc1b7bfb822985591f7b780cb2c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa291fc1b7bfb822985591f7b780cb2c9">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_RING_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_RING_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a621fde03a58440b697b980bd0452edeb" name="a621fde03a58440b697b980bd0452edeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a621fde03a58440b697b980bd0452edeb">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_RING_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_RING_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accc3506f74a1fbdabd9e5fbda9579297" name="accc3506f74a1fbdabd9e5fbda9579297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc3506f74a1fbdabd9e5fbda9579297">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_RING_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_RING_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab15701e240be2d6dbea85c31dedc36fe" name="ab15701e240be2d6dbea85c31dedc36fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab15701e240be2d6dbea85c31dedc36fe">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_RING_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_RING_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2cd7e124d80721bbdf85fc68f13908a" name="aa2cd7e124d80721bbdf85fc68f13908a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2cd7e124d80721bbdf85fc68f13908a">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_RING_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_RING_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e2f09f49fa0bd0c710d1b066625e25d" name="a2e2f09f49fa0bd0c710d1b066625e25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e2f09f49fa0bd0c710d1b066625e25d">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_RING_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_RING_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad00b86939a3c647733f0870ec0deb84f" name="ad00b86939a3c647733f0870ec0deb84f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad00b86939a3c647733f0870ec0deb84f">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_RING_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_RING_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74f8b73fcb530f5ef28175025ad02207" name="a74f8b73fcb530f5ef28175025ad02207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74f8b73fcb530f5ef28175025ad02207">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53998e3bb354691723e7996b4d55cf55" name="a53998e3bb354691723e7996b4d55cf55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53998e3bb354691723e7996b4d55cf55">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_SNIFF_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_SNIFF_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65964595611012faeee08aaa123ca4db" name="a65964595611012faeee08aaa123ca4db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65964595611012faeee08aaa123ca4db">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_SNIFF_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_SNIFF_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a728163896a4c139e46166737c8dd69b0" name="a728163896a4c139e46166737c8dd69b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a728163896a4c139e46166737c8dd69b0">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_SNIFF_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_SNIFF_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac875d62b1b0004cac9e3089e5b67c54" name="aac875d62b1b0004cac9e3089e5b67c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac875d62b1b0004cac9e3089e5b67c54">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_SNIFF_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_SNIFF_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a861b41f9b5a5b900390e16eed768299f" name="a861b41f9b5a5b900390e16eed768299f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a861b41f9b5a5b900390e16eed768299f">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_SNIFF_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_SNIFF_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6eea3932a98a9494858e6352b9fc20d" name="ac6eea3932a98a9494858e6352b9fc20d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6eea3932a98a9494858e6352b9fc20d">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_TREQ_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_TREQ_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93b8caa933783c0a684c049324e8d384" name="a93b8caa933783c0a684c049324e8d384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93b8caa933783c0a684c049324e8d384">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_TREQ_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_TREQ_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5362ef3b75b9da36517e80183777099" name="aa5362ef3b75b9da36517e80183777099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5362ef3b75b9da36517e80183777099">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_TREQ_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_TREQ_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2b4549a8a55270f68614f6345dfec74" name="ad2b4549a8a55270f68614f6345dfec74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2b4549a8a55270f68614f6345dfec74">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_TREQ_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_TREQ_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f9dcb5c07775a2271bd28265ab41cae" name="a2f9dcb5c07775a2271bd28265ab41cae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f9dcb5c07775a2271bd28265ab41cae">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_TREQ_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_TREQ_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45269dd9e430105294f20874556ca54d" name="a45269dd9e430105294f20874556ca54d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45269dd9e430105294f20874556ca54d">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6541c0a1aeb9fa0d736faef8100e430f" name="a6541c0a1aeb9fa0d736faef8100e430f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6541c0a1aeb9fa0d736faef8100e430f">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32a9cb20c614d9255e61f355b6350b25" name="a32a9cb20c614d9255e61f355b6350b25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32a9cb20c614d9255e61f355b6350b25">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0554dd5e5ecf2bb05e47784e8a3b93f" name="ab0554dd5e5ecf2bb05e47784e8a3b93f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0554dd5e5ecf2bb05e47784e8a3b93f">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af989799ebb5fbf2b99dd4608c8188114" name="af989799ebb5fbf2b99dd4608c8188114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af989799ebb5fbf2b99dd4608c8188114">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8272602105f09adae8a90e15d396b202" name="a8272602105f09adae8a90e15d396b202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8272602105f09adae8a90e15d396b202">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_WRITE_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_WRITE_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae949789ea391c2db40580d57d5431a76" name="ae949789ea391c2db40580d57d5431a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae949789ea391c2db40580d57d5431a76">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_WRITE_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_WRITE_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dda6e99c874bf7a0f10d90fae873f95" name="a5dda6e99c874bf7a0f10d90fae873f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dda6e99c874bf7a0f10d90fae873f95">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_WRITE_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_WRITE_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af06bcc83c379be8eb93beb32c0447083" name="af06bcc83c379be8eb93beb32c0447083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af06bcc83c379be8eb93beb32c0447083">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_WRITE_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_WRITE_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d499932356c4a868c412f27dbe2a0e7" name="a0d499932356c4a868c412f27dbe2a0e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d499932356c4a868c412f27dbe2a0e7">&#9670;&#160;</a></span>DMA_CH4_CTRL_TRIG_WRITE_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_CTRL_TRIG_WRITE_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e2a2abe20be5d568e6f74d84692305c" name="a2e2a2abe20be5d568e6f74d84692305c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e2a2abe20be5d568e6f74d84692305c">&#9670;&#160;</a></span>DMA_CH4_DBG_CTDREQ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_DBG_CTDREQ_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba23ab47d6271536e58ec20c47f1495f" name="aba23ab47d6271536e58ec20c47f1495f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba23ab47d6271536e58ec20c47f1495f">&#9670;&#160;</a></span>DMA_CH4_DBG_CTDREQ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_DBG_CTDREQ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7f250724d9208fe0c032ce0e1e20e2c" name="ae7f250724d9208fe0c032ce0e1e20e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7f250724d9208fe0c032ce0e1e20e2c">&#9670;&#160;</a></span>DMA_CH4_DBG_CTDREQ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_DBG_CTDREQ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b6d04fd79b9b677ec2af80e0df34a0f" name="a7b6d04fd79b9b677ec2af80e0df34a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b6d04fd79b9b677ec2af80e0df34a0f">&#9670;&#160;</a></span>DMA_CH4_DBG_CTDREQ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_DBG_CTDREQ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cefb6e5d9cc80a6e8b61b1c0898bf71" name="a4cefb6e5d9cc80a6e8b61b1c0898bf71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cefb6e5d9cc80a6e8b61b1c0898bf71">&#9670;&#160;</a></span>DMA_CH4_DBG_CTDREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_DBG_CTDREQ_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000900)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ccc7d44c7b1221a107c76aa891451fa" name="a4ccc7d44c7b1221a107c76aa891451fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ccc7d44c7b1221a107c76aa891451fa">&#9670;&#160;</a></span>DMA_CH4_DBG_CTDREQ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_DBG_CTDREQ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a537acf6a2190101a7f8ef6d134806f03" name="a537acf6a2190101a7f8ef6d134806f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a537acf6a2190101a7f8ef6d134806f03">&#9670;&#160;</a></span>DMA_CH4_DBG_TCR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_DBG_TCR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97636eff962018b6972f1ef976755c2e" name="a97636eff962018b6972f1ef976755c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97636eff962018b6972f1ef976755c2e">&#9670;&#160;</a></span>DMA_CH4_DBG_TCR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_DBG_TCR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ef5fe94e23b301d3c325f35ed15d887" name="a6ef5fe94e23b301d3c325f35ed15d887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ef5fe94e23b301d3c325f35ed15d887">&#9670;&#160;</a></span>DMA_CH4_DBG_TCR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_DBG_TCR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbea438b048772993b64ffbfe0e87bd9" name="abbea438b048772993b64ffbfe0e87bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbea438b048772993b64ffbfe0e87bd9">&#9670;&#160;</a></span>DMA_CH4_DBG_TCR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_DBG_TCR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae28d2e52a890703f54418ef2284739a1" name="ae28d2e52a890703f54418ef2284739a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae28d2e52a890703f54418ef2284739a1">&#9670;&#160;</a></span>DMA_CH4_DBG_TCR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_DBG_TCR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000904)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01ac11b70ec7acd3fd09017820292b7a" name="a01ac11b70ec7acd3fd09017820292b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01ac11b70ec7acd3fd09017820292b7a">&#9670;&#160;</a></span>DMA_CH4_DBG_TCR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_DBG_TCR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff12b635404513f843a915fbd59891b7" name="aff12b635404513f843a915fbd59891b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff12b635404513f843a915fbd59891b7">&#9670;&#160;</a></span>DMA_CH4_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ed0823c867ac7f987496ccd62adef61" name="a4ed0823c867ac7f987496ccd62adef61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed0823c867ac7f987496ccd62adef61">&#9670;&#160;</a></span>DMA_CH4_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f301e5add42452fbe52fc3a79722df4" name="a0f301e5add42452fbe52fc3a79722df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f301e5add42452fbe52fc3a79722df4">&#9670;&#160;</a></span>DMA_CH4_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8284fadfc952d70966e9fd6a0095070d" name="a8284fadfc952d70966e9fd6a0095070d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8284fadfc952d70966e9fd6a0095070d">&#9670;&#160;</a></span>DMA_CH4_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d85d80bfaee9d9ea00ceb997bdb1dda" name="a2d85d80bfaee9d9ea00ceb997bdb1dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d85d80bfaee9d9ea00ceb997bdb1dda">&#9670;&#160;</a></span>DMA_CH4_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06eabad3f1ec31787c19643f401316b1" name="a06eabad3f1ec31787c19643f401316b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06eabad3f1ec31787c19643f401316b1">&#9670;&#160;</a></span>DMA_CH4_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_READ_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaed83770b0d02b92b0f5ae42f323f567" name="aaed83770b0d02b92b0f5ae42f323f567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaed83770b0d02b92b0f5ae42f323f567">&#9670;&#160;</a></span>DMA_CH4_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a040d41a23359b6fdcd553cfb832e181e" name="a040d41a23359b6fdcd553cfb832e181e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a040d41a23359b6fdcd553cfb832e181e">&#9670;&#160;</a></span>DMA_CH4_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b965214d7eb6c528e5c8222c5328015" name="a0b965214d7eb6c528e5c8222c5328015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b965214d7eb6c528e5c8222c5328015">&#9670;&#160;</a></span>DMA_CH4_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f3dfa2b9b69b6c55563489dd7d41c97" name="a6f3dfa2b9b69b6c55563489dd7d41c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f3dfa2b9b69b6c55563489dd7d41c97">&#9670;&#160;</a></span>DMA_CH4_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8fbe832f1614c13973d94d6eaa9a418" name="ac8fbe832f1614c13973d94d6eaa9a418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8fbe832f1614c13973d94d6eaa9a418">&#9670;&#160;</a></span>DMA_CH4_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000108)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59cc548535f073f85b14e3d73bda51c5" name="a59cc548535f073f85b14e3d73bda51c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59cc548535f073f85b14e3d73bda51c5">&#9670;&#160;</a></span>DMA_CH4_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_TRANS_COUNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f55ed167c34fd92e966cf519f77d464" name="a5f55ed167c34fd92e966cf519f77d464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f55ed167c34fd92e966cf519f77d464">&#9670;&#160;</a></span>DMA_CH4_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16eadc3cbca6f1b9ff585eee14e5bd27" name="a16eadc3cbca6f1b9ff585eee14e5bd27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16eadc3cbca6f1b9ff585eee14e5bd27">&#9670;&#160;</a></span>DMA_CH4_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a516d6be7829447f24fe8ae59d212a0da" name="a516d6be7829447f24fe8ae59d212a0da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a516d6be7829447f24fe8ae59d212a0da">&#9670;&#160;</a></span>DMA_CH4_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdd52ee90f8fda2289bf2ee503fa0b24" name="acdd52ee90f8fda2289bf2ee503fa0b24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdd52ee90f8fda2289bf2ee503fa0b24">&#9670;&#160;</a></span>DMA_CH4_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a037239892b2c457750c29acc3c18b22b" name="a037239892b2c457750c29acc3c18b22b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a037239892b2c457750c29acc3c18b22b">&#9670;&#160;</a></span>DMA_CH4_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000104)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5945296fb886b6b8fa2bda0a83577edd" name="a5945296fb886b6b8fa2bda0a83577edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5945296fb886b6b8fa2bda0a83577edd">&#9670;&#160;</a></span>DMA_CH4_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH4_WRITE_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77f0bf8319e66b6e67eccc3ba9d83829" name="a77f0bf8319e66b6e67eccc3ba9d83829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77f0bf8319e66b6e67eccc3ba9d83829">&#9670;&#160;</a></span>DMA_CH5_AL1_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ed10e8b1ef989297499946bb46b831a" name="a8ed10e8b1ef989297499946bb46b831a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ed10e8b1ef989297499946bb46b831a">&#9670;&#160;</a></span>DMA_CH5_AL1_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b33becdf344b2890d4550a54c964efb" name="a6b33becdf344b2890d4550a54c964efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b33becdf344b2890d4550a54c964efb">&#9670;&#160;</a></span>DMA_CH5_AL1_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9767328934fcc119453aa852bc2741dc" name="a9767328934fcc119453aa852bc2741dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9767328934fcc119453aa852bc2741dc">&#9670;&#160;</a></span>DMA_CH5_AL1_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67347379ec1df61244c80908ab9fd056" name="a67347379ec1df61244c80908ab9fd056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67347379ec1df61244c80908ab9fd056">&#9670;&#160;</a></span>DMA_CH5_AL1_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000150)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98ec28972144abfacd1b029bec9f0377" name="a98ec28972144abfacd1b029bec9f0377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98ec28972144abfacd1b029bec9f0377">&#9670;&#160;</a></span>DMA_CH5_AL1_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e2d7b6b57425b0b17f82671a59edf2b" name="a2e2d7b6b57425b0b17f82671a59edf2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e2d7b6b57425b0b17f82671a59edf2b">&#9670;&#160;</a></span>DMA_CH5_AL1_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c86df377e0062bb2dcdf4a2f467257e" name="a6c86df377e0062bb2dcdf4a2f467257e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c86df377e0062bb2dcdf4a2f467257e">&#9670;&#160;</a></span>DMA_CH5_AL1_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a289adb39b55e3d645e4153b3cca1ff20" name="a289adb39b55e3d645e4153b3cca1ff20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a289adb39b55e3d645e4153b3cca1ff20">&#9670;&#160;</a></span>DMA_CH5_AL1_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ec2813cd11241e0a88016f55d8d1662" name="a7ec2813cd11241e0a88016f55d8d1662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ec2813cd11241e0a88016f55d8d1662">&#9670;&#160;</a></span>DMA_CH5_AL1_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3f5b63f20f03839d6c8c050f94274f8" name="ab3f5b63f20f03839d6c8c050f94274f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3f5b63f20f03839d6c8c050f94274f8">&#9670;&#160;</a></span>DMA_CH5_AL1_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000154)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8226b9663797fab74f505d58b5de5f59" name="a8226b9663797fab74f505d58b5de5f59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8226b9663797fab74f505d58b5de5f59">&#9670;&#160;</a></span>DMA_CH5_AL1_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fe824f5571ce2741711fae07d70cbfc" name="a4fe824f5571ce2741711fae07d70cbfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fe824f5571ce2741711fae07d70cbfc">&#9670;&#160;</a></span>DMA_CH5_AL1_TRANS_COUNT_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_TRANS_COUNT_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7aa558858110701bfcaf00cc63254886" name="a7aa558858110701bfcaf00cc63254886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aa558858110701bfcaf00cc63254886">&#9670;&#160;</a></span>DMA_CH5_AL1_TRANS_COUNT_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_TRANS_COUNT_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a583c954ee9d2af4dde4ad3c85dbd9b89" name="a583c954ee9d2af4dde4ad3c85dbd9b89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a583c954ee9d2af4dde4ad3c85dbd9b89">&#9670;&#160;</a></span>DMA_CH5_AL1_TRANS_COUNT_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_TRANS_COUNT_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecaa37374746cd657d9835b69689df05" name="aecaa37374746cd657d9835b69689df05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecaa37374746cd657d9835b69689df05">&#9670;&#160;</a></span>DMA_CH5_AL1_TRANS_COUNT_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_TRANS_COUNT_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a671276cc03cc29b158ef15c416007d3b" name="a671276cc03cc29b158ef15c416007d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a671276cc03cc29b158ef15c416007d3b">&#9670;&#160;</a></span>DMA_CH5_AL1_TRANS_COUNT_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_TRANS_COUNT_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000015c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8aed6ce1ad3b23a5af36929bf40835cc" name="a8aed6ce1ad3b23a5af36929bf40835cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aed6ce1ad3b23a5af36929bf40835cc">&#9670;&#160;</a></span>DMA_CH5_AL1_TRANS_COUNT_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_TRANS_COUNT_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78b35af6d7cc070ffda1fd29e23c421d" name="a78b35af6d7cc070ffda1fd29e23c421d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78b35af6d7cc070ffda1fd29e23c421d">&#9670;&#160;</a></span>DMA_CH5_AL1_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47efd78118a92ec3ceada4a8c734c0ff" name="a47efd78118a92ec3ceada4a8c734c0ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47efd78118a92ec3ceada4a8c734c0ff">&#9670;&#160;</a></span>DMA_CH5_AL1_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a387c5130d4fefc27094c0cc6f7191090" name="a387c5130d4fefc27094c0cc6f7191090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a387c5130d4fefc27094c0cc6f7191090">&#9670;&#160;</a></span>DMA_CH5_AL1_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd4c4ddace414a0d552f719907a7cc22" name="afd4c4ddace414a0d552f719907a7cc22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd4c4ddace414a0d552f719907a7cc22">&#9670;&#160;</a></span>DMA_CH5_AL1_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ad6ebdcc293ba5696eb8d43ecd8ca70" name="a7ad6ebdcc293ba5696eb8d43ecd8ca70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ad6ebdcc293ba5696eb8d43ecd8ca70">&#9670;&#160;</a></span>DMA_CH5_AL1_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000158)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dc274ee3f794bbca8703b200f3b36f2" name="a0dc274ee3f794bbca8703b200f3b36f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dc274ee3f794bbca8703b200f3b36f2">&#9670;&#160;</a></span>DMA_CH5_AL1_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL1_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85c2fa4a2d0eb38300696dbef180ec9c" name="a85c2fa4a2d0eb38300696dbef180ec9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85c2fa4a2d0eb38300696dbef180ec9c">&#9670;&#160;</a></span>DMA_CH5_AL2_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae099679f613e179e3e89e97cc04cce37" name="ae099679f613e179e3e89e97cc04cce37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae099679f613e179e3e89e97cc04cce37">&#9670;&#160;</a></span>DMA_CH5_AL2_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0be4736ca69282f3766cf1bc540e24a7" name="a0be4736ca69282f3766cf1bc540e24a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0be4736ca69282f3766cf1bc540e24a7">&#9670;&#160;</a></span>DMA_CH5_AL2_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ae8714f614a1c6c13b5da013ecec4dc" name="a1ae8714f614a1c6c13b5da013ecec4dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ae8714f614a1c6c13b5da013ecec4dc">&#9670;&#160;</a></span>DMA_CH5_AL2_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ad88eea4620c81f35ad972677c3e784" name="a3ad88eea4620c81f35ad972677c3e784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ad88eea4620c81f35ad972677c3e784">&#9670;&#160;</a></span>DMA_CH5_AL2_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000160)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad37dd9af38cedbee695c8dc26eba8d55" name="ad37dd9af38cedbee695c8dc26eba8d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad37dd9af38cedbee695c8dc26eba8d55">&#9670;&#160;</a></span>DMA_CH5_AL2_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2110445e183afe52aa0951908756ef2d" name="a2110445e183afe52aa0951908756ef2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2110445e183afe52aa0951908756ef2d">&#9670;&#160;</a></span>DMA_CH5_AL2_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf768f0a5e89a81d3fe7578c20ff4bc6" name="adf768f0a5e89a81d3fe7578c20ff4bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf768f0a5e89a81d3fe7578c20ff4bc6">&#9670;&#160;</a></span>DMA_CH5_AL2_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb0179b07962280d06056dea57452970" name="aeb0179b07962280d06056dea57452970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb0179b07962280d06056dea57452970">&#9670;&#160;</a></span>DMA_CH5_AL2_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5523e22fdede55fe5dfd2b86b29e37d5" name="a5523e22fdede55fe5dfd2b86b29e37d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5523e22fdede55fe5dfd2b86b29e37d5">&#9670;&#160;</a></span>DMA_CH5_AL2_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd65134619a2a3e2f4b9c2342d223e87" name="abd65134619a2a3e2f4b9c2342d223e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd65134619a2a3e2f4b9c2342d223e87">&#9670;&#160;</a></span>DMA_CH5_AL2_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000168)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad18a532bc85e2789a305e43347b0d8b9" name="ad18a532bc85e2789a305e43347b0d8b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad18a532bc85e2789a305e43347b0d8b9">&#9670;&#160;</a></span>DMA_CH5_AL2_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2193a3c04aabb7aae07acd1e109e712" name="ac2193a3c04aabb7aae07acd1e109e712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2193a3c04aabb7aae07acd1e109e712">&#9670;&#160;</a></span>DMA_CH5_AL2_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab81357f7eb7f63a69f071dab0d91a831" name="ab81357f7eb7f63a69f071dab0d91a831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab81357f7eb7f63a69f071dab0d91a831">&#9670;&#160;</a></span>DMA_CH5_AL2_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ab5ce059177d6678f87a475f94423b5" name="a8ab5ce059177d6678f87a475f94423b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ab5ce059177d6678f87a475f94423b5">&#9670;&#160;</a></span>DMA_CH5_AL2_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb9c3bf97eef4cb6f83745a431e2ab39" name="abb9c3bf97eef4cb6f83745a431e2ab39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb9c3bf97eef4cb6f83745a431e2ab39">&#9670;&#160;</a></span>DMA_CH5_AL2_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad02c6b4d69f8ae162765c52c51744d6c" name="ad02c6b4d69f8ae162765c52c51744d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad02c6b4d69f8ae162765c52c51744d6c">&#9670;&#160;</a></span>DMA_CH5_AL2_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000164)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7f1ec6b16c708bdcfe6d5a25987d2d2" name="ab7f1ec6b16c708bdcfe6d5a25987d2d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7f1ec6b16c708bdcfe6d5a25987d2d2">&#9670;&#160;</a></span>DMA_CH5_AL2_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68a2331c232f1ca63e5fe21ea1b57137" name="a68a2331c232f1ca63e5fe21ea1b57137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68a2331c232f1ca63e5fe21ea1b57137">&#9670;&#160;</a></span>DMA_CH5_AL2_WRITE_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_WRITE_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74bb931f683a5bfacdc10c81e79f1866" name="a74bb931f683a5bfacdc10c81e79f1866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74bb931f683a5bfacdc10c81e79f1866">&#9670;&#160;</a></span>DMA_CH5_AL2_WRITE_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_WRITE_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a472a49111e9e7e13782831800a67bbd9" name="a472a49111e9e7e13782831800a67bbd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a472a49111e9e7e13782831800a67bbd9">&#9670;&#160;</a></span>DMA_CH5_AL2_WRITE_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_WRITE_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9033f6543ac9b2b5c5ee83bc3fd03042" name="a9033f6543ac9b2b5c5ee83bc3fd03042"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9033f6543ac9b2b5c5ee83bc3fd03042">&#9670;&#160;</a></span>DMA_CH5_AL2_WRITE_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_WRITE_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bf104aa29b6237f8644cfbb03d95ab4" name="a0bf104aa29b6237f8644cfbb03d95ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bf104aa29b6237f8644cfbb03d95ab4">&#9670;&#160;</a></span>DMA_CH5_AL2_WRITE_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_WRITE_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000016c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f7cfbcc99295323eaf452da3ad50a6e" name="a1f7cfbcc99295323eaf452da3ad50a6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f7cfbcc99295323eaf452da3ad50a6e">&#9670;&#160;</a></span>DMA_CH5_AL2_WRITE_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL2_WRITE_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a687cf763df9362cc1bebdd6fe68aaa59" name="a687cf763df9362cc1bebdd6fe68aaa59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a687cf763df9362cc1bebdd6fe68aaa59">&#9670;&#160;</a></span>DMA_CH5_AL3_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2212c73865ada59c1e4929a75548f68" name="ae2212c73865ada59c1e4929a75548f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2212c73865ada59c1e4929a75548f68">&#9670;&#160;</a></span>DMA_CH5_AL3_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3891d47ca426df48f2ae168d96c303e8" name="a3891d47ca426df48f2ae168d96c303e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3891d47ca426df48f2ae168d96c303e8">&#9670;&#160;</a></span>DMA_CH5_AL3_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac169d27cfd27e86d4ad0c44e8b941e1c" name="ac169d27cfd27e86d4ad0c44e8b941e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac169d27cfd27e86d4ad0c44e8b941e1c">&#9670;&#160;</a></span>DMA_CH5_AL3_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad81fa1aa9a62951aba37732036a57895" name="ad81fa1aa9a62951aba37732036a57895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad81fa1aa9a62951aba37732036a57895">&#9670;&#160;</a></span>DMA_CH5_AL3_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000170)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a046c18ff981cc28007f86b17afbeb853" name="a046c18ff981cc28007f86b17afbeb853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a046c18ff981cc28007f86b17afbeb853">&#9670;&#160;</a></span>DMA_CH5_AL3_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af37158937bc5063430f7da76ca469ab9" name="af37158937bc5063430f7da76ca469ab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af37158937bc5063430f7da76ca469ab9">&#9670;&#160;</a></span>DMA_CH5_AL3_READ_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_READ_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a626d32a3fe2f827181e4462c7b69eaae" name="a626d32a3fe2f827181e4462c7b69eaae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a626d32a3fe2f827181e4462c7b69eaae">&#9670;&#160;</a></span>DMA_CH5_AL3_READ_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_READ_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89f9b73600f6429c1a052e7e7039b5b8" name="a89f9b73600f6429c1a052e7e7039b5b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f9b73600f6429c1a052e7e7039b5b8">&#9670;&#160;</a></span>DMA_CH5_AL3_READ_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_READ_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8325c46e36a92223bbfcbac01b2a6d6e" name="a8325c46e36a92223bbfcbac01b2a6d6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8325c46e36a92223bbfcbac01b2a6d6e">&#9670;&#160;</a></span>DMA_CH5_AL3_READ_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_READ_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada275f15c8ed858c0abb68f6deea688b" name="ada275f15c8ed858c0abb68f6deea688b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada275f15c8ed858c0abb68f6deea688b">&#9670;&#160;</a></span>DMA_CH5_AL3_READ_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_READ_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000017c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab58a978857a78340cb093e2cce0396e7" name="ab58a978857a78340cb093e2cce0396e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab58a978857a78340cb093e2cce0396e7">&#9670;&#160;</a></span>DMA_CH5_AL3_READ_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_READ_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4def611f3df3577a62d0caa97ad6fb0" name="ae4def611f3df3577a62d0caa97ad6fb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4def611f3df3577a62d0caa97ad6fb0">&#9670;&#160;</a></span>DMA_CH5_AL3_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26f926eccbee0c200c88182bf9a58515" name="a26f926eccbee0c200c88182bf9a58515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26f926eccbee0c200c88182bf9a58515">&#9670;&#160;</a></span>DMA_CH5_AL3_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa999b82600bcc952c90d71f94773da04" name="aa999b82600bcc952c90d71f94773da04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa999b82600bcc952c90d71f94773da04">&#9670;&#160;</a></span>DMA_CH5_AL3_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf06bff2874baa394ee4de2855fc25ae" name="adf06bff2874baa394ee4de2855fc25ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf06bff2874baa394ee4de2855fc25ae">&#9670;&#160;</a></span>DMA_CH5_AL3_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0324fbcbf653456f55528893a8461d43" name="a0324fbcbf653456f55528893a8461d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0324fbcbf653456f55528893a8461d43">&#9670;&#160;</a></span>DMA_CH5_AL3_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000178)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac3efd933ab70d7b48ed53989f6bd3de" name="aac3efd933ab70d7b48ed53989f6bd3de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac3efd933ab70d7b48ed53989f6bd3de">&#9670;&#160;</a></span>DMA_CH5_AL3_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a069f79811356db09ece15ce5f61a8cb2" name="a069f79811356db09ece15ce5f61a8cb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a069f79811356db09ece15ce5f61a8cb2">&#9670;&#160;</a></span>DMA_CH5_AL3_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad91d8b78a9fc05622ee190737600d0ad" name="ad91d8b78a9fc05622ee190737600d0ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad91d8b78a9fc05622ee190737600d0ad">&#9670;&#160;</a></span>DMA_CH5_AL3_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23301201fcea5f3afcc468503280d3f2" name="a23301201fcea5f3afcc468503280d3f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23301201fcea5f3afcc468503280d3f2">&#9670;&#160;</a></span>DMA_CH5_AL3_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade5dda0854ccabf95e367cf752ff75ab" name="ade5dda0854ccabf95e367cf752ff75ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade5dda0854ccabf95e367cf752ff75ab">&#9670;&#160;</a></span>DMA_CH5_AL3_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dc2b81636f9c4c148b9f355e47b6e61" name="a0dc2b81636f9c4c148b9f355e47b6e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dc2b81636f9c4c148b9f355e47b6e61">&#9670;&#160;</a></span>DMA_CH5_AL3_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000174)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba373739d80516f29b46d1e923a6e2d5" name="aba373739d80516f29b46d1e923a6e2d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba373739d80516f29b46d1e923a6e2d5">&#9670;&#160;</a></span>DMA_CH5_AL3_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_AL3_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a024bd2fb14d219db56a180a096f1ea70" name="a024bd2fb14d219db56a180a096f1ea70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a024bd2fb14d219db56a180a096f1ea70">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_AHB_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_AHB_ERROR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52387e9b647c50d64098e481ef30f713" name="a52387e9b647c50d64098e481ef30f713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52387e9b647c50d64098e481ef30f713">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_AHB_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_AHB_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afce12a38a72ce6136902290b51a260e4" name="afce12a38a72ce6136902290b51a260e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afce12a38a72ce6136902290b51a260e4">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_AHB_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_AHB_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a099a824ab385f475f06fc11317378074" name="a099a824ab385f475f06fc11317378074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a099a824ab385f475f06fc11317378074">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_AHB_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_AHB_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a415e4c79a11c93b080ebf10e4100382d" name="a415e4c79a11c93b080ebf10e4100382d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a415e4c79a11c93b080ebf10e4100382d">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_AHB_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_AHB_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1932e54474e42258bf7ca6cdb3bb5086" name="a1932e54474e42258bf7ca6cdb3bb5086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1932e54474e42258bf7ca6cdb3bb5086">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb7eefdf13d7d7f26680752f3c806c87" name="afb7eefdf13d7d7f26680752f3c806c87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb7eefdf13d7d7f26680752f3c806c87">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_BSWAP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_BSWAP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c49b5dac820a7976ed8fa2106f3e91c" name="a0c49b5dac820a7976ed8fa2106f3e91c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c49b5dac820a7976ed8fa2106f3e91c">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_BSWAP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_BSWAP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a774418533f86e4d5e0b51828e6b1dd5f" name="a774418533f86e4d5e0b51828e6b1dd5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a774418533f86e4d5e0b51828e6b1dd5f">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_BSWAP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_BSWAP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86fd0e1220e5b51862c300fe8f620b20" name="a86fd0e1220e5b51862c300fe8f620b20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86fd0e1220e5b51862c300fe8f620b20">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_BSWAP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_BSWAP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad453a7bf799e8d0822d47e86458a11e" name="aad453a7bf799e8d0822d47e86458a11e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad453a7bf799e8d0822d47e86458a11e">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_BSWAP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_BSWAP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7cfa6921e8d56158e3ffb2caa527797" name="ad7cfa6921e8d56158e3ffb2caa527797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7cfa6921e8d56158e3ffb2caa527797">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_BUSY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_BUSY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c38e260af0b09c657705d10c638bc8e" name="a8c38e260af0b09c657705d10c638bc8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c38e260af0b09c657705d10c638bc8e">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_BUSY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_BUSY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4bc063ba5cf8238e8ec01cf4899b04c" name="aa4bc063ba5cf8238e8ec01cf4899b04c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4bc063ba5cf8238e8ec01cf4899b04c">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_BUSY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_BUSY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca187332f5620985ffbb55f12519b9cf" name="aca187332f5620985ffbb55f12519b9cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca187332f5620985ffbb55f12519b9cf">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_BUSY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_BUSY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d1575a6cbb74ff1c2e609ae923b6bed" name="a5d1575a6cbb74ff1c2e609ae923b6bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d1575a6cbb74ff1c2e609ae923b6bed">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_BUSY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_BUSY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc3edb4ceba959de8c5b1b94a60ae367" name="abc3edb4ceba959de8c5b1b94a60ae367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc3edb4ceba959de8c5b1b94a60ae367">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_CHAIN_TO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_CHAIN_TO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f82463976e2e26d3d2e6a1eb91dba8d" name="a3f82463976e2e26d3d2e6a1eb91dba8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f82463976e2e26d3d2e6a1eb91dba8d">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_CHAIN_TO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_CHAIN_TO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f388793289977bfaafc72eca6e50239" name="a9f388793289977bfaafc72eca6e50239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f388793289977bfaafc72eca6e50239">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_CHAIN_TO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_CHAIN_TO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacc99d6c389d6a2e1eacd896b01cca5d" name="aacc99d6c389d6a2e1eacd896b01cca5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacc99d6c389d6a2e1eacd896b01cca5d">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_CHAIN_TO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_CHAIN_TO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab252cdf3885827d3000071c0bd759cf1" name="ab252cdf3885827d3000071c0bd759cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab252cdf3885827d3000071c0bd759cf1">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_CHAIN_TO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_CHAIN_TO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7f865523c3cef61628dd2fed5a12254" name="ab7f865523c3cef61628dd2fed5a12254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7f865523c3cef61628dd2fed5a12254">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_DATA_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_DATA_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7556635d3aa6d55bad9802b3adc2f117" name="a7556635d3aa6d55bad9802b3adc2f117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7556635d3aa6d55bad9802b3adc2f117">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_DATA_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_DATA_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adefbc8dce9521c8603a0a43c63eb6ff6" name="adefbc8dce9521c8603a0a43c63eb6ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adefbc8dce9521c8603a0a43c63eb6ff6">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_DATA_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_DATA_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24f836d8505585437c95545cff935330" name="a24f836d8505585437c95545cff935330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24f836d8505585437c95545cff935330">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_DATA_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_DATA_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47937158cefde760dfb113d1bb1e7546" name="a47937158cefde760dfb113d1bb1e7546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47937158cefde760dfb113d1bb1e7546">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_DATA_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_DATA_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae94faea2af8bf79d1ed5896bb9a636ed" name="ae94faea2af8bf79d1ed5896bb9a636ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94faea2af8bf79d1ed5896bb9a636ed">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93306fb42b60e05cc9eca0c684631d8e" name="a93306fb42b60e05cc9eca0c684631d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93306fb42b60e05cc9eca0c684631d8e">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa7fa53a2c27843311981d184bb01465" name="afa7fa53a2c27843311981d184bb01465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa7fa53a2c27843311981d184bb01465">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa678f6b1e4f2f06dcbcfef79d62213b" name="aaa678f6b1e4f2f06dcbcfef79d62213b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa678f6b1e4f2f06dcbcfef79d62213b">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76ee9a2eae818fd054224651c454d1a6" name="a76ee9a2eae818fd054224651c454d1a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76ee9a2eae818fd054224651c454d1a6">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9f7987d8e66bca96a0511eb32b2fa04" name="ab9f7987d8e66bca96a0511eb32b2fa04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9f7987d8e66bca96a0511eb32b2fa04">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e9ae25662d5557877660080a48c2da5" name="a0e9ae25662d5557877660080a48c2da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e9ae25662d5557877660080a48c2da5">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa6ce6d2102ebe9c86311ba260e4ac83" name="afa6ce6d2102ebe9c86311ba260e4ac83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa6ce6d2102ebe9c86311ba260e4ac83">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf6de3be1e6ca9dcf2a53416dd38270c" name="acf6de3be1e6ca9dcf2a53416dd38270c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf6de3be1e6ca9dcf2a53416dd38270c">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a462dec4aba07558bc53e32cb23560cb5" name="a462dec4aba07558bc53e32cb23560cb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a462dec4aba07558bc53e32cb23560cb5">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c8c30d3204ce610b91aa1c6a5cb4e32" name="a4c8c30d3204ce610b91aa1c6a5cb4e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c8c30d3204ce610b91aa1c6a5cb4e32">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefa85d5d7cf9133184118e57348f0998" name="aefa85d5d7cf9133184118e57348f0998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefa85d5d7cf9133184118e57348f0998">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6476fc0ca3171249298a0ede54ab236" name="aa6476fc0ca3171249298a0ede54ab236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6476fc0ca3171249298a0ede54ab236">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_HIGH_PRIORITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad95f94a475fbb903ee15b4f1c1b31ad4" name="ad95f94a475fbb903ee15b4f1c1b31ad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad95f94a475fbb903ee15b4f1c1b31ad4">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_INCR_READ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_INCR_READ_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2fcac27045460eb2e60faae92934f47" name="af2fcac27045460eb2e60faae92934f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2fcac27045460eb2e60faae92934f47">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_INCR_READ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_INCR_READ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92f7a31b3ecfccb2220b4a8cd9ecebbd" name="a92f7a31b3ecfccb2220b4a8cd9ecebbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92f7a31b3ecfccb2220b4a8cd9ecebbd">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_INCR_READ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_INCR_READ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af45468dea5841f340de96dbdc908110a" name="af45468dea5841f340de96dbdc908110a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af45468dea5841f340de96dbdc908110a">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_INCR_READ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_INCR_READ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1f248255f7fdc36ac4036edea15b929" name="af1f248255f7fdc36ac4036edea15b929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1f248255f7fdc36ac4036edea15b929">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_INCR_READ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_INCR_READ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af67d6778984507bd1c7a1050e7c13c16" name="af67d6778984507bd1c7a1050e7c13c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af67d6778984507bd1c7a1050e7c13c16">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_INCR_WRITE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_INCR_WRITE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49573c4511762505f23f24428380c0fa" name="a49573c4511762505f23f24428380c0fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49573c4511762505f23f24428380c0fa">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_INCR_WRITE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_INCR_WRITE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ebc1c31ffb0c39133817cc9a2e1b820" name="a8ebc1c31ffb0c39133817cc9a2e1b820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ebc1c31ffb0c39133817cc9a2e1b820">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_INCR_WRITE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_INCR_WRITE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f6a849b287a656f58986615790c5dd3" name="a3f6a849b287a656f58986615790c5dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f6a849b287a656f58986615790c5dd3">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_INCR_WRITE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_INCR_WRITE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85c234a8fb2d41e6f0ec937f2d880f00" name="a85c234a8fb2d41e6f0ec937f2d880f00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85c234a8fb2d41e6f0ec937f2d880f00">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_INCR_WRITE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_INCR_WRITE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeebe8fbc086e10eec6fbafbdd9891fc5" name="aeebe8fbc086e10eec6fbafbdd9891fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeebe8fbc086e10eec6fbafbdd9891fc5">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_IRQ_QUIET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_IRQ_QUIET_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18f67eb531ea110283d73d154a514c87" name="a18f67eb531ea110283d73d154a514c87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18f67eb531ea110283d73d154a514c87">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_IRQ_QUIET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_IRQ_QUIET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbd01eff396c4fe9606b9c4ec88823e5" name="adbd01eff396c4fe9606b9c4ec88823e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbd01eff396c4fe9606b9c4ec88823e5">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_IRQ_QUIET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_IRQ_QUIET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a417f7a430bed475885edb52f249ea2e5" name="a417f7a430bed475885edb52f249ea2e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a417f7a430bed475885edb52f249ea2e5">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_IRQ_QUIET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_IRQ_QUIET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6889a441d9fa1be3301d48e87ef6cfb5" name="a6889a441d9fa1be3301d48e87ef6cfb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6889a441d9fa1be3301d48e87ef6cfb5">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_IRQ_QUIET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_IRQ_QUIET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cb6fdc81123077edf6a168e1084fd59" name="a4cb6fdc81123077edf6a168e1084fd59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cb6fdc81123077edf6a168e1084fd59">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000014c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08480386e255b4c455c447ae1f200aa6" name="a08480386e255b4c455c447ae1f200aa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08480386e255b4c455c447ae1f200aa6">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_READ_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_READ_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54b387447e59335f9d9efd448323b1a5" name="a54b387447e59335f9d9efd448323b1a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54b387447e59335f9d9efd448323b1a5">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_READ_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_READ_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02fb47421cf55f580db3e4fc829ed323" name="a02fb47421cf55f580db3e4fc829ed323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02fb47421cf55f580db3e4fc829ed323">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_READ_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_READ_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf98f36ef2b97fa3706883740eaedc9d" name="acf98f36ef2b97fa3706883740eaedc9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf98f36ef2b97fa3706883740eaedc9d">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_READ_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_READ_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33e4ffdecc493ef092615fbfcf906408" name="a33e4ffdecc493ef092615fbfcf906408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33e4ffdecc493ef092615fbfcf906408">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_READ_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_READ_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6705056093b202539b066c529bfb459d" name="a6705056093b202539b066c529bfb459d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6705056093b202539b066c529bfb459d">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af808784c95ca5bd366c2a667daecc9ed" name="af808784c95ca5bd366c2a667daecc9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af808784c95ca5bd366c2a667daecc9ed">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_RING_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_RING_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21abe98fa6aa114508eb52d80816df11" name="a21abe98fa6aa114508eb52d80816df11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21abe98fa6aa114508eb52d80816df11">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_RING_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_RING_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1787e5e5605a757f9753570c0fa45c7" name="af1787e5e5605a757f9753570c0fa45c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1787e5e5605a757f9753570c0fa45c7">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_RING_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_RING_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b4ce9b3a77d7777efb7389b72961efe" name="a0b4ce9b3a77d7777efb7389b72961efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b4ce9b3a77d7777efb7389b72961efe">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_RING_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_RING_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98cbe7cd2939bd59f77debdaf4e91a3c" name="a98cbe7cd2939bd59f77debdaf4e91a3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98cbe7cd2939bd59f77debdaf4e91a3c">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_RING_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_RING_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05c443aeb351c46d9097b58fae341964" name="a05c443aeb351c46d9097b58fae341964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05c443aeb351c46d9097b58fae341964">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_RING_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_RING_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8888a64a77fb9edcde3fd5e17e536830" name="a8888a64a77fb9edcde3fd5e17e536830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8888a64a77fb9edcde3fd5e17e536830">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_RING_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_RING_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff5e6fc6b3f0e02f3983bb5da3ccc2f8" name="aff5e6fc6b3f0e02f3983bb5da3ccc2f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff5e6fc6b3f0e02f3983bb5da3ccc2f8">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_RING_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_RING_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1ec541f0221e9f8b58b4c7c3b59b61f" name="ab1ec541f0221e9f8b58b4c7c3b59b61f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1ec541f0221e9f8b58b4c7c3b59b61f">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_RING_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_RING_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bc65af4b941647a5cfdc308865a0be9" name="a5bc65af4b941647a5cfdc308865a0be9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc65af4b941647a5cfdc308865a0be9">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_RING_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_RING_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4662877bb5dce4ec4c8d72b3c3fc196b" name="a4662877bb5dce4ec4c8d72b3c3fc196b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4662877bb5dce4ec4c8d72b3c3fc196b">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ea8d5994b549b440824667a0d3b01e9" name="a0ea8d5994b549b440824667a0d3b01e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ea8d5994b549b440824667a0d3b01e9">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_SNIFF_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_SNIFF_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a707d1ee461867b7f6a8c075f050e1bf2" name="a707d1ee461867b7f6a8c075f050e1bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a707d1ee461867b7f6a8c075f050e1bf2">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_SNIFF_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_SNIFF_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26d75fc31f32511195a0edae7ca514a5" name="a26d75fc31f32511195a0edae7ca514a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26d75fc31f32511195a0edae7ca514a5">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_SNIFF_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_SNIFF_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9da4de4fa5cdd4f48725aedeb10de42e" name="a9da4de4fa5cdd4f48725aedeb10de42e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9da4de4fa5cdd4f48725aedeb10de42e">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_SNIFF_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_SNIFF_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a9ee847c8f208a12add87dd51aedbea" name="a7a9ee847c8f208a12add87dd51aedbea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a9ee847c8f208a12add87dd51aedbea">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_SNIFF_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_SNIFF_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2865353c28cb5b74fdf4db6b2d795d86" name="a2865353c28cb5b74fdf4db6b2d795d86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2865353c28cb5b74fdf4db6b2d795d86">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_TREQ_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_TREQ_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae983b9931849f4e9fb7151457dd6d4b1" name="ae983b9931849f4e9fb7151457dd6d4b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae983b9931849f4e9fb7151457dd6d4b1">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_TREQ_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_TREQ_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa01e612830edc16cd9ae7000addca3d2" name="aa01e612830edc16cd9ae7000addca3d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa01e612830edc16cd9ae7000addca3d2">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_TREQ_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_TREQ_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e53d126d6514e9d11e12bd555ddc940" name="a6e53d126d6514e9d11e12bd555ddc940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e53d126d6514e9d11e12bd555ddc940">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_TREQ_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_TREQ_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a285291b86570115a7c0b6a5e3b48ff03" name="a285291b86570115a7c0b6a5e3b48ff03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a285291b86570115a7c0b6a5e3b48ff03">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_TREQ_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_TREQ_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae55ed067dbf3402ec0051bc037e2f46c" name="ae55ed067dbf3402ec0051bc037e2f46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae55ed067dbf3402ec0051bc037e2f46c">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4eba7798dbd8c18cd7a8b196255e6681" name="a4eba7798dbd8c18cd7a8b196255e6681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eba7798dbd8c18cd7a8b196255e6681">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a629274cf25c53f5a61bb6639dbc971f4" name="a629274cf25c53f5a61bb6639dbc971f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a629274cf25c53f5a61bb6639dbc971f4">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8894e522690b85957034edc29231f13b" name="a8894e522690b85957034edc29231f13b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8894e522690b85957034edc29231f13b">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45ffef83ca7fa759b00937848a3a4599" name="a45ffef83ca7fa759b00937848a3a4599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45ffef83ca7fa759b00937848a3a4599">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ed8ffc0163c86921324189259e0a871" name="a8ed8ffc0163c86921324189259e0a871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ed8ffc0163c86921324189259e0a871">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_WRITE_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_WRITE_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95aac0abcc13102f1fd200a899e7c592" name="a95aac0abcc13102f1fd200a899e7c592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95aac0abcc13102f1fd200a899e7c592">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_WRITE_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_WRITE_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcd063375cad3b1892a59307dcea8b09" name="adcd063375cad3b1892a59307dcea8b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcd063375cad3b1892a59307dcea8b09">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_WRITE_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_WRITE_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5453dc01254808bf334390a938188131" name="a5453dc01254808bf334390a938188131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5453dc01254808bf334390a938188131">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_WRITE_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_WRITE_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abced9a79c147bb47dc994b5e6ba867b8" name="abced9a79c147bb47dc994b5e6ba867b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abced9a79c147bb47dc994b5e6ba867b8">&#9670;&#160;</a></span>DMA_CH5_CTRL_TRIG_WRITE_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_CTRL_TRIG_WRITE_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af65d19fac82fb9d8f2ec4dbba494762e" name="af65d19fac82fb9d8f2ec4dbba494762e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af65d19fac82fb9d8f2ec4dbba494762e">&#9670;&#160;</a></span>DMA_CH5_DBG_CTDREQ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_DBG_CTDREQ_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60e76e849a40aea60243833e91f834e9" name="a60e76e849a40aea60243833e91f834e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60e76e849a40aea60243833e91f834e9">&#9670;&#160;</a></span>DMA_CH5_DBG_CTDREQ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_DBG_CTDREQ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74f2239114bbfea2d8f9b152d271519a" name="a74f2239114bbfea2d8f9b152d271519a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74f2239114bbfea2d8f9b152d271519a">&#9670;&#160;</a></span>DMA_CH5_DBG_CTDREQ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_DBG_CTDREQ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4b81de21177ff4ddb5f7155f95fe005" name="ae4b81de21177ff4ddb5f7155f95fe005"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4b81de21177ff4ddb5f7155f95fe005">&#9670;&#160;</a></span>DMA_CH5_DBG_CTDREQ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_DBG_CTDREQ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55f2927512155936a5ff6cdd07025608" name="a55f2927512155936a5ff6cdd07025608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55f2927512155936a5ff6cdd07025608">&#9670;&#160;</a></span>DMA_CH5_DBG_CTDREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_DBG_CTDREQ_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000940)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91a51b1781e9337c27646a23d3e63f60" name="a91a51b1781e9337c27646a23d3e63f60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91a51b1781e9337c27646a23d3e63f60">&#9670;&#160;</a></span>DMA_CH5_DBG_CTDREQ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_DBG_CTDREQ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affee959701f356efa82bc727af14a045" name="affee959701f356efa82bc727af14a045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affee959701f356efa82bc727af14a045">&#9670;&#160;</a></span>DMA_CH5_DBG_TCR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_DBG_TCR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2de8f4ecfc1a90a430562aa491c48da3" name="a2de8f4ecfc1a90a430562aa491c48da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2de8f4ecfc1a90a430562aa491c48da3">&#9670;&#160;</a></span>DMA_CH5_DBG_TCR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_DBG_TCR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac06d149528127acfe4c70793da78ad32" name="ac06d149528127acfe4c70793da78ad32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac06d149528127acfe4c70793da78ad32">&#9670;&#160;</a></span>DMA_CH5_DBG_TCR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_DBG_TCR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe4481415bcde831d1df7679ef8b9823" name="abe4481415bcde831d1df7679ef8b9823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe4481415bcde831d1df7679ef8b9823">&#9670;&#160;</a></span>DMA_CH5_DBG_TCR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_DBG_TCR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a148e4bcf9b71e3822bcc9572bebdb014" name="a148e4bcf9b71e3822bcc9572bebdb014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a148e4bcf9b71e3822bcc9572bebdb014">&#9670;&#160;</a></span>DMA_CH5_DBG_TCR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_DBG_TCR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000944)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3981cf50f8edacebe8c7657bafe87c06" name="a3981cf50f8edacebe8c7657bafe87c06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3981cf50f8edacebe8c7657bafe87c06">&#9670;&#160;</a></span>DMA_CH5_DBG_TCR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_DBG_TCR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69b23160ed7e302d388be577194da89b" name="a69b23160ed7e302d388be577194da89b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69b23160ed7e302d388be577194da89b">&#9670;&#160;</a></span>DMA_CH5_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc1b2a46ed8cbfc048f40a4db03ab765" name="acc1b2a46ed8cbfc048f40a4db03ab765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc1b2a46ed8cbfc048f40a4db03ab765">&#9670;&#160;</a></span>DMA_CH5_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32bfed59789bd213cc3498ae978cd1ff" name="a32bfed59789bd213cc3498ae978cd1ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32bfed59789bd213cc3498ae978cd1ff">&#9670;&#160;</a></span>DMA_CH5_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7f660eff3f744d53bba27cc95ae791a" name="ab7f660eff3f744d53bba27cc95ae791a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7f660eff3f744d53bba27cc95ae791a">&#9670;&#160;</a></span>DMA_CH5_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60069edede07cfbbb6e32d9fd4978211" name="a60069edede07cfbbb6e32d9fd4978211"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60069edede07cfbbb6e32d9fd4978211">&#9670;&#160;</a></span>DMA_CH5_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000140)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd94019a3bd4da00499d33a94f27403b" name="abd94019a3bd4da00499d33a94f27403b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd94019a3bd4da00499d33a94f27403b">&#9670;&#160;</a></span>DMA_CH5_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_READ_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afea4a14fcfc901c875b3bf54ecbb01c6" name="afea4a14fcfc901c875b3bf54ecbb01c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afea4a14fcfc901c875b3bf54ecbb01c6">&#9670;&#160;</a></span>DMA_CH5_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9470902ca9f75be1eaa3a4861bd4ae8" name="aa9470902ca9f75be1eaa3a4861bd4ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9470902ca9f75be1eaa3a4861bd4ae8">&#9670;&#160;</a></span>DMA_CH5_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2462d802f989b317b878bebd874ac3d" name="af2462d802f989b317b878bebd874ac3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2462d802f989b317b878bebd874ac3d">&#9670;&#160;</a></span>DMA_CH5_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59e797985f8506b2089c7bb32ef2e20e" name="a59e797985f8506b2089c7bb32ef2e20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59e797985f8506b2089c7bb32ef2e20e">&#9670;&#160;</a></span>DMA_CH5_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a287cb15bdeab3c202b6bc7a3a35467da" name="a287cb15bdeab3c202b6bc7a3a35467da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a287cb15bdeab3c202b6bc7a3a35467da">&#9670;&#160;</a></span>DMA_CH5_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000148)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb0121d9c26ec4c39dad7420c10c6eb4" name="afb0121d9c26ec4c39dad7420c10c6eb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb0121d9c26ec4c39dad7420c10c6eb4">&#9670;&#160;</a></span>DMA_CH5_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_TRANS_COUNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88c4d9fcb71122f3dbc8fea4eb34d1cd" name="a88c4d9fcb71122f3dbc8fea4eb34d1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88c4d9fcb71122f3dbc8fea4eb34d1cd">&#9670;&#160;</a></span>DMA_CH5_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af600e91853f335e467663b9615c78846" name="af600e91853f335e467663b9615c78846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af600e91853f335e467663b9615c78846">&#9670;&#160;</a></span>DMA_CH5_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47983661a0d888ff0588e832e4c55aee" name="a47983661a0d888ff0588e832e4c55aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47983661a0d888ff0588e832e4c55aee">&#9670;&#160;</a></span>DMA_CH5_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cc508867ac28246473693cd3845d888" name="a1cc508867ac28246473693cd3845d888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cc508867ac28246473693cd3845d888">&#9670;&#160;</a></span>DMA_CH5_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a991f6b807e4c672c79eb74f6a1bd7558" name="a991f6b807e4c672c79eb74f6a1bd7558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a991f6b807e4c672c79eb74f6a1bd7558">&#9670;&#160;</a></span>DMA_CH5_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000144)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc38d253f5d68bd5a6716c3e747e351f" name="acc38d253f5d68bd5a6716c3e747e351f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc38d253f5d68bd5a6716c3e747e351f">&#9670;&#160;</a></span>DMA_CH5_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH5_WRITE_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1375c0fe6e361ef1e4c24c83e36ef17e" name="a1375c0fe6e361ef1e4c24c83e36ef17e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1375c0fe6e361ef1e4c24c83e36ef17e">&#9670;&#160;</a></span>DMA_CH6_AL1_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaae687531a83f1c975799e36c9961e9d" name="aaae687531a83f1c975799e36c9961e9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaae687531a83f1c975799e36c9961e9d">&#9670;&#160;</a></span>DMA_CH6_AL1_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ebd176ccabebb31a4fec0eb47e372f6" name="a7ebd176ccabebb31a4fec0eb47e372f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ebd176ccabebb31a4fec0eb47e372f6">&#9670;&#160;</a></span>DMA_CH6_AL1_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7546d72fd04328248ca5399dd42832cb" name="a7546d72fd04328248ca5399dd42832cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7546d72fd04328248ca5399dd42832cb">&#9670;&#160;</a></span>DMA_CH6_AL1_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab50d9a83eb172f0d83c0ec4cbb11aa5f" name="ab50d9a83eb172f0d83c0ec4cbb11aa5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab50d9a83eb172f0d83c0ec4cbb11aa5f">&#9670;&#160;</a></span>DMA_CH6_AL1_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000190)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5130484e99c97e2b045d46d1a10a0a7b" name="a5130484e99c97e2b045d46d1a10a0a7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5130484e99c97e2b045d46d1a10a0a7b">&#9670;&#160;</a></span>DMA_CH6_AL1_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae70a7e3f12bd6b5e6eb6b5c08a6ff6a4" name="ae70a7e3f12bd6b5e6eb6b5c08a6ff6a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae70a7e3f12bd6b5e6eb6b5c08a6ff6a4">&#9670;&#160;</a></span>DMA_CH6_AL1_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5eaacf13a7bb9a39973c459713487c69" name="a5eaacf13a7bb9a39973c459713487c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eaacf13a7bb9a39973c459713487c69">&#9670;&#160;</a></span>DMA_CH6_AL1_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89cca5cee76aaa08b64024547a24bb78" name="a89cca5cee76aaa08b64024547a24bb78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89cca5cee76aaa08b64024547a24bb78">&#9670;&#160;</a></span>DMA_CH6_AL1_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a174fc7ec0680e75e0ad225b27b6e12d4" name="a174fc7ec0680e75e0ad225b27b6e12d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a174fc7ec0680e75e0ad225b27b6e12d4">&#9670;&#160;</a></span>DMA_CH6_AL1_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeddd37060b3927ee9e96203d471b22dd" name="aeddd37060b3927ee9e96203d471b22dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeddd37060b3927ee9e96203d471b22dd">&#9670;&#160;</a></span>DMA_CH6_AL1_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000194)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a287d321a9f833f40862bee95afcf1038" name="a287d321a9f833f40862bee95afcf1038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a287d321a9f833f40862bee95afcf1038">&#9670;&#160;</a></span>DMA_CH6_AL1_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89f607c6306a0077112ae99805ae59af" name="a89f607c6306a0077112ae99805ae59af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f607c6306a0077112ae99805ae59af">&#9670;&#160;</a></span>DMA_CH6_AL1_TRANS_COUNT_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_TRANS_COUNT_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4051211ba8e138ded100ef11aa07236" name="aa4051211ba8e138ded100ef11aa07236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4051211ba8e138ded100ef11aa07236">&#9670;&#160;</a></span>DMA_CH6_AL1_TRANS_COUNT_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_TRANS_COUNT_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a628d74c7b597ba213d63d24344ea37f9" name="a628d74c7b597ba213d63d24344ea37f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a628d74c7b597ba213d63d24344ea37f9">&#9670;&#160;</a></span>DMA_CH6_AL1_TRANS_COUNT_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_TRANS_COUNT_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a231884136b97b47a3687d57a870539b7" name="a231884136b97b47a3687d57a870539b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a231884136b97b47a3687d57a870539b7">&#9670;&#160;</a></span>DMA_CH6_AL1_TRANS_COUNT_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_TRANS_COUNT_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab852799c66123392849e5f1b7df6e37" name="aab852799c66123392849e5f1b7df6e37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab852799c66123392849e5f1b7df6e37">&#9670;&#160;</a></span>DMA_CH6_AL1_TRANS_COUNT_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_TRANS_COUNT_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000019c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae23d5653a2f7b074bf6327e68df481d7" name="ae23d5653a2f7b074bf6327e68df481d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae23d5653a2f7b074bf6327e68df481d7">&#9670;&#160;</a></span>DMA_CH6_AL1_TRANS_COUNT_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_TRANS_COUNT_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac79480bfc78f10d3bfb9f470990cf537" name="ac79480bfc78f10d3bfb9f470990cf537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac79480bfc78f10d3bfb9f470990cf537">&#9670;&#160;</a></span>DMA_CH6_AL1_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a303219c38c1cf7a0b5fe9864517168e9" name="a303219c38c1cf7a0b5fe9864517168e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a303219c38c1cf7a0b5fe9864517168e9">&#9670;&#160;</a></span>DMA_CH6_AL1_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6ebc16b45b4c141777b1ee271d26837" name="ab6ebc16b45b4c141777b1ee271d26837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6ebc16b45b4c141777b1ee271d26837">&#9670;&#160;</a></span>DMA_CH6_AL1_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8155b8d549f8f98bdd2420da52251d94" name="a8155b8d549f8f98bdd2420da52251d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8155b8d549f8f98bdd2420da52251d94">&#9670;&#160;</a></span>DMA_CH6_AL1_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8971b2ef94cd205f7c6c3ce67f2dc351" name="a8971b2ef94cd205f7c6c3ce67f2dc351"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8971b2ef94cd205f7c6c3ce67f2dc351">&#9670;&#160;</a></span>DMA_CH6_AL1_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000198)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fe67d7f5436395cf300f1df7762404b" name="a9fe67d7f5436395cf300f1df7762404b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fe67d7f5436395cf300f1df7762404b">&#9670;&#160;</a></span>DMA_CH6_AL1_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL1_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada5a1f7b50f500c40c18d56c0fe2e832" name="ada5a1f7b50f500c40c18d56c0fe2e832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada5a1f7b50f500c40c18d56c0fe2e832">&#9670;&#160;</a></span>DMA_CH6_AL2_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5db813a450a095f79fc42c628de103d0" name="a5db813a450a095f79fc42c628de103d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db813a450a095f79fc42c628de103d0">&#9670;&#160;</a></span>DMA_CH6_AL2_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92798f6793c35d2a4e6a82e977e99d21" name="a92798f6793c35d2a4e6a82e977e99d21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92798f6793c35d2a4e6a82e977e99d21">&#9670;&#160;</a></span>DMA_CH6_AL2_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7c324fc168900afcc18aa0c200bcf18" name="ae7c324fc168900afcc18aa0c200bcf18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7c324fc168900afcc18aa0c200bcf18">&#9670;&#160;</a></span>DMA_CH6_AL2_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05441a159f639bc9a12414800bdd2fdf" name="a05441a159f639bc9a12414800bdd2fdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05441a159f639bc9a12414800bdd2fdf">&#9670;&#160;</a></span>DMA_CH6_AL2_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001a0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affbbd1e775e066591a7e016bb4f13b73" name="affbbd1e775e066591a7e016bb4f13b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affbbd1e775e066591a7e016bb4f13b73">&#9670;&#160;</a></span>DMA_CH6_AL2_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd72f2c40bc00a89890c77df9c8ace11" name="afd72f2c40bc00a89890c77df9c8ace11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd72f2c40bc00a89890c77df9c8ace11">&#9670;&#160;</a></span>DMA_CH6_AL2_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a499fe3b55e7a42481dab5efd36be649b" name="a499fe3b55e7a42481dab5efd36be649b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a499fe3b55e7a42481dab5efd36be649b">&#9670;&#160;</a></span>DMA_CH6_AL2_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6ff2d781aea50e74b5a3ea134ef35ca" name="ae6ff2d781aea50e74b5a3ea134ef35ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ff2d781aea50e74b5a3ea134ef35ca">&#9670;&#160;</a></span>DMA_CH6_AL2_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abebe37292a30237ddda6d14d5a69266f" name="abebe37292a30237ddda6d14d5a69266f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abebe37292a30237ddda6d14d5a69266f">&#9670;&#160;</a></span>DMA_CH6_AL2_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c1a793ec741c7466ba5c8c54859d411" name="a9c1a793ec741c7466ba5c8c54859d411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c1a793ec741c7466ba5c8c54859d411">&#9670;&#160;</a></span>DMA_CH6_AL2_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001a8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa42956f7e272d43d95790aa74fc10470" name="aa42956f7e272d43d95790aa74fc10470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa42956f7e272d43d95790aa74fc10470">&#9670;&#160;</a></span>DMA_CH6_AL2_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76fcddf86195c2e70b9db2bce2958a8f" name="a76fcddf86195c2e70b9db2bce2958a8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76fcddf86195c2e70b9db2bce2958a8f">&#9670;&#160;</a></span>DMA_CH6_AL2_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b145892a6cd5428986a49c32af716e0" name="a2b145892a6cd5428986a49c32af716e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b145892a6cd5428986a49c32af716e0">&#9670;&#160;</a></span>DMA_CH6_AL2_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f6e3ca9cfde746a765c54170be5df73" name="a7f6e3ca9cfde746a765c54170be5df73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f6e3ca9cfde746a765c54170be5df73">&#9670;&#160;</a></span>DMA_CH6_AL2_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af145c097994964cabbb13fb32c76a84f" name="af145c097994964cabbb13fb32c76a84f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af145c097994964cabbb13fb32c76a84f">&#9670;&#160;</a></span>DMA_CH6_AL2_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b18c687dafa3f348d4f3182eab5771b" name="a4b18c687dafa3f348d4f3182eab5771b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b18c687dafa3f348d4f3182eab5771b">&#9670;&#160;</a></span>DMA_CH6_AL2_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001a4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8856cfe0d7dac57b5d1b07b781d8d15a" name="a8856cfe0d7dac57b5d1b07b781d8d15a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8856cfe0d7dac57b5d1b07b781d8d15a">&#9670;&#160;</a></span>DMA_CH6_AL2_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c6f05c7ca6aec7581edf70f4580df7f" name="a3c6f05c7ca6aec7581edf70f4580df7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c6f05c7ca6aec7581edf70f4580df7f">&#9670;&#160;</a></span>DMA_CH6_AL2_WRITE_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_WRITE_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad57c38e0bf137239ee62420d322d6db6" name="ad57c38e0bf137239ee62420d322d6db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad57c38e0bf137239ee62420d322d6db6">&#9670;&#160;</a></span>DMA_CH6_AL2_WRITE_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_WRITE_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95d6133082f1a3bea2857ccd2d7f6f58" name="a95d6133082f1a3bea2857ccd2d7f6f58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95d6133082f1a3bea2857ccd2d7f6f58">&#9670;&#160;</a></span>DMA_CH6_AL2_WRITE_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_WRITE_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90036cef510bc68fec806d86f1a56d3b" name="a90036cef510bc68fec806d86f1a56d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90036cef510bc68fec806d86f1a56d3b">&#9670;&#160;</a></span>DMA_CH6_AL2_WRITE_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_WRITE_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2a4628a1724c745a8bc6ac7e035d1b2" name="aa2a4628a1724c745a8bc6ac7e035d1b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2a4628a1724c745a8bc6ac7e035d1b2">&#9670;&#160;</a></span>DMA_CH6_AL2_WRITE_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_WRITE_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ac)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb217cfb76d24341b24dcdfeec4edddb" name="abb217cfb76d24341b24dcdfeec4edddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb217cfb76d24341b24dcdfeec4edddb">&#9670;&#160;</a></span>DMA_CH6_AL2_WRITE_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL2_WRITE_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19c422dbce431526855a1af4a7346443" name="a19c422dbce431526855a1af4a7346443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19c422dbce431526855a1af4a7346443">&#9670;&#160;</a></span>DMA_CH6_AL3_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a2bf8e572c3f602ddc3657d2c080c12" name="a1a2bf8e572c3f602ddc3657d2c080c12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a2bf8e572c3f602ddc3657d2c080c12">&#9670;&#160;</a></span>DMA_CH6_AL3_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd1c2594ca79e183ce6ad6d7f6d777fc" name="acd1c2594ca79e183ce6ad6d7f6d777fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd1c2594ca79e183ce6ad6d7f6d777fc">&#9670;&#160;</a></span>DMA_CH6_AL3_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32be76438d4591b4bae1e3ef65a25f04" name="a32be76438d4591b4bae1e3ef65a25f04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32be76438d4591b4bae1e3ef65a25f04">&#9670;&#160;</a></span>DMA_CH6_AL3_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10b909604992c29328a4c566615f8e23" name="a10b909604992c29328a4c566615f8e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10b909604992c29328a4c566615f8e23">&#9670;&#160;</a></span>DMA_CH6_AL3_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001b0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59301f01e4ec3a6b217acc58962be484" name="a59301f01e4ec3a6b217acc58962be484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59301f01e4ec3a6b217acc58962be484">&#9670;&#160;</a></span>DMA_CH6_AL3_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2323ed511b8b049348c68811ba74a950" name="a2323ed511b8b049348c68811ba74a950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2323ed511b8b049348c68811ba74a950">&#9670;&#160;</a></span>DMA_CH6_AL3_READ_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_READ_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad63356b4a1977bc00b895b00bd7d9aa9" name="ad63356b4a1977bc00b895b00bd7d9aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad63356b4a1977bc00b895b00bd7d9aa9">&#9670;&#160;</a></span>DMA_CH6_AL3_READ_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_READ_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c7866eced98909d3fc1c5b5f99a740e" name="a0c7866eced98909d3fc1c5b5f99a740e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c7866eced98909d3fc1c5b5f99a740e">&#9670;&#160;</a></span>DMA_CH6_AL3_READ_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_READ_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27a2eb50a6d3629c692304cd44777a13" name="a27a2eb50a6d3629c692304cd44777a13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27a2eb50a6d3629c692304cd44777a13">&#9670;&#160;</a></span>DMA_CH6_AL3_READ_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_READ_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa857d7a82972ec47c263e56f0d644d73" name="aa857d7a82972ec47c263e56f0d644d73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa857d7a82972ec47c263e56f0d644d73">&#9670;&#160;</a></span>DMA_CH6_AL3_READ_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_READ_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001bc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5283fbdfd3348c7658f935f1d1d7d28" name="af5283fbdfd3348c7658f935f1d1d7d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5283fbdfd3348c7658f935f1d1d7d28">&#9670;&#160;</a></span>DMA_CH6_AL3_READ_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_READ_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fa82f471ce426378d123025ca318204" name="a2fa82f471ce426378d123025ca318204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fa82f471ce426378d123025ca318204">&#9670;&#160;</a></span>DMA_CH6_AL3_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e21e80f7403458197d4419d70c749c6" name="a7e21e80f7403458197d4419d70c749c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e21e80f7403458197d4419d70c749c6">&#9670;&#160;</a></span>DMA_CH6_AL3_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af31cbfbc6cd388e278ed42ed69db7144" name="af31cbfbc6cd388e278ed42ed69db7144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af31cbfbc6cd388e278ed42ed69db7144">&#9670;&#160;</a></span>DMA_CH6_AL3_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac565060b9440f7e91a4e8e9dcb68eddb" name="ac565060b9440f7e91a4e8e9dcb68eddb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac565060b9440f7e91a4e8e9dcb68eddb">&#9670;&#160;</a></span>DMA_CH6_AL3_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39b4175d45919285ecdd99b2de44d4c6" name="a39b4175d45919285ecdd99b2de44d4c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39b4175d45919285ecdd99b2de44d4c6">&#9670;&#160;</a></span>DMA_CH6_AL3_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001b8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fe525ec5544b79592b3566bffc8e535" name="a6fe525ec5544b79592b3566bffc8e535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fe525ec5544b79592b3566bffc8e535">&#9670;&#160;</a></span>DMA_CH6_AL3_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb3ad1b6ab7d0df9f173b074e706cf15" name="aeb3ad1b6ab7d0df9f173b074e706cf15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3ad1b6ab7d0df9f173b074e706cf15">&#9670;&#160;</a></span>DMA_CH6_AL3_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a895350651c4060db1567e446992966f3" name="a895350651c4060db1567e446992966f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a895350651c4060db1567e446992966f3">&#9670;&#160;</a></span>DMA_CH6_AL3_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dda9d99740eeb7f359db8d7aa0a06dd" name="a8dda9d99740eeb7f359db8d7aa0a06dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dda9d99740eeb7f359db8d7aa0a06dd">&#9670;&#160;</a></span>DMA_CH6_AL3_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a452c2f75f4d9358a50fc2f8d4763b075" name="a452c2f75f4d9358a50fc2f8d4763b075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a452c2f75f4d9358a50fc2f8d4763b075">&#9670;&#160;</a></span>DMA_CH6_AL3_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a838a9e3cdcc8d7c1c7b6e7e84c1bbc9b" name="a838a9e3cdcc8d7c1c7b6e7e84c1bbc9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a838a9e3cdcc8d7c1c7b6e7e84c1bbc9b">&#9670;&#160;</a></span>DMA_CH6_AL3_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001b4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3e956ee56423254d98b604431a359aa" name="ac3e956ee56423254d98b604431a359aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3e956ee56423254d98b604431a359aa">&#9670;&#160;</a></span>DMA_CH6_AL3_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_AL3_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab45b70126c35114b049c3df176d0a07c" name="ab45b70126c35114b049c3df176d0a07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab45b70126c35114b049c3df176d0a07c">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_AHB_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_AHB_ERROR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7e79567874cdf5780acc4fe706577c3" name="ae7e79567874cdf5780acc4fe706577c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e79567874cdf5780acc4fe706577c3">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_AHB_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_AHB_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28eb23e7dd0118d4ba68bdbf9bbe553d" name="a28eb23e7dd0118d4ba68bdbf9bbe553d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28eb23e7dd0118d4ba68bdbf9bbe553d">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_AHB_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_AHB_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7e2c43639e1a21f5d73024c953f5de2" name="ab7e2c43639e1a21f5d73024c953f5de2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7e2c43639e1a21f5d73024c953f5de2">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_AHB_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_AHB_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70008767e4a0fdacd6a21d727cf43721" name="a70008767e4a0fdacd6a21d727cf43721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70008767e4a0fdacd6a21d727cf43721">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_AHB_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_AHB_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8bc26f6875f282de1db58d83b71a6b6" name="af8bc26f6875f282de1db58d83b71a6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8bc26f6875f282de1db58d83b71a6b6">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2401daf271530cae5acfe889da9ce93c" name="a2401daf271530cae5acfe889da9ce93c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2401daf271530cae5acfe889da9ce93c">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_BSWAP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_BSWAP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4d88cbbbf74d9c8bcf1e1c50946cab6" name="ae4d88cbbbf74d9c8bcf1e1c50946cab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4d88cbbbf74d9c8bcf1e1c50946cab6">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_BSWAP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_BSWAP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6be87b881be3976b022a92da355726b1" name="a6be87b881be3976b022a92da355726b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6be87b881be3976b022a92da355726b1">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_BSWAP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_BSWAP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf2eb461d78f781b654b9b41f25804c5" name="acf2eb461d78f781b654b9b41f25804c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf2eb461d78f781b654b9b41f25804c5">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_BSWAP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_BSWAP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98816518fc9fe78d3e308caab6d680ca" name="a98816518fc9fe78d3e308caab6d680ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98816518fc9fe78d3e308caab6d680ca">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_BSWAP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_BSWAP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50444c85d06b81545b83ed48f8ba77c2" name="a50444c85d06b81545b83ed48f8ba77c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50444c85d06b81545b83ed48f8ba77c2">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_BUSY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_BUSY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc95bbf9c7a67a2efd4fdc9119b7b7ed" name="afc95bbf9c7a67a2efd4fdc9119b7b7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc95bbf9c7a67a2efd4fdc9119b7b7ed">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_BUSY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_BUSY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02446e2c187684d581a36aebc737fb26" name="a02446e2c187684d581a36aebc737fb26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02446e2c187684d581a36aebc737fb26">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_BUSY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_BUSY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2141c0aac2df8e9134fb434bc9e66412" name="a2141c0aac2df8e9134fb434bc9e66412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2141c0aac2df8e9134fb434bc9e66412">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_BUSY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_BUSY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5073f98b0708d8158c0d714297948c7" name="ae5073f98b0708d8158c0d714297948c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5073f98b0708d8158c0d714297948c7">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_BUSY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_BUSY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14888173b34dcf1441955926e10b712a" name="a14888173b34dcf1441955926e10b712a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14888173b34dcf1441955926e10b712a">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_CHAIN_TO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_CHAIN_TO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2d44e08fb16d5f5af5b9463ed7cc63a" name="aa2d44e08fb16d5f5af5b9463ed7cc63a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2d44e08fb16d5f5af5b9463ed7cc63a">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_CHAIN_TO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_CHAIN_TO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c5d31957ae6d73175c5da8b200ffc92" name="a9c5d31957ae6d73175c5da8b200ffc92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c5d31957ae6d73175c5da8b200ffc92">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_CHAIN_TO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_CHAIN_TO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fc1b434431c87f92e84dfd109320c31" name="a5fc1b434431c87f92e84dfd109320c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fc1b434431c87f92e84dfd109320c31">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_CHAIN_TO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_CHAIN_TO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a657acdf055f93780b3d79f7829b15835" name="a657acdf055f93780b3d79f7829b15835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a657acdf055f93780b3d79f7829b15835">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_CHAIN_TO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_CHAIN_TO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8e1eed55bf0f8e2940cdb5ba787e4f7" name="af8e1eed55bf0f8e2940cdb5ba787e4f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8e1eed55bf0f8e2940cdb5ba787e4f7">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_DATA_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_DATA_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18fd1b3f5f1dc01142d0a96898298b26" name="a18fd1b3f5f1dc01142d0a96898298b26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18fd1b3f5f1dc01142d0a96898298b26">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_DATA_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_DATA_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fec60a360d6ca35daaed82062200663" name="a7fec60a360d6ca35daaed82062200663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fec60a360d6ca35daaed82062200663">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_DATA_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_DATA_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a230041441d49588733251ad2e46688c5" name="a230041441d49588733251ad2e46688c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230041441d49588733251ad2e46688c5">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_DATA_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_DATA_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25e7cbb3af50f59329248355b6af3d4c" name="a25e7cbb3af50f59329248355b6af3d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25e7cbb3af50f59329248355b6af3d4c">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_DATA_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_DATA_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41c408b7803c7f983fef4b967234ce45" name="a41c408b7803c7f983fef4b967234ce45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41c408b7803c7f983fef4b967234ce45">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f1a10243809cfbecda536385b3e2b0f" name="a3f1a10243809cfbecda536385b3e2b0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f1a10243809cfbecda536385b3e2b0f">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e979eb83bf144b735f6264126a85da0" name="a4e979eb83bf144b735f6264126a85da0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e979eb83bf144b735f6264126a85da0">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6636ac5046e5bfbba408e16bb6e4486d" name="a6636ac5046e5bfbba408e16bb6e4486d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6636ac5046e5bfbba408e16bb6e4486d">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5942372be8a71cc51ba527d6e5cab5e" name="aa5942372be8a71cc51ba527d6e5cab5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5942372be8a71cc51ba527d6e5cab5e">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0115358db27e76647a462d1b7a9b2bc" name="aa0115358db27e76647a462d1b7a9b2bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0115358db27e76647a462d1b7a9b2bc">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3723e578679b12f49fe6301195b4573e" name="a3723e578679b12f49fe6301195b4573e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3723e578679b12f49fe6301195b4573e">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4f9342efac92bc985b3f595917d67ab" name="af4f9342efac92bc985b3f595917d67ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f9342efac92bc985b3f595917d67ab">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e13f341580e3a19fca50ed369cfc526" name="a4e13f341580e3a19fca50ed369cfc526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e13f341580e3a19fca50ed369cfc526">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ed19a3d135f0ec7062832ea9e893365" name="a2ed19a3d135f0ec7062832ea9e893365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ed19a3d135f0ec7062832ea9e893365">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa78479fe2feb2322b8bfb2020607133c" name="aa78479fe2feb2322b8bfb2020607133c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78479fe2feb2322b8bfb2020607133c">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a199627a1ba1b712b0a8623102ba98f7e" name="a199627a1ba1b712b0a8623102ba98f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a199627a1ba1b712b0a8623102ba98f7e">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac515c66830f464825dfadcbfe660242c" name="ac515c66830f464825dfadcbfe660242c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac515c66830f464825dfadcbfe660242c">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_HIGH_PRIORITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4cf2677039c3d0667dd098723b5c1af" name="ae4cf2677039c3d0667dd098723b5c1af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4cf2677039c3d0667dd098723b5c1af">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_INCR_READ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_INCR_READ_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13736b9093fc0e172c4720ef78336665" name="a13736b9093fc0e172c4720ef78336665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13736b9093fc0e172c4720ef78336665">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_INCR_READ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_INCR_READ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8bae6e003a4b635d6c1888457000f49" name="aa8bae6e003a4b635d6c1888457000f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8bae6e003a4b635d6c1888457000f49">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_INCR_READ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_INCR_READ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44c1713a7fdc140474fa29909e2c445e" name="a44c1713a7fdc140474fa29909e2c445e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44c1713a7fdc140474fa29909e2c445e">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_INCR_READ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_INCR_READ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86f0005c5575f625324c4ebdb0dbf30e" name="a86f0005c5575f625324c4ebdb0dbf30e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86f0005c5575f625324c4ebdb0dbf30e">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_INCR_READ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_INCR_READ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04cddb817d352c74f671cb964bf49512" name="a04cddb817d352c74f671cb964bf49512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04cddb817d352c74f671cb964bf49512">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_INCR_WRITE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_INCR_WRITE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3592ea97a247f7da5d97b7c489cb37c" name="ae3592ea97a247f7da5d97b7c489cb37c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3592ea97a247f7da5d97b7c489cb37c">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_INCR_WRITE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_INCR_WRITE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05d80591c9a2e151ab06763a9ec4c863" name="a05d80591c9a2e151ab06763a9ec4c863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05d80591c9a2e151ab06763a9ec4c863">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_INCR_WRITE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_INCR_WRITE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a968d276e4d1c7767b523e149d6f2e2f7" name="a968d276e4d1c7767b523e149d6f2e2f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a968d276e4d1c7767b523e149d6f2e2f7">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_INCR_WRITE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_INCR_WRITE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08f5b44cd0b89fe11b1524594137d049" name="a08f5b44cd0b89fe11b1524594137d049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08f5b44cd0b89fe11b1524594137d049">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_INCR_WRITE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_INCR_WRITE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af91304ca6807db017b1f75b44101e385" name="af91304ca6807db017b1f75b44101e385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af91304ca6807db017b1f75b44101e385">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_IRQ_QUIET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_IRQ_QUIET_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fb080c49af726b7ee2b60b593cbfc93" name="a8fb080c49af726b7ee2b60b593cbfc93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fb080c49af726b7ee2b60b593cbfc93">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_IRQ_QUIET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_IRQ_QUIET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7e3a6e17091fb02b924ef8e484f561a" name="ae7e3a6e17091fb02b924ef8e484f561a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e3a6e17091fb02b924ef8e484f561a">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_IRQ_QUIET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_IRQ_QUIET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac138b64ba8a2fe9296b60b8fd2cc8e68" name="ac138b64ba8a2fe9296b60b8fd2cc8e68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac138b64ba8a2fe9296b60b8fd2cc8e68">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_IRQ_QUIET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_IRQ_QUIET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5badbdf2483384ef8fb1cbe548c57ffc" name="a5badbdf2483384ef8fb1cbe548c57ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5badbdf2483384ef8fb1cbe548c57ffc">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_IRQ_QUIET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_IRQ_QUIET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90ffc93291b36f8038c531652a2fd75c" name="a90ffc93291b36f8038c531652a2fd75c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90ffc93291b36f8038c531652a2fd75c">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000018c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac444d83b5f594d51e239bf2f724bc06c" name="ac444d83b5f594d51e239bf2f724bc06c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac444d83b5f594d51e239bf2f724bc06c">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_READ_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_READ_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43fe6e7afd0777667e11b9b8438e24e9" name="a43fe6e7afd0777667e11b9b8438e24e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43fe6e7afd0777667e11b9b8438e24e9">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_READ_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_READ_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72839f4373ebff9aa0dc5ffce9a4e989" name="a72839f4373ebff9aa0dc5ffce9a4e989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72839f4373ebff9aa0dc5ffce9a4e989">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_READ_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_READ_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11216d891e41d5704958b2e78306503f" name="a11216d891e41d5704958b2e78306503f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11216d891e41d5704958b2e78306503f">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_READ_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_READ_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1894a39e26078303e055f847ac0b6961" name="a1894a39e26078303e055f847ac0b6961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1894a39e26078303e055f847ac0b6961">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_READ_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_READ_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8256811f3bb93ce71f370d2e9bacbb5d" name="a8256811f3bb93ce71f370d2e9bacbb5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8256811f3bb93ce71f370d2e9bacbb5d">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a091fda09f83dd51ea9d50011f7749709" name="a091fda09f83dd51ea9d50011f7749709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a091fda09f83dd51ea9d50011f7749709">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_RING_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_RING_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1aa546a50b39cce3c94c2b33da1a8ce0" name="a1aa546a50b39cce3c94c2b33da1a8ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aa546a50b39cce3c94c2b33da1a8ce0">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_RING_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_RING_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a411cbcd9f79b08f5c1ee4aa89ed75c8d" name="a411cbcd9f79b08f5c1ee4aa89ed75c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a411cbcd9f79b08f5c1ee4aa89ed75c8d">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_RING_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_RING_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a117c63db2b4a535ccb1bb4497e8f36b5" name="a117c63db2b4a535ccb1bb4497e8f36b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a117c63db2b4a535ccb1bb4497e8f36b5">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_RING_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_RING_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a577db49a34a24fee2c73e23051e40c39" name="a577db49a34a24fee2c73e23051e40c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a577db49a34a24fee2c73e23051e40c39">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_RING_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_RING_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab869ab6246528ec45c2bddecfd246d18" name="ab869ab6246528ec45c2bddecfd246d18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab869ab6246528ec45c2bddecfd246d18">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_RING_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_RING_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47d8b8c7ba109fcfe7304f44ba7de622" name="a47d8b8c7ba109fcfe7304f44ba7de622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47d8b8c7ba109fcfe7304f44ba7de622">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_RING_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_RING_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60019c4bfa698cbbdb258c776853e77e" name="a60019c4bfa698cbbdb258c776853e77e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60019c4bfa698cbbdb258c776853e77e">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_RING_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_RING_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ca492496c6d7b68475d2d7c5311f94f" name="a6ca492496c6d7b68475d2d7c5311f94f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca492496c6d7b68475d2d7c5311f94f">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_RING_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_RING_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29f3b78a1a69427544fd9fddc0602b31" name="a29f3b78a1a69427544fd9fddc0602b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29f3b78a1a69427544fd9fddc0602b31">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_RING_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_RING_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23c3ac2e8ddbe5cde4f026a41aa5cedf" name="a23c3ac2e8ddbe5cde4f026a41aa5cedf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23c3ac2e8ddbe5cde4f026a41aa5cedf">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae658fc8df59d27eb4f1334f95fafe5dd" name="ae658fc8df59d27eb4f1334f95fafe5dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae658fc8df59d27eb4f1334f95fafe5dd">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_SNIFF_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_SNIFF_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8597cbf64e8a7c4bc78146c1da67d065" name="a8597cbf64e8a7c4bc78146c1da67d065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8597cbf64e8a7c4bc78146c1da67d065">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_SNIFF_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_SNIFF_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa5822715fd2c11ca5210649d10808da" name="aaa5822715fd2c11ca5210649d10808da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa5822715fd2c11ca5210649d10808da">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_SNIFF_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_SNIFF_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a598a1230b176dd6bd3b3787779e8c08c" name="a598a1230b176dd6bd3b3787779e8c08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a598a1230b176dd6bd3b3787779e8c08c">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_SNIFF_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_SNIFF_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2a01897c8555dcbcbb26f69d5a1dbad" name="aa2a01897c8555dcbcbb26f69d5a1dbad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2a01897c8555dcbcbb26f69d5a1dbad">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_SNIFF_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_SNIFF_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a7343173300b08368453ca672c2ba67" name="a0a7343173300b08368453ca672c2ba67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a7343173300b08368453ca672c2ba67">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_TREQ_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_TREQ_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b2ae7ac6db1fd181115b6144e453e0b" name="a0b2ae7ac6db1fd181115b6144e453e0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b2ae7ac6db1fd181115b6144e453e0b">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_TREQ_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_TREQ_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b29e5de9b9196c0dee0487fbb09308a" name="a8b29e5de9b9196c0dee0487fbb09308a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b29e5de9b9196c0dee0487fbb09308a">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_TREQ_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_TREQ_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49b706da471aaffdb82f616a75165190" name="a49b706da471aaffdb82f616a75165190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49b706da471aaffdb82f616a75165190">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_TREQ_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_TREQ_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65a096e539a1d4b90dc83324038dec26" name="a65a096e539a1d4b90dc83324038dec26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65a096e539a1d4b90dc83324038dec26">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_TREQ_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_TREQ_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a990333d6c60421527c4fa617f60312e1" name="a990333d6c60421527c4fa617f60312e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a990333d6c60421527c4fa617f60312e1">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a927b8c9016b0154d9253299d1ccfce1d" name="a927b8c9016b0154d9253299d1ccfce1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a927b8c9016b0154d9253299d1ccfce1d">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a8bba4686a7a3d09ee09f4b747ec646" name="a6a8bba4686a7a3d09ee09f4b747ec646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a8bba4686a7a3d09ee09f4b747ec646">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30b6155e1158989b031fb03b574d51de" name="a30b6155e1158989b031fb03b574d51de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30b6155e1158989b031fb03b574d51de">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46fc02ad203c6b52f2c1e8b0b6f25be9" name="a46fc02ad203c6b52f2c1e8b0b6f25be9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46fc02ad203c6b52f2c1e8b0b6f25be9">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab585948e863177b3808a7de5015bf7a6" name="ab585948e863177b3808a7de5015bf7a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab585948e863177b3808a7de5015bf7a6">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_WRITE_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_WRITE_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af95ce131741a3186187eb71a9777ce18" name="af95ce131741a3186187eb71a9777ce18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af95ce131741a3186187eb71a9777ce18">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_WRITE_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_WRITE_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2141be1c863e4f23f0e27ee9dc80869f" name="a2141be1c863e4f23f0e27ee9dc80869f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2141be1c863e4f23f0e27ee9dc80869f">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_WRITE_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_WRITE_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3f25fa5b34b7d5970b03e4c34094e0c" name="ad3f25fa5b34b7d5970b03e4c34094e0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3f25fa5b34b7d5970b03e4c34094e0c">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_WRITE_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_WRITE_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43c76b02c9eb49e9c3cc8ac7dffcbe51" name="a43c76b02c9eb49e9c3cc8ac7dffcbe51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c76b02c9eb49e9c3cc8ac7dffcbe51">&#9670;&#160;</a></span>DMA_CH6_CTRL_TRIG_WRITE_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_CTRL_TRIG_WRITE_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36dfb2ac1d42776918fe00541bf366a0" name="a36dfb2ac1d42776918fe00541bf366a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36dfb2ac1d42776918fe00541bf366a0">&#9670;&#160;</a></span>DMA_CH6_DBG_CTDREQ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_DBG_CTDREQ_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82783cd82d78c531a7fef830c4bb05da" name="a82783cd82d78c531a7fef830c4bb05da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82783cd82d78c531a7fef830c4bb05da">&#9670;&#160;</a></span>DMA_CH6_DBG_CTDREQ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_DBG_CTDREQ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e39b5d216ed816783994219366f463d" name="a7e39b5d216ed816783994219366f463d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e39b5d216ed816783994219366f463d">&#9670;&#160;</a></span>DMA_CH6_DBG_CTDREQ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_DBG_CTDREQ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8ae1aa71d77a6f40b38bb5154fdb994" name="aa8ae1aa71d77a6f40b38bb5154fdb994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8ae1aa71d77a6f40b38bb5154fdb994">&#9670;&#160;</a></span>DMA_CH6_DBG_CTDREQ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_DBG_CTDREQ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb5150b7ea8424a87a03e3e95de87515" name="abb5150b7ea8424a87a03e3e95de87515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb5150b7ea8424a87a03e3e95de87515">&#9670;&#160;</a></span>DMA_CH6_DBG_CTDREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_DBG_CTDREQ_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000980)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0183ac1cab1e138f656b123c924f99a" name="ae0183ac1cab1e138f656b123c924f99a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0183ac1cab1e138f656b123c924f99a">&#9670;&#160;</a></span>DMA_CH6_DBG_CTDREQ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_DBG_CTDREQ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4ba78dbb6e7e93f7b79ddd669c47a0b" name="ac4ba78dbb6e7e93f7b79ddd669c47a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ba78dbb6e7e93f7b79ddd669c47a0b">&#9670;&#160;</a></span>DMA_CH6_DBG_TCR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_DBG_TCR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55cd978568ec6adabaab4260efa98cbb" name="a55cd978568ec6adabaab4260efa98cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55cd978568ec6adabaab4260efa98cbb">&#9670;&#160;</a></span>DMA_CH6_DBG_TCR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_DBG_TCR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4e02f541777c720f6f9026f87dac618" name="ab4e02f541777c720f6f9026f87dac618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4e02f541777c720f6f9026f87dac618">&#9670;&#160;</a></span>DMA_CH6_DBG_TCR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_DBG_TCR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6c9154b456baf7a1bbdbd46e858f09a" name="ae6c9154b456baf7a1bbdbd46e858f09a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6c9154b456baf7a1bbdbd46e858f09a">&#9670;&#160;</a></span>DMA_CH6_DBG_TCR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_DBG_TCR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d4a66e95aa8aeccb099387c29a60489" name="a1d4a66e95aa8aeccb099387c29a60489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d4a66e95aa8aeccb099387c29a60489">&#9670;&#160;</a></span>DMA_CH6_DBG_TCR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_DBG_TCR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000984)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac89cff6b46dadeef4fec522405702f57" name="ac89cff6b46dadeef4fec522405702f57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac89cff6b46dadeef4fec522405702f57">&#9670;&#160;</a></span>DMA_CH6_DBG_TCR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_DBG_TCR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27520a3305f4edf6ec449dbc5b68a60b" name="a27520a3305f4edf6ec449dbc5b68a60b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27520a3305f4edf6ec449dbc5b68a60b">&#9670;&#160;</a></span>DMA_CH6_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a62673066224fd46c83401452a6c444" name="a7a62673066224fd46c83401452a6c444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a62673066224fd46c83401452a6c444">&#9670;&#160;</a></span>DMA_CH6_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9220dd35b5e83544583ca186f8a50164" name="a9220dd35b5e83544583ca186f8a50164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9220dd35b5e83544583ca186f8a50164">&#9670;&#160;</a></span>DMA_CH6_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeca5a5f5d370b18e6d0905ac6813dfdd" name="aeca5a5f5d370b18e6d0905ac6813dfdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeca5a5f5d370b18e6d0905ac6813dfdd">&#9670;&#160;</a></span>DMA_CH6_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a957a9c4b61607d31a6b5243647d472cc" name="a957a9c4b61607d31a6b5243647d472cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a957a9c4b61607d31a6b5243647d472cc">&#9670;&#160;</a></span>DMA_CH6_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000180)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69dcafc7ed16beeebb5d06e463ea75f4" name="a69dcafc7ed16beeebb5d06e463ea75f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69dcafc7ed16beeebb5d06e463ea75f4">&#9670;&#160;</a></span>DMA_CH6_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_READ_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9be3fcd1e80efa2e6f6b3523ce541210" name="a9be3fcd1e80efa2e6f6b3523ce541210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9be3fcd1e80efa2e6f6b3523ce541210">&#9670;&#160;</a></span>DMA_CH6_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9dad3ce2aa3a88ba98254babe566429" name="aa9dad3ce2aa3a88ba98254babe566429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9dad3ce2aa3a88ba98254babe566429">&#9670;&#160;</a></span>DMA_CH6_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a818d10b9f0c4978d32cadacc1cc09ad2" name="a818d10b9f0c4978d32cadacc1cc09ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a818d10b9f0c4978d32cadacc1cc09ad2">&#9670;&#160;</a></span>DMA_CH6_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ad56becf696cf3b0c4f240ba37d48b0" name="a5ad56becf696cf3b0c4f240ba37d48b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ad56becf696cf3b0c4f240ba37d48b0">&#9670;&#160;</a></span>DMA_CH6_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4f5b63e1fc05b2cd99c28ffc6140b7a" name="ab4f5b63e1fc05b2cd99c28ffc6140b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4f5b63e1fc05b2cd99c28ffc6140b7a">&#9670;&#160;</a></span>DMA_CH6_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000188)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a168215d2d294ddd3717383f9b507d1d9" name="a168215d2d294ddd3717383f9b507d1d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a168215d2d294ddd3717383f9b507d1d9">&#9670;&#160;</a></span>DMA_CH6_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_TRANS_COUNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad380d3ae57079f6c543c58dae290c74c" name="ad380d3ae57079f6c543c58dae290c74c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad380d3ae57079f6c543c58dae290c74c">&#9670;&#160;</a></span>DMA_CH6_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c86f37172817212e5dfd999f99cc09e" name="a6c86f37172817212e5dfd999f99cc09e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c86f37172817212e5dfd999f99cc09e">&#9670;&#160;</a></span>DMA_CH6_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b4bc75d6b74ac0ce4b93924ab29d83e" name="a9b4bc75d6b74ac0ce4b93924ab29d83e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b4bc75d6b74ac0ce4b93924ab29d83e">&#9670;&#160;</a></span>DMA_CH6_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f1e5fbb42054603ebc451f66e1b69eb" name="a9f1e5fbb42054603ebc451f66e1b69eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f1e5fbb42054603ebc451f66e1b69eb">&#9670;&#160;</a></span>DMA_CH6_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88fddb50eefa5cb55e1f18feaf4c8a36" name="a88fddb50eefa5cb55e1f18feaf4c8a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88fddb50eefa5cb55e1f18feaf4c8a36">&#9670;&#160;</a></span>DMA_CH6_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000184)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19f2f920124f75d8d0871346c2b86b5e" name="a19f2f920124f75d8d0871346c2b86b5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19f2f920124f75d8d0871346c2b86b5e">&#9670;&#160;</a></span>DMA_CH6_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH6_WRITE_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54cef5667a3dafaeeac81bb32245fbfc" name="a54cef5667a3dafaeeac81bb32245fbfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54cef5667a3dafaeeac81bb32245fbfc">&#9670;&#160;</a></span>DMA_CH7_AL1_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af53b703a77c6231e9cb6cd7830521999" name="af53b703a77c6231e9cb6cd7830521999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af53b703a77c6231e9cb6cd7830521999">&#9670;&#160;</a></span>DMA_CH7_AL1_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0201e41873a09088caabea5c518e7e88" name="a0201e41873a09088caabea5c518e7e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0201e41873a09088caabea5c518e7e88">&#9670;&#160;</a></span>DMA_CH7_AL1_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a233716892fdfa1d9ffe2e6e5efa7ce14" name="a233716892fdfa1d9ffe2e6e5efa7ce14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a233716892fdfa1d9ffe2e6e5efa7ce14">&#9670;&#160;</a></span>DMA_CH7_AL1_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bca6e4362ce3d56cc77ff198aa41261" name="a3bca6e4362ce3d56cc77ff198aa41261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bca6e4362ce3d56cc77ff198aa41261">&#9670;&#160;</a></span>DMA_CH7_AL1_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001d0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cc8280d201eb2a73f475ceb0753c2de" name="a5cc8280d201eb2a73f475ceb0753c2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cc8280d201eb2a73f475ceb0753c2de">&#9670;&#160;</a></span>DMA_CH7_AL1_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afec2966890aa124cb8176615b230a36c" name="afec2966890aa124cb8176615b230a36c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afec2966890aa124cb8176615b230a36c">&#9670;&#160;</a></span>DMA_CH7_AL1_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae25f628f93d6b17edb8854e7e05b838f" name="ae25f628f93d6b17edb8854e7e05b838f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae25f628f93d6b17edb8854e7e05b838f">&#9670;&#160;</a></span>DMA_CH7_AL1_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08015c458286cf984c71388e63a5fe00" name="a08015c458286cf984c71388e63a5fe00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08015c458286cf984c71388e63a5fe00">&#9670;&#160;</a></span>DMA_CH7_AL1_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ba236640cfaf594a06b76c27f928b32" name="a0ba236640cfaf594a06b76c27f928b32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ba236640cfaf594a06b76c27f928b32">&#9670;&#160;</a></span>DMA_CH7_AL1_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80df1a918ccefae63b04db6a086e85af" name="a80df1a918ccefae63b04db6a086e85af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80df1a918ccefae63b04db6a086e85af">&#9670;&#160;</a></span>DMA_CH7_AL1_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001d4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78d5a62bc361a528133557dbcc9e20bf" name="a78d5a62bc361a528133557dbcc9e20bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78d5a62bc361a528133557dbcc9e20bf">&#9670;&#160;</a></span>DMA_CH7_AL1_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafa30de48d3cea141cfdcee71d6a7a5b" name="aafa30de48d3cea141cfdcee71d6a7a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafa30de48d3cea141cfdcee71d6a7a5b">&#9670;&#160;</a></span>DMA_CH7_AL1_TRANS_COUNT_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_TRANS_COUNT_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa355097beee6ba7b25e5a0a883568b2e" name="aa355097beee6ba7b25e5a0a883568b2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa355097beee6ba7b25e5a0a883568b2e">&#9670;&#160;</a></span>DMA_CH7_AL1_TRANS_COUNT_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_TRANS_COUNT_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68d734256ebbe7d86f923b703d60a419" name="a68d734256ebbe7d86f923b703d60a419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68d734256ebbe7d86f923b703d60a419">&#9670;&#160;</a></span>DMA_CH7_AL1_TRANS_COUNT_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_TRANS_COUNT_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a055bb6fd7a06b666a96491b51452aafd" name="a055bb6fd7a06b666a96491b51452aafd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a055bb6fd7a06b666a96491b51452aafd">&#9670;&#160;</a></span>DMA_CH7_AL1_TRANS_COUNT_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_TRANS_COUNT_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31be9ba197b37e77c4c0064325e9c51d" name="a31be9ba197b37e77c4c0064325e9c51d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31be9ba197b37e77c4c0064325e9c51d">&#9670;&#160;</a></span>DMA_CH7_AL1_TRANS_COUNT_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_TRANS_COUNT_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001dc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a032cc0f974306385637f229ad1b3f276" name="a032cc0f974306385637f229ad1b3f276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a032cc0f974306385637f229ad1b3f276">&#9670;&#160;</a></span>DMA_CH7_AL1_TRANS_COUNT_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_TRANS_COUNT_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b0ee855a299dd1d30ac66495ba9553a" name="a1b0ee855a299dd1d30ac66495ba9553a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0ee855a299dd1d30ac66495ba9553a">&#9670;&#160;</a></span>DMA_CH7_AL1_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89be8f667177e017b62c0976cd114250" name="a89be8f667177e017b62c0976cd114250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89be8f667177e017b62c0976cd114250">&#9670;&#160;</a></span>DMA_CH7_AL1_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9468e0ff705301f5533ca52e5f44b292" name="a9468e0ff705301f5533ca52e5f44b292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9468e0ff705301f5533ca52e5f44b292">&#9670;&#160;</a></span>DMA_CH7_AL1_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a771fbb4e24e36d300f7d5d5a7ce9aab5" name="a771fbb4e24e36d300f7d5d5a7ce9aab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a771fbb4e24e36d300f7d5d5a7ce9aab5">&#9670;&#160;</a></span>DMA_CH7_AL1_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a962c2d2b6ab8bbfc08b990c3c1d86e6c" name="a962c2d2b6ab8bbfc08b990c3c1d86e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a962c2d2b6ab8bbfc08b990c3c1d86e6c">&#9670;&#160;</a></span>DMA_CH7_AL1_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001d8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9e67ee266a9e4f40016116650d4c2ab" name="af9e67ee266a9e4f40016116650d4c2ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9e67ee266a9e4f40016116650d4c2ab">&#9670;&#160;</a></span>DMA_CH7_AL1_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL1_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a621db2056f38341df8b81aedc4b95228" name="a621db2056f38341df8b81aedc4b95228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a621db2056f38341df8b81aedc4b95228">&#9670;&#160;</a></span>DMA_CH7_AL2_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a887729c845c01e07030b88fa5840afd6" name="a887729c845c01e07030b88fa5840afd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a887729c845c01e07030b88fa5840afd6">&#9670;&#160;</a></span>DMA_CH7_AL2_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3caf1266c99b4a2c3f6691821d4c0a45" name="a3caf1266c99b4a2c3f6691821d4c0a45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3caf1266c99b4a2c3f6691821d4c0a45">&#9670;&#160;</a></span>DMA_CH7_AL2_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a436618dc609abe223921ebc81bd38044" name="a436618dc609abe223921ebc81bd38044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436618dc609abe223921ebc81bd38044">&#9670;&#160;</a></span>DMA_CH7_AL2_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a30dc1bffa9a6995f6487977de6eb58" name="a9a30dc1bffa9a6995f6487977de6eb58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a30dc1bffa9a6995f6487977de6eb58">&#9670;&#160;</a></span>DMA_CH7_AL2_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001e0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a925b66a4ab1ead47f3ee361ccb663d64" name="a925b66a4ab1ead47f3ee361ccb663d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a925b66a4ab1ead47f3ee361ccb663d64">&#9670;&#160;</a></span>DMA_CH7_AL2_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07430492377474899117fc830651b5dd" name="a07430492377474899117fc830651b5dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07430492377474899117fc830651b5dd">&#9670;&#160;</a></span>DMA_CH7_AL2_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e4a94c7931d0f4cfcc3f7e769f50b56" name="a1e4a94c7931d0f4cfcc3f7e769f50b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e4a94c7931d0f4cfcc3f7e769f50b56">&#9670;&#160;</a></span>DMA_CH7_AL2_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac56c40a296ebe5b966d3335124a304b5" name="ac56c40a296ebe5b966d3335124a304b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac56c40a296ebe5b966d3335124a304b5">&#9670;&#160;</a></span>DMA_CH7_AL2_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f2d260fff5c61eca42f006360432886" name="a8f2d260fff5c61eca42f006360432886"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f2d260fff5c61eca42f006360432886">&#9670;&#160;</a></span>DMA_CH7_AL2_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f389b952bb4aff3b7df46349837fbf7" name="a0f389b952bb4aff3b7df46349837fbf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f389b952bb4aff3b7df46349837fbf7">&#9670;&#160;</a></span>DMA_CH7_AL2_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001e8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f726259b9a943ab86e5426d99bbdd9e" name="a5f726259b9a943ab86e5426d99bbdd9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f726259b9a943ab86e5426d99bbdd9e">&#9670;&#160;</a></span>DMA_CH7_AL2_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa56507f680b859bab81abe76c5a999a7" name="aa56507f680b859bab81abe76c5a999a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa56507f680b859bab81abe76c5a999a7">&#9670;&#160;</a></span>DMA_CH7_AL2_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa678d976755468b62f6ddcff5a3f42ed" name="aa678d976755468b62f6ddcff5a3f42ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa678d976755468b62f6ddcff5a3f42ed">&#9670;&#160;</a></span>DMA_CH7_AL2_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2c8daa7d5f53bb44f6e01625e8c94ac" name="ad2c8daa7d5f53bb44f6e01625e8c94ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c8daa7d5f53bb44f6e01625e8c94ac">&#9670;&#160;</a></span>DMA_CH7_AL2_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90480457919e6bbe318060413b9295d3" name="a90480457919e6bbe318060413b9295d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90480457919e6bbe318060413b9295d3">&#9670;&#160;</a></span>DMA_CH7_AL2_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e3b41944c253678124652169c477cdb" name="a4e3b41944c253678124652169c477cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e3b41944c253678124652169c477cdb">&#9670;&#160;</a></span>DMA_CH7_AL2_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001e4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac01f4fda8acecdf4cc3e994346a0e207" name="ac01f4fda8acecdf4cc3e994346a0e207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac01f4fda8acecdf4cc3e994346a0e207">&#9670;&#160;</a></span>DMA_CH7_AL2_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d0b27e3d202577e63872bbd97ada593" name="a9d0b27e3d202577e63872bbd97ada593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d0b27e3d202577e63872bbd97ada593">&#9670;&#160;</a></span>DMA_CH7_AL2_WRITE_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_WRITE_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ce8b895c80400eb566d41405b18ea93" name="a5ce8b895c80400eb566d41405b18ea93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ce8b895c80400eb566d41405b18ea93">&#9670;&#160;</a></span>DMA_CH7_AL2_WRITE_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_WRITE_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fbe9f4945d686894598feb5fbd018af" name="a6fbe9f4945d686894598feb5fbd018af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fbe9f4945d686894598feb5fbd018af">&#9670;&#160;</a></span>DMA_CH7_AL2_WRITE_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_WRITE_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a376c35a0a42163666b34854fd2980c5a" name="a376c35a0a42163666b34854fd2980c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a376c35a0a42163666b34854fd2980c5a">&#9670;&#160;</a></span>DMA_CH7_AL2_WRITE_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_WRITE_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47b692dd9c728f6302c73a10472ebcde" name="a47b692dd9c728f6302c73a10472ebcde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47b692dd9c728f6302c73a10472ebcde">&#9670;&#160;</a></span>DMA_CH7_AL2_WRITE_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_WRITE_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001ec)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34a1a8f839c047b19614e932cc5596c2" name="a34a1a8f839c047b19614e932cc5596c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34a1a8f839c047b19614e932cc5596c2">&#9670;&#160;</a></span>DMA_CH7_AL2_WRITE_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL2_WRITE_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18866bcfc6bfcc7c944fcb3307896b34" name="a18866bcfc6bfcc7c944fcb3307896b34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18866bcfc6bfcc7c944fcb3307896b34">&#9670;&#160;</a></span>DMA_CH7_AL3_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab30490cc9dd549d9478a073b9712bd52" name="ab30490cc9dd549d9478a073b9712bd52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab30490cc9dd549d9478a073b9712bd52">&#9670;&#160;</a></span>DMA_CH7_AL3_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebe2ad0a4325a2c7bee32aa16226d22c" name="aebe2ad0a4325a2c7bee32aa16226d22c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebe2ad0a4325a2c7bee32aa16226d22c">&#9670;&#160;</a></span>DMA_CH7_AL3_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adebc44ba8293e3b8503e22f3fe3ee53a" name="adebc44ba8293e3b8503e22f3fe3ee53a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adebc44ba8293e3b8503e22f3fe3ee53a">&#9670;&#160;</a></span>DMA_CH7_AL3_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d7856d0bfc3832417c7f575e9e54574" name="a9d7856d0bfc3832417c7f575e9e54574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d7856d0bfc3832417c7f575e9e54574">&#9670;&#160;</a></span>DMA_CH7_AL3_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001f0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01c54f6180ab11f677e1f45d7731b0fa" name="a01c54f6180ab11f677e1f45d7731b0fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01c54f6180ab11f677e1f45d7731b0fa">&#9670;&#160;</a></span>DMA_CH7_AL3_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae95c017e018da594bb52524c0432871c" name="ae95c017e018da594bb52524c0432871c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae95c017e018da594bb52524c0432871c">&#9670;&#160;</a></span>DMA_CH7_AL3_READ_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_READ_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1d4ea37e66fa2161fa6fe1488d84279" name="ab1d4ea37e66fa2161fa6fe1488d84279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1d4ea37e66fa2161fa6fe1488d84279">&#9670;&#160;</a></span>DMA_CH7_AL3_READ_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_READ_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3d3c3ed69d3fd080a92c340dd747640" name="ab3d3c3ed69d3fd080a92c340dd747640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d3c3ed69d3fd080a92c340dd747640">&#9670;&#160;</a></span>DMA_CH7_AL3_READ_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_READ_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae35bd4f7f143039995455c63342574f3" name="ae35bd4f7f143039995455c63342574f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae35bd4f7f143039995455c63342574f3">&#9670;&#160;</a></span>DMA_CH7_AL3_READ_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_READ_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3dd3d0951435b0f4a9953f46581fa61a" name="a3dd3d0951435b0f4a9953f46581fa61a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dd3d0951435b0f4a9953f46581fa61a">&#9670;&#160;</a></span>DMA_CH7_AL3_READ_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_READ_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001fc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7921b99def7310d926f10ba8b66d2d0" name="ae7921b99def7310d926f10ba8b66d2d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7921b99def7310d926f10ba8b66d2d0">&#9670;&#160;</a></span>DMA_CH7_AL3_READ_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_READ_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1884d3505d2dd52c3d2919ee2decd111" name="a1884d3505d2dd52c3d2919ee2decd111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1884d3505d2dd52c3d2919ee2decd111">&#9670;&#160;</a></span>DMA_CH7_AL3_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8126ca2d1eda4cb8477629a50aa46a92" name="a8126ca2d1eda4cb8477629a50aa46a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8126ca2d1eda4cb8477629a50aa46a92">&#9670;&#160;</a></span>DMA_CH7_AL3_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad805fd5d853371accc6ac459f56ea3df" name="ad805fd5d853371accc6ac459f56ea3df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad805fd5d853371accc6ac459f56ea3df">&#9670;&#160;</a></span>DMA_CH7_AL3_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac53fc22b94008edfdacb6f98ac8756e3" name="ac53fc22b94008edfdacb6f98ac8756e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac53fc22b94008edfdacb6f98ac8756e3">&#9670;&#160;</a></span>DMA_CH7_AL3_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51807b0e43f6e147f9a8d532c6e35a0c" name="a51807b0e43f6e147f9a8d532c6e35a0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51807b0e43f6e147f9a8d532c6e35a0c">&#9670;&#160;</a></span>DMA_CH7_AL3_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001f8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefd768312e76e45807fa28c9d8da036b" name="aefd768312e76e45807fa28c9d8da036b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefd768312e76e45807fa28c9d8da036b">&#9670;&#160;</a></span>DMA_CH7_AL3_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61b50cd187ebe7756a732ce7c4a59da2" name="a61b50cd187ebe7756a732ce7c4a59da2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61b50cd187ebe7756a732ce7c4a59da2">&#9670;&#160;</a></span>DMA_CH7_AL3_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4f029d8ab82010f8dbe6fb1aa37cad1" name="ae4f029d8ab82010f8dbe6fb1aa37cad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4f029d8ab82010f8dbe6fb1aa37cad1">&#9670;&#160;</a></span>DMA_CH7_AL3_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a026a1dd3245718fa007c78c5431faee9" name="a026a1dd3245718fa007c78c5431faee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a026a1dd3245718fa007c78c5431faee9">&#9670;&#160;</a></span>DMA_CH7_AL3_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0a999576b71d13b4449d1d4d6fe46a5" name="ad0a999576b71d13b4449d1d4d6fe46a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0a999576b71d13b4449d1d4d6fe46a5">&#9670;&#160;</a></span>DMA_CH7_AL3_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14091010bcf194a66a63e432641502cc" name="a14091010bcf194a66a63e432641502cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14091010bcf194a66a63e432641502cc">&#9670;&#160;</a></span>DMA_CH7_AL3_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001f4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d67478584ace8e4d68f94fcb14e320f" name="a9d67478584ace8e4d68f94fcb14e320f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d67478584ace8e4d68f94fcb14e320f">&#9670;&#160;</a></span>DMA_CH7_AL3_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_AL3_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1049f9acf19d059dd753f55a147deebd" name="a1049f9acf19d059dd753f55a147deebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1049f9acf19d059dd753f55a147deebd">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_AHB_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_AHB_ERROR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05c5b888f0876af1d2c20ee4fcbaf8e7" name="a05c5b888f0876af1d2c20ee4fcbaf8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05c5b888f0876af1d2c20ee4fcbaf8e7">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_AHB_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_AHB_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25bcbc2f30ae88e993606f123fe1b57b" name="a25bcbc2f30ae88e993606f123fe1b57b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25bcbc2f30ae88e993606f123fe1b57b">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_AHB_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_AHB_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7100f3b99803d6710c62a4af36d8c190" name="a7100f3b99803d6710c62a4af36d8c190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7100f3b99803d6710c62a4af36d8c190">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_AHB_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_AHB_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4b3dc4305abeffe28c25ffc28f29a03" name="aa4b3dc4305abeffe28c25ffc28f29a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b3dc4305abeffe28c25ffc28f29a03">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_AHB_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_AHB_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad48cd50ccce551847c909f9c1c924719" name="ad48cd50ccce551847c909f9c1c924719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad48cd50ccce551847c909f9c1c924719">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7e9a1bda9648cc194bf7e45ae015d2b" name="ad7e9a1bda9648cc194bf7e45ae015d2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7e9a1bda9648cc194bf7e45ae015d2b">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_BSWAP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_BSWAP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ba2b86a1c2a01554e35d5f93be69c4b" name="a0ba2b86a1c2a01554e35d5f93be69c4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ba2b86a1c2a01554e35d5f93be69c4b">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_BSWAP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_BSWAP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8e8dc974a4792d5bcee91d66b5511e0" name="aa8e8dc974a4792d5bcee91d66b5511e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e8dc974a4792d5bcee91d66b5511e0">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_BSWAP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_BSWAP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a573feb55ad1b4ff64d79549b3b923f17" name="a573feb55ad1b4ff64d79549b3b923f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a573feb55ad1b4ff64d79549b3b923f17">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_BSWAP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_BSWAP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a363dd44ba1a167c75deae9bb227f432b" name="a363dd44ba1a167c75deae9bb227f432b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a363dd44ba1a167c75deae9bb227f432b">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_BSWAP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_BSWAP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5ad393e7a632daf02a7b3b73e564b37" name="ab5ad393e7a632daf02a7b3b73e564b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5ad393e7a632daf02a7b3b73e564b37">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_BUSY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_BUSY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4df6c5c35207b078e22e12e26c790531" name="a4df6c5c35207b078e22e12e26c790531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4df6c5c35207b078e22e12e26c790531">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_BUSY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_BUSY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22bbadae08c73882493a3ec531d31a93" name="a22bbadae08c73882493a3ec531d31a93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22bbadae08c73882493a3ec531d31a93">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_BUSY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_BUSY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa40630122aff3931030be7f37a041a9" name="aaa40630122aff3931030be7f37a041a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa40630122aff3931030be7f37a041a9">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_BUSY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_BUSY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6c1fb3479a14793ddd2388131dfcd11" name="ad6c1fb3479a14793ddd2388131dfcd11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6c1fb3479a14793ddd2388131dfcd11">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_BUSY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_BUSY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4db866d560388eda557cc6565eda3030" name="a4db866d560388eda557cc6565eda3030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4db866d560388eda557cc6565eda3030">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_CHAIN_TO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_CHAIN_TO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91b720c3e8c738c21e736124c985775e" name="a91b720c3e8c738c21e736124c985775e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91b720c3e8c738c21e736124c985775e">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_CHAIN_TO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_CHAIN_TO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af732ff6b4dd16fff81e841659986fbbc" name="af732ff6b4dd16fff81e841659986fbbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af732ff6b4dd16fff81e841659986fbbc">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_CHAIN_TO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_CHAIN_TO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a230f0fe2ebfd91506a26643218af5a92" name="a230f0fe2ebfd91506a26643218af5a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230f0fe2ebfd91506a26643218af5a92">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_CHAIN_TO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_CHAIN_TO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f83b6dae74546bbcf637e6cac58c269" name="a3f83b6dae74546bbcf637e6cac58c269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f83b6dae74546bbcf637e6cac58c269">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_CHAIN_TO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_CHAIN_TO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac42030a3cd98b2e7be5f4014a1fcf723" name="ac42030a3cd98b2e7be5f4014a1fcf723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac42030a3cd98b2e7be5f4014a1fcf723">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_DATA_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_DATA_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7fb18d6d97ad5e3a6eeaa27db734624" name="ac7fb18d6d97ad5e3a6eeaa27db734624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7fb18d6d97ad5e3a6eeaa27db734624">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_DATA_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_DATA_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4aea1bff87687a6e499286dbf3b619b1" name="a4aea1bff87687a6e499286dbf3b619b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aea1bff87687a6e499286dbf3b619b1">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_DATA_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_DATA_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a642da7852c32339cf31fc9ea1135d96d" name="a642da7852c32339cf31fc9ea1135d96d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a642da7852c32339cf31fc9ea1135d96d">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_DATA_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_DATA_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2268ed459c62a37ddaea9347c4fb3120" name="a2268ed459c62a37ddaea9347c4fb3120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2268ed459c62a37ddaea9347c4fb3120">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_DATA_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_DATA_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8669ef1221950d2c01dc7f63ab281ef" name="ad8669ef1221950d2c01dc7f63ab281ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8669ef1221950d2c01dc7f63ab281ef">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afea5326816e88a3f9c47b6766ad28033" name="afea5326816e88a3f9c47b6766ad28033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afea5326816e88a3f9c47b6766ad28033">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c85001ba87a3dbe614886705ae4026e" name="a9c85001ba87a3dbe614886705ae4026e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c85001ba87a3dbe614886705ae4026e">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3cc93114ee127c16122696ae809f51d" name="aa3cc93114ee127c16122696ae809f51d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3cc93114ee127c16122696ae809f51d">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b23fa98c26acec069fca2b71ce35203" name="a4b23fa98c26acec069fca2b71ce35203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b23fa98c26acec069fca2b71ce35203">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad43548d81b8e17803796d5afb3e613c9" name="ad43548d81b8e17803796d5afb3e613c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad43548d81b8e17803796d5afb3e613c9">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4bdb35fa8a2888759bc1ddcf38d1cf7" name="ad4bdb35fa8a2888759bc1ddcf38d1cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4bdb35fa8a2888759bc1ddcf38d1cf7">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9c97049d2125a9ae49c6ef9650aa420" name="ac9c97049d2125a9ae49c6ef9650aa420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9c97049d2125a9ae49c6ef9650aa420">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa26ff68aa1a9d8f5a212513e35128c9" name="aaa26ff68aa1a9d8f5a212513e35128c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa26ff68aa1a9d8f5a212513e35128c9">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accc882c1e07685b2a8dea328959d9166" name="accc882c1e07685b2a8dea328959d9166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc882c1e07685b2a8dea328959d9166">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebbb52084b284568725ba5ae59cfe334" name="aebbb52084b284568725ba5ae59cfe334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebbb52084b284568725ba5ae59cfe334">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a774f1624e33404df97ed76e2c07e61" name="a9a774f1624e33404df97ed76e2c07e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a774f1624e33404df97ed76e2c07e61">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7eb940961ec908095f6e567985e65929" name="a7eb940961ec908095f6e567985e65929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7eb940961ec908095f6e567985e65929">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_HIGH_PRIORITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c26f00227ef0ae7e72a435bc58995ae" name="a1c26f00227ef0ae7e72a435bc58995ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c26f00227ef0ae7e72a435bc58995ae">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_INCR_READ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_INCR_READ_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43efb08b22c43527cdac8376cf336024" name="a43efb08b22c43527cdac8376cf336024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43efb08b22c43527cdac8376cf336024">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_INCR_READ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_INCR_READ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45251891cf67c4f271ff344c04e7f6a0" name="a45251891cf67c4f271ff344c04e7f6a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45251891cf67c4f271ff344c04e7f6a0">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_INCR_READ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_INCR_READ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5df8fdbc64aa11882d515a11247a244" name="ad5df8fdbc64aa11882d515a11247a244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5df8fdbc64aa11882d515a11247a244">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_INCR_READ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_INCR_READ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae94f64f671710dc756eb7811b0a0cf78" name="ae94f64f671710dc756eb7811b0a0cf78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae94f64f671710dc756eb7811b0a0cf78">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_INCR_READ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_INCR_READ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae251d2ae403ee0b72b250fd4c5959e6f" name="ae251d2ae403ee0b72b250fd4c5959e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae251d2ae403ee0b72b250fd4c5959e6f">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_INCR_WRITE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_INCR_WRITE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9ac4f7e5a3e106ec820fff8d3e022dd" name="ab9ac4f7e5a3e106ec820fff8d3e022dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9ac4f7e5a3e106ec820fff8d3e022dd">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_INCR_WRITE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_INCR_WRITE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e9da24e1ffe7bb8a08128cc0ae2d603" name="a6e9da24e1ffe7bb8a08128cc0ae2d603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e9da24e1ffe7bb8a08128cc0ae2d603">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_INCR_WRITE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_INCR_WRITE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47eefc7fcd8d67270c415e05ceb70d2c" name="a47eefc7fcd8d67270c415e05ceb70d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47eefc7fcd8d67270c415e05ceb70d2c">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_INCR_WRITE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_INCR_WRITE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1c14ae97dbb20e6d46ff2f22e856bb5" name="ab1c14ae97dbb20e6d46ff2f22e856bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1c14ae97dbb20e6d46ff2f22e856bb5">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_INCR_WRITE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_INCR_WRITE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0c6fe79841109fe26d9f175178346ba" name="af0c6fe79841109fe26d9f175178346ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0c6fe79841109fe26d9f175178346ba">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_IRQ_QUIET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_IRQ_QUIET_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5c7f1c19e4135b56c3caced6b68ae05" name="ab5c7f1c19e4135b56c3caced6b68ae05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5c7f1c19e4135b56c3caced6b68ae05">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_IRQ_QUIET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_IRQ_QUIET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad65016cdd4f2940e07e16f801027e772" name="ad65016cdd4f2940e07e16f801027e772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad65016cdd4f2940e07e16f801027e772">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_IRQ_QUIET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_IRQ_QUIET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2386abec9f2fa606945a5e1420432bfa" name="a2386abec9f2fa606945a5e1420432bfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2386abec9f2fa606945a5e1420432bfa">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_IRQ_QUIET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_IRQ_QUIET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b65bf8bd2da12217234a4444b4ac814" name="a0b65bf8bd2da12217234a4444b4ac814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b65bf8bd2da12217234a4444b4ac814">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_IRQ_QUIET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_IRQ_QUIET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a114632ebcb266eccfd9b24903aff9a72" name="a114632ebcb266eccfd9b24903aff9a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a114632ebcb266eccfd9b24903aff9a72">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001cc)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57518ae212754c65f34f3c7ca7077eff" name="a57518ae212754c65f34f3c7ca7077eff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57518ae212754c65f34f3c7ca7077eff">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_READ_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_READ_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa986b6ab4ac09ad4515654b50d9f5a63" name="aa986b6ab4ac09ad4515654b50d9f5a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa986b6ab4ac09ad4515654b50d9f5a63">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_READ_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_READ_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c6a3d490ab9d181ec61246a2906063e" name="a8c6a3d490ab9d181ec61246a2906063e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c6a3d490ab9d181ec61246a2906063e">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_READ_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_READ_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed58f7b98b9aa441e7faccf5e2616708" name="aed58f7b98b9aa441e7faccf5e2616708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed58f7b98b9aa441e7faccf5e2616708">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_READ_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_READ_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec50374acf11fb7b05c0ddb679ee8fc3" name="aec50374acf11fb7b05c0ddb679ee8fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec50374acf11fb7b05c0ddb679ee8fc3">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_READ_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_READ_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a665106c7caa3203bf960846379ba161a" name="a665106c7caa3203bf960846379ba161a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a665106c7caa3203bf960846379ba161a">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dd379b1a0e4b0d9b607ecd9904d79f7" name="a5dd379b1a0e4b0d9b607ecd9904d79f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dd379b1a0e4b0d9b607ecd9904d79f7">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_RING_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_RING_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7bbe613a542a321b8acfdf12d1f40d3" name="ad7bbe613a542a321b8acfdf12d1f40d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7bbe613a542a321b8acfdf12d1f40d3">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_RING_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_RING_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77a99c6895554cf5168821f40bc8372a" name="a77a99c6895554cf5168821f40bc8372a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77a99c6895554cf5168821f40bc8372a">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_RING_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_RING_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab018e7ec21d7ee76af416f77709c35d7" name="ab018e7ec21d7ee76af416f77709c35d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab018e7ec21d7ee76af416f77709c35d7">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_RING_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_RING_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07a8432b386bcd378796c22ad9a3419d" name="a07a8432b386bcd378796c22ad9a3419d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07a8432b386bcd378796c22ad9a3419d">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_RING_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_RING_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65d6840692270df46b1052550cf71ba2" name="a65d6840692270df46b1052550cf71ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65d6840692270df46b1052550cf71ba2">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_RING_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_RING_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6213c5e1e33ba47fb1565f88659b24a6" name="a6213c5e1e33ba47fb1565f88659b24a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6213c5e1e33ba47fb1565f88659b24a6">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_RING_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_RING_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a368f9d3503b5254421c03a844842ae82" name="a368f9d3503b5254421c03a844842ae82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a368f9d3503b5254421c03a844842ae82">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_RING_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_RING_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab39709ad359f18dcd8c0ee09cd8d8f5" name="aab39709ad359f18dcd8c0ee09cd8d8f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab39709ad359f18dcd8c0ee09cd8d8f5">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_RING_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_RING_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdef823cc15b3b04d02492d640358715" name="acdef823cc15b3b04d02492d640358715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdef823cc15b3b04d02492d640358715">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_RING_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_RING_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af83d18657ce676bb308ec879abc8638a" name="af83d18657ce676bb308ec879abc8638a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af83d18657ce676bb308ec879abc8638a">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af156c074f09851a9a958db466dd3a714" name="af156c074f09851a9a958db466dd3a714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af156c074f09851a9a958db466dd3a714">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_SNIFF_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_SNIFF_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72ac0ab1b498d4ff870974b11bbbca6f" name="a72ac0ab1b498d4ff870974b11bbbca6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72ac0ab1b498d4ff870974b11bbbca6f">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_SNIFF_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_SNIFF_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a52c4f93003ec68193479d376602798" name="a6a52c4f93003ec68193479d376602798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a52c4f93003ec68193479d376602798">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_SNIFF_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_SNIFF_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c8abd3c6036ccc5fbc1645e371ed3d0" name="a3c8abd3c6036ccc5fbc1645e371ed3d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c8abd3c6036ccc5fbc1645e371ed3d0">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_SNIFF_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_SNIFF_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a605cad9ebfb40c6cd8c504652ed12322" name="a605cad9ebfb40c6cd8c504652ed12322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a605cad9ebfb40c6cd8c504652ed12322">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_SNIFF_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_SNIFF_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac810fe4fa7e5a8c5cd83feaea76c8a4a" name="ac810fe4fa7e5a8c5cd83feaea76c8a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac810fe4fa7e5a8c5cd83feaea76c8a4a">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_TREQ_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_TREQ_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e8ef642adeabf712f4a8e25bc31f227" name="a6e8ef642adeabf712f4a8e25bc31f227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e8ef642adeabf712f4a8e25bc31f227">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_TREQ_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_TREQ_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a851b266fb8a7ea4780717352cb20fb3f" name="a851b266fb8a7ea4780717352cb20fb3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a851b266fb8a7ea4780717352cb20fb3f">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_TREQ_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_TREQ_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3638a668084541dd66ba6ac84f7502fc" name="a3638a668084541dd66ba6ac84f7502fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3638a668084541dd66ba6ac84f7502fc">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_TREQ_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_TREQ_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4949035683c3bb853d11346b0905fa5f" name="a4949035683c3bb853d11346b0905fa5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4949035683c3bb853d11346b0905fa5f">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_TREQ_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_TREQ_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3639bf936c7063c04739e9af894e321d" name="a3639bf936c7063c04739e9af894e321d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3639bf936c7063c04739e9af894e321d">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85562bd474d3f960e29f6489b31baecb" name="a85562bd474d3f960e29f6489b31baecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85562bd474d3f960e29f6489b31baecb">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5dee735c4aeaf674c3fb0c317e70cf4" name="ab5dee735c4aeaf674c3fb0c317e70cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5dee735c4aeaf674c3fb0c317e70cf4">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af55f2d9b78f71126ea8a0bb42427d8e0" name="af55f2d9b78f71126ea8a0bb42427d8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af55f2d9b78f71126ea8a0bb42427d8e0">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2b098deb044aaaff69900bf1eceae42" name="af2b098deb044aaaff69900bf1eceae42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b098deb044aaaff69900bf1eceae42">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e87a24ff3bdf17f4f81ac6f46bb2a8b" name="a9e87a24ff3bdf17f4f81ac6f46bb2a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e87a24ff3bdf17f4f81ac6f46bb2a8b">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_WRITE_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_WRITE_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8612373cb93e6de3bf445ee1f4bb8c73" name="a8612373cb93e6de3bf445ee1f4bb8c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8612373cb93e6de3bf445ee1f4bb8c73">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_WRITE_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_WRITE_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7aa5b22527c9e80887c9f390592c109c" name="a7aa5b22527c9e80887c9f390592c109c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aa5b22527c9e80887c9f390592c109c">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_WRITE_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_WRITE_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad336d44c680bdd46b0165bd225777df1" name="ad336d44c680bdd46b0165bd225777df1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad336d44c680bdd46b0165bd225777df1">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_WRITE_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_WRITE_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d90889e3a893aa23456bb0594ce07ef" name="a5d90889e3a893aa23456bb0594ce07ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d90889e3a893aa23456bb0594ce07ef">&#9670;&#160;</a></span>DMA_CH7_CTRL_TRIG_WRITE_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_CTRL_TRIG_WRITE_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f356ce044303469cef1d7f8d21c8d73" name="a8f356ce044303469cef1d7f8d21c8d73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f356ce044303469cef1d7f8d21c8d73">&#9670;&#160;</a></span>DMA_CH7_DBG_CTDREQ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_DBG_CTDREQ_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c274d72437fc4af43c63fec234193ea" name="a1c274d72437fc4af43c63fec234193ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c274d72437fc4af43c63fec234193ea">&#9670;&#160;</a></span>DMA_CH7_DBG_CTDREQ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_DBG_CTDREQ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae425a5dbfda60ab9894ca2d8f1a8856a" name="ae425a5dbfda60ab9894ca2d8f1a8856a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae425a5dbfda60ab9894ca2d8f1a8856a">&#9670;&#160;</a></span>DMA_CH7_DBG_CTDREQ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_DBG_CTDREQ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37d5540cf2438b56cb33cce9a1a072a3" name="a37d5540cf2438b56cb33cce9a1a072a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37d5540cf2438b56cb33cce9a1a072a3">&#9670;&#160;</a></span>DMA_CH7_DBG_CTDREQ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_DBG_CTDREQ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeec7ca9dde492d483c18b872cc4eb808" name="aeec7ca9dde492d483c18b872cc4eb808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeec7ca9dde492d483c18b872cc4eb808">&#9670;&#160;</a></span>DMA_CH7_DBG_CTDREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_DBG_CTDREQ_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000009c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af70bce841b2e980fff07b1d8b7791fac" name="af70bce841b2e980fff07b1d8b7791fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af70bce841b2e980fff07b1d8b7791fac">&#9670;&#160;</a></span>DMA_CH7_DBG_CTDREQ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_DBG_CTDREQ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb4a416413c2606641fb3064f4b1313e" name="abb4a416413c2606641fb3064f4b1313e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb4a416413c2606641fb3064f4b1313e">&#9670;&#160;</a></span>DMA_CH7_DBG_TCR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_DBG_TCR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a022fe8ff3309936611efe07245532149" name="a022fe8ff3309936611efe07245532149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a022fe8ff3309936611efe07245532149">&#9670;&#160;</a></span>DMA_CH7_DBG_TCR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_DBG_TCR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39f485598f9cb11905ccae95294e1a23" name="a39f485598f9cb11905ccae95294e1a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39f485598f9cb11905ccae95294e1a23">&#9670;&#160;</a></span>DMA_CH7_DBG_TCR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_DBG_TCR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e17ff088bd45dbdeba90ae5981f80e0" name="a6e17ff088bd45dbdeba90ae5981f80e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e17ff088bd45dbdeba90ae5981f80e0">&#9670;&#160;</a></span>DMA_CH7_DBG_TCR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_DBG_TCR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ffd2128389c96124ed1b1e0be6b0d98" name="a6ffd2128389c96124ed1b1e0be6b0d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ffd2128389c96124ed1b1e0be6b0d98">&#9670;&#160;</a></span>DMA_CH7_DBG_TCR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_DBG_TCR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000009c4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e4d4c129108da22f2d66a588268843d" name="a1e4d4c129108da22f2d66a588268843d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e4d4c129108da22f2d66a588268843d">&#9670;&#160;</a></span>DMA_CH7_DBG_TCR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_DBG_TCR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28f22f9f721f617ac03ae0bd39c0cbad" name="a28f22f9f721f617ac03ae0bd39c0cbad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28f22f9f721f617ac03ae0bd39c0cbad">&#9670;&#160;</a></span>DMA_CH7_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a112fd0fac8fd186fcd3320d432785068" name="a112fd0fac8fd186fcd3320d432785068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a112fd0fac8fd186fcd3320d432785068">&#9670;&#160;</a></span>DMA_CH7_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44918aa269e8430c0daf0fcd2f761267" name="a44918aa269e8430c0daf0fcd2f761267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44918aa269e8430c0daf0fcd2f761267">&#9670;&#160;</a></span>DMA_CH7_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae65af22bbe82631befe356d15a4e09a1" name="ae65af22bbe82631befe356d15a4e09a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae65af22bbe82631befe356d15a4e09a1">&#9670;&#160;</a></span>DMA_CH7_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4f1d75319cefa5938b4578018478b79" name="aa4f1d75319cefa5938b4578018478b79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4f1d75319cefa5938b4578018478b79">&#9670;&#160;</a></span>DMA_CH7_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10b2c6e16de2f46f8c4e58691acce4a1" name="a10b2c6e16de2f46f8c4e58691acce4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10b2c6e16de2f46f8c4e58691acce4a1">&#9670;&#160;</a></span>DMA_CH7_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_READ_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8e049ef9dc568b2ae62052665712617" name="ae8e049ef9dc568b2ae62052665712617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8e049ef9dc568b2ae62052665712617">&#9670;&#160;</a></span>DMA_CH7_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7b1a9782dd82808d436284f2f2b2497" name="af7b1a9782dd82808d436284f2f2b2497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7b1a9782dd82808d436284f2f2b2497">&#9670;&#160;</a></span>DMA_CH7_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2621ca5a250eac5a44a1995966e9650" name="ad2621ca5a250eac5a44a1995966e9650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2621ca5a250eac5a44a1995966e9650">&#9670;&#160;</a></span>DMA_CH7_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a0f41c4a71234b35a108e2e6241e2a8" name="a4a0f41c4a71234b35a108e2e6241e2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a0f41c4a71234b35a108e2e6241e2a8">&#9670;&#160;</a></span>DMA_CH7_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44ca34cef11c2d2f8b09b9b3d49af0da" name="a44ca34cef11c2d2f8b09b9b3d49af0da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44ca34cef11c2d2f8b09b9b3d49af0da">&#9670;&#160;</a></span>DMA_CH7_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001c8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cdc659dcba38b2ae2729b3a4b6e436f" name="a3cdc659dcba38b2ae2729b3a4b6e436f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cdc659dcba38b2ae2729b3a4b6e436f">&#9670;&#160;</a></span>DMA_CH7_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_TRANS_COUNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a376936c373d8cb14ef5970bfa3e07824" name="a376936c373d8cb14ef5970bfa3e07824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a376936c373d8cb14ef5970bfa3e07824">&#9670;&#160;</a></span>DMA_CH7_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23397b0aabebae1d2c3bade2b3e40c5a" name="a23397b0aabebae1d2c3bade2b3e40c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23397b0aabebae1d2c3bade2b3e40c5a">&#9670;&#160;</a></span>DMA_CH7_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a695f415a4bb0d365354bf5be77a58a21" name="a695f415a4bb0d365354bf5be77a58a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a695f415a4bb0d365354bf5be77a58a21">&#9670;&#160;</a></span>DMA_CH7_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addae95d1006f0b1da8c8a663de193a0d" name="addae95d1006f0b1da8c8a663de193a0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addae95d1006f0b1da8c8a663de193a0d">&#9670;&#160;</a></span>DMA_CH7_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9839dba4adf2e9a255b786bba11fdc7" name="ac9839dba4adf2e9a255b786bba11fdc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9839dba4adf2e9a255b786bba11fdc7">&#9670;&#160;</a></span>DMA_CH7_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001c4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3d80e870565d3a885f680ce6b0f6529" name="ab3d80e870565d3a885f680ce6b0f6529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d80e870565d3a885f680ce6b0f6529">&#9670;&#160;</a></span>DMA_CH7_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH7_WRITE_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1165f0aa38e82bc67f5b9b42da372cff" name="a1165f0aa38e82bc67f5b9b42da372cff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1165f0aa38e82bc67f5b9b42da372cff">&#9670;&#160;</a></span>DMA_CH8_AL1_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f3b8cd6d27d6360f90f6806096e3b91" name="a6f3b8cd6d27d6360f90f6806096e3b91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f3b8cd6d27d6360f90f6806096e3b91">&#9670;&#160;</a></span>DMA_CH8_AL1_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ece1470d1d56556aeaf32cb19c72d58" name="a4ece1470d1d56556aeaf32cb19c72d58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ece1470d1d56556aeaf32cb19c72d58">&#9670;&#160;</a></span>DMA_CH8_AL1_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ff73793fbdcbd00ba5515db305397c8" name="a4ff73793fbdcbd00ba5515db305397c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ff73793fbdcbd00ba5515db305397c8">&#9670;&#160;</a></span>DMA_CH8_AL1_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3b34e23c3e3f2a59fbe8ae9eeabe84e" name="aa3b34e23c3e3f2a59fbe8ae9eeabe84e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3b34e23c3e3f2a59fbe8ae9eeabe84e">&#9670;&#160;</a></span>DMA_CH8_AL1_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000210)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43fd8059b57edaa5b5694cc6a6c2de93" name="a43fd8059b57edaa5b5694cc6a6c2de93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43fd8059b57edaa5b5694cc6a6c2de93">&#9670;&#160;</a></span>DMA_CH8_AL1_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadd0d4c08f86b1695dfcb1aaa40649d9" name="aadd0d4c08f86b1695dfcb1aaa40649d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadd0d4c08f86b1695dfcb1aaa40649d9">&#9670;&#160;</a></span>DMA_CH8_AL1_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a6142003d88fdfc354d1a49f187129a" name="a2a6142003d88fdfc354d1a49f187129a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a6142003d88fdfc354d1a49f187129a">&#9670;&#160;</a></span>DMA_CH8_AL1_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace0ca6ac4ddf5ac3b5548706626429d8" name="ace0ca6ac4ddf5ac3b5548706626429d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace0ca6ac4ddf5ac3b5548706626429d8">&#9670;&#160;</a></span>DMA_CH8_AL1_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a136bebe5a88ad66f19be4b69aec017e9" name="a136bebe5a88ad66f19be4b69aec017e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a136bebe5a88ad66f19be4b69aec017e9">&#9670;&#160;</a></span>DMA_CH8_AL1_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a634c57a026ac3facc67a59917ae11449" name="a634c57a026ac3facc67a59917ae11449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a634c57a026ac3facc67a59917ae11449">&#9670;&#160;</a></span>DMA_CH8_AL1_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000214)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8df18b6c28ea489a4574b3a83f00cb2" name="ab8df18b6c28ea489a4574b3a83f00cb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8df18b6c28ea489a4574b3a83f00cb2">&#9670;&#160;</a></span>DMA_CH8_AL1_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87fbe2463e09bccf4952916adcce735f" name="a87fbe2463e09bccf4952916adcce735f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87fbe2463e09bccf4952916adcce735f">&#9670;&#160;</a></span>DMA_CH8_AL1_TRANS_COUNT_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_TRANS_COUNT_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa40d656815d2356e853ff2a722f5bb52" name="aa40d656815d2356e853ff2a722f5bb52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa40d656815d2356e853ff2a722f5bb52">&#9670;&#160;</a></span>DMA_CH8_AL1_TRANS_COUNT_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_TRANS_COUNT_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52ec99173fb63e6b97f23aa28ddcfefd" name="a52ec99173fb63e6b97f23aa28ddcfefd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52ec99173fb63e6b97f23aa28ddcfefd">&#9670;&#160;</a></span>DMA_CH8_AL1_TRANS_COUNT_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_TRANS_COUNT_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a429215366de52eff3a94d9cdcf91c9e7" name="a429215366de52eff3a94d9cdcf91c9e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a429215366de52eff3a94d9cdcf91c9e7">&#9670;&#160;</a></span>DMA_CH8_AL1_TRANS_COUNT_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_TRANS_COUNT_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec93ab06614a7a3f38605c14eb2aa0ed" name="aec93ab06614a7a3f38605c14eb2aa0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec93ab06614a7a3f38605c14eb2aa0ed">&#9670;&#160;</a></span>DMA_CH8_AL1_TRANS_COUNT_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_TRANS_COUNT_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000021c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadc05a96032e2d50f21c60fc7dcf72d5" name="aadc05a96032e2d50f21c60fc7dcf72d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadc05a96032e2d50f21c60fc7dcf72d5">&#9670;&#160;</a></span>DMA_CH8_AL1_TRANS_COUNT_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_TRANS_COUNT_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23746e28d291d30235a7b6728358b6ef" name="a23746e28d291d30235a7b6728358b6ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23746e28d291d30235a7b6728358b6ef">&#9670;&#160;</a></span>DMA_CH8_AL1_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4d51049d8a567fdf917c1120579024c" name="aa4d51049d8a567fdf917c1120579024c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4d51049d8a567fdf917c1120579024c">&#9670;&#160;</a></span>DMA_CH8_AL1_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4847bc3219bb85f3da6fe780c373bbf0" name="a4847bc3219bb85f3da6fe780c373bbf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4847bc3219bb85f3da6fe780c373bbf0">&#9670;&#160;</a></span>DMA_CH8_AL1_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cd04696e0dda218d7902486815eecf1" name="a1cd04696e0dda218d7902486815eecf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cd04696e0dda218d7902486815eecf1">&#9670;&#160;</a></span>DMA_CH8_AL1_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8904f8717709211c6e30596ef52b7595" name="a8904f8717709211c6e30596ef52b7595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8904f8717709211c6e30596ef52b7595">&#9670;&#160;</a></span>DMA_CH8_AL1_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000218)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24ee5547085e50b6468015e62264ac60" name="a24ee5547085e50b6468015e62264ac60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24ee5547085e50b6468015e62264ac60">&#9670;&#160;</a></span>DMA_CH8_AL1_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL1_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0093dbb8db63614e8774975f2b292243" name="a0093dbb8db63614e8774975f2b292243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0093dbb8db63614e8774975f2b292243">&#9670;&#160;</a></span>DMA_CH8_AL2_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2e6ed80f3af32e6d2a98c8f923a5559" name="ad2e6ed80f3af32e6d2a98c8f923a5559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2e6ed80f3af32e6d2a98c8f923a5559">&#9670;&#160;</a></span>DMA_CH8_AL2_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1853e93bdeeabc1b9e086104b93086b" name="ae1853e93bdeeabc1b9e086104b93086b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1853e93bdeeabc1b9e086104b93086b">&#9670;&#160;</a></span>DMA_CH8_AL2_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a882a96c2eeb2a55d6ac60201ce54237f" name="a882a96c2eeb2a55d6ac60201ce54237f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a882a96c2eeb2a55d6ac60201ce54237f">&#9670;&#160;</a></span>DMA_CH8_AL2_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ee1c24f2c4fa73a4d6fda6cd6a0bcf4" name="a6ee1c24f2c4fa73a4d6fda6cd6a0bcf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ee1c24f2c4fa73a4d6fda6cd6a0bcf4">&#9670;&#160;</a></span>DMA_CH8_AL2_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000220)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abaa9880e977c33b570c9bf7ee5cc9644" name="abaa9880e977c33b570c9bf7ee5cc9644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaa9880e977c33b570c9bf7ee5cc9644">&#9670;&#160;</a></span>DMA_CH8_AL2_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9d4f6e4681546b0692b8a6cb19a6729" name="af9d4f6e4681546b0692b8a6cb19a6729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9d4f6e4681546b0692b8a6cb19a6729">&#9670;&#160;</a></span>DMA_CH8_AL2_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad812539415ef7bfc89ab18c70e1a2bb8" name="ad812539415ef7bfc89ab18c70e1a2bb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad812539415ef7bfc89ab18c70e1a2bb8">&#9670;&#160;</a></span>DMA_CH8_AL2_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d62cfa2337e7d87bf9553a04f152b18" name="a1d62cfa2337e7d87bf9553a04f152b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d62cfa2337e7d87bf9553a04f152b18">&#9670;&#160;</a></span>DMA_CH8_AL2_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e8832aa14b80b3a4ec6b352b5b55d00" name="a2e8832aa14b80b3a4ec6b352b5b55d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e8832aa14b80b3a4ec6b352b5b55d00">&#9670;&#160;</a></span>DMA_CH8_AL2_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0810e85388a8d88e10687cb541d7a31" name="ae0810e85388a8d88e10687cb541d7a31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0810e85388a8d88e10687cb541d7a31">&#9670;&#160;</a></span>DMA_CH8_AL2_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000228)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7df1813b8d51639e43fa9bfcb18b17c1" name="a7df1813b8d51639e43fa9bfcb18b17c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7df1813b8d51639e43fa9bfcb18b17c1">&#9670;&#160;</a></span>DMA_CH8_AL2_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6481adf079b8ae16723658ee063b3ff6" name="a6481adf079b8ae16723658ee063b3ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6481adf079b8ae16723658ee063b3ff6">&#9670;&#160;</a></span>DMA_CH8_AL2_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af316f2bd91b1e198bd6c653b0fe777cb" name="af316f2bd91b1e198bd6c653b0fe777cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af316f2bd91b1e198bd6c653b0fe777cb">&#9670;&#160;</a></span>DMA_CH8_AL2_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05e644f918eb81b7e5dba5825c30e7e2" name="a05e644f918eb81b7e5dba5825c30e7e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05e644f918eb81b7e5dba5825c30e7e2">&#9670;&#160;</a></span>DMA_CH8_AL2_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7252a02ed3b65c2c0e4bc6a0ad5783f" name="aa7252a02ed3b65c2c0e4bc6a0ad5783f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7252a02ed3b65c2c0e4bc6a0ad5783f">&#9670;&#160;</a></span>DMA_CH8_AL2_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69cf0a8e08621c5dc8c9c9743e180260" name="a69cf0a8e08621c5dc8c9c9743e180260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69cf0a8e08621c5dc8c9c9743e180260">&#9670;&#160;</a></span>DMA_CH8_AL2_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000224)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac96cd254af67bf204ab7369238a2ab62" name="ac96cd254af67bf204ab7369238a2ab62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac96cd254af67bf204ab7369238a2ab62">&#9670;&#160;</a></span>DMA_CH8_AL2_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab261bd80058da57d0a69394d266ff520" name="ab261bd80058da57d0a69394d266ff520"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab261bd80058da57d0a69394d266ff520">&#9670;&#160;</a></span>DMA_CH8_AL2_WRITE_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_WRITE_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7e1d7a5dc8cb60e6944090e64de1c98" name="ab7e1d7a5dc8cb60e6944090e64de1c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7e1d7a5dc8cb60e6944090e64de1c98">&#9670;&#160;</a></span>DMA_CH8_AL2_WRITE_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_WRITE_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa23db47af86f3313bd8c5928458a3308" name="aa23db47af86f3313bd8c5928458a3308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa23db47af86f3313bd8c5928458a3308">&#9670;&#160;</a></span>DMA_CH8_AL2_WRITE_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_WRITE_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad288716409cd52ba7d25565088020e8f" name="ad288716409cd52ba7d25565088020e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad288716409cd52ba7d25565088020e8f">&#9670;&#160;</a></span>DMA_CH8_AL2_WRITE_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_WRITE_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87ca4ede2777c9b0cea68f670597be08" name="a87ca4ede2777c9b0cea68f670597be08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87ca4ede2777c9b0cea68f670597be08">&#9670;&#160;</a></span>DMA_CH8_AL2_WRITE_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_WRITE_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000022c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affa55bdbb34a889724733af7fd86f8b1" name="affa55bdbb34a889724733af7fd86f8b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affa55bdbb34a889724733af7fd86f8b1">&#9670;&#160;</a></span>DMA_CH8_AL2_WRITE_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL2_WRITE_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98c0117d6b99ccc098af9e3342a54e23" name="a98c0117d6b99ccc098af9e3342a54e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98c0117d6b99ccc098af9e3342a54e23">&#9670;&#160;</a></span>DMA_CH8_AL3_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bc7d8904ab39f960b138da96c3ca663" name="a9bc7d8904ab39f960b138da96c3ca663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bc7d8904ab39f960b138da96c3ca663">&#9670;&#160;</a></span>DMA_CH8_AL3_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8c9fdcfc7c8acef16e26fbb780ab849" name="ac8c9fdcfc7c8acef16e26fbb780ab849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8c9fdcfc7c8acef16e26fbb780ab849">&#9670;&#160;</a></span>DMA_CH8_AL3_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af85008b8caa2b23e38d91e011b290186" name="af85008b8caa2b23e38d91e011b290186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af85008b8caa2b23e38d91e011b290186">&#9670;&#160;</a></span>DMA_CH8_AL3_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b9a5ac533cf4ed0f2d8cbd72340c645" name="a9b9a5ac533cf4ed0f2d8cbd72340c645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b9a5ac533cf4ed0f2d8cbd72340c645">&#9670;&#160;</a></span>DMA_CH8_AL3_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000230)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5286610f4f385bdd09e40878489502e5" name="a5286610f4f385bdd09e40878489502e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5286610f4f385bdd09e40878489502e5">&#9670;&#160;</a></span>DMA_CH8_AL3_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68c7ac6dddb2f82a2d3c5ba17de31676" name="a68c7ac6dddb2f82a2d3c5ba17de31676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68c7ac6dddb2f82a2d3c5ba17de31676">&#9670;&#160;</a></span>DMA_CH8_AL3_READ_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_READ_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25d4d6e2cc3df3517f2e49c6ebb1d738" name="a25d4d6e2cc3df3517f2e49c6ebb1d738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25d4d6e2cc3df3517f2e49c6ebb1d738">&#9670;&#160;</a></span>DMA_CH8_AL3_READ_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_READ_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ccc72149bcf9691982496ee08f16ada" name="a1ccc72149bcf9691982496ee08f16ada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ccc72149bcf9691982496ee08f16ada">&#9670;&#160;</a></span>DMA_CH8_AL3_READ_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_READ_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae305ae1202f9fe163e132a3be07b2609" name="ae305ae1202f9fe163e132a3be07b2609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae305ae1202f9fe163e132a3be07b2609">&#9670;&#160;</a></span>DMA_CH8_AL3_READ_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_READ_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30f7ddd67d16bd650f1a5b8e55b410e3" name="a30f7ddd67d16bd650f1a5b8e55b410e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30f7ddd67d16bd650f1a5b8e55b410e3">&#9670;&#160;</a></span>DMA_CH8_AL3_READ_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_READ_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000023c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30b57e4524577b942938ec59b0f72e95" name="a30b57e4524577b942938ec59b0f72e95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30b57e4524577b942938ec59b0f72e95">&#9670;&#160;</a></span>DMA_CH8_AL3_READ_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_READ_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7933caf945878259ee6d5623f6c42ff" name="ae7933caf945878259ee6d5623f6c42ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7933caf945878259ee6d5623f6c42ff">&#9670;&#160;</a></span>DMA_CH8_AL3_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada5f8f81ec392542efd1c717c10b1b65" name="ada5f8f81ec392542efd1c717c10b1b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada5f8f81ec392542efd1c717c10b1b65">&#9670;&#160;</a></span>DMA_CH8_AL3_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af268209e1e17304f0594da2157a15e4b" name="af268209e1e17304f0594da2157a15e4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af268209e1e17304f0594da2157a15e4b">&#9670;&#160;</a></span>DMA_CH8_AL3_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22a62e0e64e559c3c44dd91753e2b98a" name="a22a62e0e64e559c3c44dd91753e2b98a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22a62e0e64e559c3c44dd91753e2b98a">&#9670;&#160;</a></span>DMA_CH8_AL3_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74dc4e6446b75e3af20af0e0e5f80ec1" name="a74dc4e6446b75e3af20af0e0e5f80ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74dc4e6446b75e3af20af0e0e5f80ec1">&#9670;&#160;</a></span>DMA_CH8_AL3_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000238)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7146a2a786d1c9d27753fc2d11d3e82f" name="a7146a2a786d1c9d27753fc2d11d3e82f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7146a2a786d1c9d27753fc2d11d3e82f">&#9670;&#160;</a></span>DMA_CH8_AL3_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25a42ebfb1b27f9d15b155f1a3af15b1" name="a25a42ebfb1b27f9d15b155f1a3af15b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25a42ebfb1b27f9d15b155f1a3af15b1">&#9670;&#160;</a></span>DMA_CH8_AL3_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3070847114de00370aaf48dac83378e4" name="a3070847114de00370aaf48dac83378e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3070847114de00370aaf48dac83378e4">&#9670;&#160;</a></span>DMA_CH8_AL3_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a081fc716555f84dc5100ada9d3d220cb" name="a081fc716555f84dc5100ada9d3d220cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a081fc716555f84dc5100ada9d3d220cb">&#9670;&#160;</a></span>DMA_CH8_AL3_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d50d12c4803a5c06222c5a87eef4dd6" name="a7d50d12c4803a5c06222c5a87eef4dd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d50d12c4803a5c06222c5a87eef4dd6">&#9670;&#160;</a></span>DMA_CH8_AL3_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e0b37a1ccf72a2b290941e47ecccf75" name="a5e0b37a1ccf72a2b290941e47ecccf75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e0b37a1ccf72a2b290941e47ecccf75">&#9670;&#160;</a></span>DMA_CH8_AL3_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000234)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1650663542a166661b900e2709a79d1b" name="a1650663542a166661b900e2709a79d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1650663542a166661b900e2709a79d1b">&#9670;&#160;</a></span>DMA_CH8_AL3_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_AL3_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52efb6c1086c68edc5f398012fdf1c05" name="a52efb6c1086c68edc5f398012fdf1c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52efb6c1086c68edc5f398012fdf1c05">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_AHB_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_AHB_ERROR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6e8e0aa7693456ab731fe39e1d34e7f" name="ae6e8e0aa7693456ab731fe39e1d34e7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6e8e0aa7693456ab731fe39e1d34e7f">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_AHB_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_AHB_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11d2109a941f7e2ede3f1f2f55cc57a7" name="a11d2109a941f7e2ede3f1f2f55cc57a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11d2109a941f7e2ede3f1f2f55cc57a7">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_AHB_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_AHB_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95b79e9570259265145ca3b9f2a07b96" name="a95b79e9570259265145ca3b9f2a07b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95b79e9570259265145ca3b9f2a07b96">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_AHB_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_AHB_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04345e51223840a3227d49ab5aefefba" name="a04345e51223840a3227d49ab5aefefba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04345e51223840a3227d49ab5aefefba">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_AHB_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_AHB_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53f019c1a85dbb3c007130104886901c" name="a53f019c1a85dbb3c007130104886901c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f019c1a85dbb3c007130104886901c">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5f3baf3cf624495d7ff2c245da2052c" name="ac5f3baf3cf624495d7ff2c245da2052c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f3baf3cf624495d7ff2c245da2052c">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_BSWAP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_BSWAP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3538ac7bd219f3a0fc3a199277480df0" name="a3538ac7bd219f3a0fc3a199277480df0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3538ac7bd219f3a0fc3a199277480df0">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_BSWAP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_BSWAP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36e9707189066732a1b8f2e7ca03f832" name="a36e9707189066732a1b8f2e7ca03f832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36e9707189066732a1b8f2e7ca03f832">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_BSWAP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_BSWAP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae0d9f47e2da317e309a7c1c3fe730d0" name="aae0d9f47e2da317e309a7c1c3fe730d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae0d9f47e2da317e309a7c1c3fe730d0">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_BSWAP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_BSWAP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0027b02fefbc41ed513d0e0c62bfdd1c" name="a0027b02fefbc41ed513d0e0c62bfdd1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0027b02fefbc41ed513d0e0c62bfdd1c">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_BSWAP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_BSWAP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4724ece7f073017ed1d94674e54a55a" name="af4724ece7f073017ed1d94674e54a55a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4724ece7f073017ed1d94674e54a55a">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_BUSY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_BUSY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada61dcbfc0b6a29579396e4ffa6cc18e" name="ada61dcbfc0b6a29579396e4ffa6cc18e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada61dcbfc0b6a29579396e4ffa6cc18e">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_BUSY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_BUSY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab79590d89415d1762e98ad4e7e7495ae" name="ab79590d89415d1762e98ad4e7e7495ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab79590d89415d1762e98ad4e7e7495ae">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_BUSY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_BUSY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5eeca379cdecdf0c16fd1eb8f23c68b" name="ad5eeca379cdecdf0c16fd1eb8f23c68b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5eeca379cdecdf0c16fd1eb8f23c68b">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_BUSY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_BUSY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8c3fab8754ea18d06b59534f26e6b29" name="af8c3fab8754ea18d06b59534f26e6b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8c3fab8754ea18d06b59534f26e6b29">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_BUSY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_BUSY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f8de11402649f5166733f905d278447" name="a7f8de11402649f5166733f905d278447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f8de11402649f5166733f905d278447">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_CHAIN_TO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_CHAIN_TO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a987a540967b6aa3dc6289715db614475" name="a987a540967b6aa3dc6289715db614475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a987a540967b6aa3dc6289715db614475">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_CHAIN_TO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_CHAIN_TO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81ea83a6c6ed3c99e03c8b5baa5ec297" name="a81ea83a6c6ed3c99e03c8b5baa5ec297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ea83a6c6ed3c99e03c8b5baa5ec297">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_CHAIN_TO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_CHAIN_TO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67bdbb18a930d443e69192a39a197e0e" name="a67bdbb18a930d443e69192a39a197e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67bdbb18a930d443e69192a39a197e0e">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_CHAIN_TO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_CHAIN_TO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade632e1ab2eed4dc6bdee274f0922988" name="ade632e1ab2eed4dc6bdee274f0922988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade632e1ab2eed4dc6bdee274f0922988">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_CHAIN_TO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_CHAIN_TO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a930e9eee938d35183eff5344a2a97318" name="a930e9eee938d35183eff5344a2a97318"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a930e9eee938d35183eff5344a2a97318">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_DATA_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_DATA_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee1cc4a100ff5def86ead569c9847f68" name="aee1cc4a100ff5def86ead569c9847f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee1cc4a100ff5def86ead569c9847f68">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_DATA_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_DATA_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4f1cc39ab96f91ebbd756e40ae527de" name="ac4f1cc39ab96f91ebbd756e40ae527de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4f1cc39ab96f91ebbd756e40ae527de">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_DATA_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_DATA_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad46adca9fb966dfac217f34da215be67" name="ad46adca9fb966dfac217f34da215be67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad46adca9fb966dfac217f34da215be67">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_DATA_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_DATA_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc5f350cc6c7fd0c3abb916a2a94be64" name="afc5f350cc6c7fd0c3abb916a2a94be64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc5f350cc6c7fd0c3abb916a2a94be64">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_DATA_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_DATA_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc51fc26e3ff8422c090ff89aaae355c" name="afc51fc26e3ff8422c090ff89aaae355c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc51fc26e3ff8422c090ff89aaae355c">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd869900bdd8208be932c175c553e11b" name="acd869900bdd8208be932c175c553e11b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd869900bdd8208be932c175c553e11b">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72240a54a2589a4359448def3e37ff9a" name="a72240a54a2589a4359448def3e37ff9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72240a54a2589a4359448def3e37ff9a">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae66b565546c1d18639182d6fc1a598e3" name="ae66b565546c1d18639182d6fc1a598e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae66b565546c1d18639182d6fc1a598e3">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a881085cab36da9c0590997930463fc43" name="a881085cab36da9c0590997930463fc43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a881085cab36da9c0590997930463fc43">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af695d0d88038d8f60c9b387ca307901d" name="af695d0d88038d8f60c9b387ca307901d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af695d0d88038d8f60c9b387ca307901d">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae08bbb85531369208dec095c53b0db49" name="ae08bbb85531369208dec095c53b0db49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae08bbb85531369208dec095c53b0db49">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeade7daa7d83b97d3973fc554fb8ab50" name="aeade7daa7d83b97d3973fc554fb8ab50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeade7daa7d83b97d3973fc554fb8ab50">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ca63139f2d05c7ae6c29ac293b8392d" name="a9ca63139f2d05c7ae6c29ac293b8392d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ca63139f2d05c7ae6c29ac293b8392d">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc4148b7b8d45f2483206fa681d630a6" name="abc4148b7b8d45f2483206fa681d630a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc4148b7b8d45f2483206fa681d630a6">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a141032708edb6ae9204997fffdbdd137" name="a141032708edb6ae9204997fffdbdd137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a141032708edb6ae9204997fffdbdd137">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fa718c8ca05c6939057b3b6bfddca80" name="a9fa718c8ca05c6939057b3b6bfddca80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fa718c8ca05c6939057b3b6bfddca80">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae11a9b62c35bcb47dc26244ce4ed913f" name="ae11a9b62c35bcb47dc26244ce4ed913f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae11a9b62c35bcb47dc26244ce4ed913f">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_HIGH_PRIORITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35fd4b70b0b1f8f54268813f8e6aa601" name="a35fd4b70b0b1f8f54268813f8e6aa601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35fd4b70b0b1f8f54268813f8e6aa601">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_INCR_READ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_INCR_READ_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2b11a11a8e9aeb2fe1f5723c093e352" name="aa2b11a11a8e9aeb2fe1f5723c093e352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2b11a11a8e9aeb2fe1f5723c093e352">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_INCR_READ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_INCR_READ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1af8f9a289bb45597bd2028da6396997" name="a1af8f9a289bb45597bd2028da6396997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1af8f9a289bb45597bd2028da6396997">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_INCR_READ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_INCR_READ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a853125cd5de21b0e8f035d45b15419c4" name="a853125cd5de21b0e8f035d45b15419c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a853125cd5de21b0e8f035d45b15419c4">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_INCR_READ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_INCR_READ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af533a1313c1dcd0adefc4aee30c7831a" name="af533a1313c1dcd0adefc4aee30c7831a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af533a1313c1dcd0adefc4aee30c7831a">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_INCR_READ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_INCR_READ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae562484b9804c59543c63f0f39afd07b" name="ae562484b9804c59543c63f0f39afd07b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae562484b9804c59543c63f0f39afd07b">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_INCR_WRITE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_INCR_WRITE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ad36e6c13c82c6a24bc095a8bbe8781" name="a4ad36e6c13c82c6a24bc095a8bbe8781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ad36e6c13c82c6a24bc095a8bbe8781">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_INCR_WRITE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_INCR_WRITE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac58dc12dc24cda63c84d6fefb858c741" name="ac58dc12dc24cda63c84d6fefb858c741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac58dc12dc24cda63c84d6fefb858c741">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_INCR_WRITE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_INCR_WRITE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33539b6175683ede0d3cd339575d047b" name="a33539b6175683ede0d3cd339575d047b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33539b6175683ede0d3cd339575d047b">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_INCR_WRITE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_INCR_WRITE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab485aca7ee7aa107f41e0becc1ac2417" name="ab485aca7ee7aa107f41e0becc1ac2417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab485aca7ee7aa107f41e0becc1ac2417">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_INCR_WRITE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_INCR_WRITE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf4ca95d16fb5f240b466cee40a8bd0f" name="aaf4ca95d16fb5f240b466cee40a8bd0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf4ca95d16fb5f240b466cee40a8bd0f">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_IRQ_QUIET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_IRQ_QUIET_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90541bb010faea5d763518030306843c" name="a90541bb010faea5d763518030306843c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90541bb010faea5d763518030306843c">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_IRQ_QUIET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_IRQ_QUIET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd5e7057c8a6a3cc6af3c22df5036961" name="abd5e7057c8a6a3cc6af3c22df5036961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd5e7057c8a6a3cc6af3c22df5036961">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_IRQ_QUIET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_IRQ_QUIET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d813d32ad2760feb708e0c5b3bc1620" name="a2d813d32ad2760feb708e0c5b3bc1620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d813d32ad2760feb708e0c5b3bc1620">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_IRQ_QUIET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_IRQ_QUIET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a411d73644d23795d15df195b7ea56ad8" name="a411d73644d23795d15df195b7ea56ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a411d73644d23795d15df195b7ea56ad8">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_IRQ_QUIET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_IRQ_QUIET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d78dded0ab9b8dc666983c4c9a8dea1" name="a4d78dded0ab9b8dc666983c4c9a8dea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d78dded0ab9b8dc666983c4c9a8dea1">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000020c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a746473590f87e3bd7ef64642cb40cd6f" name="a746473590f87e3bd7ef64642cb40cd6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a746473590f87e3bd7ef64642cb40cd6f">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_READ_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_READ_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51fa0d9724b78a747c25f4671ff53281" name="a51fa0d9724b78a747c25f4671ff53281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51fa0d9724b78a747c25f4671ff53281">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_READ_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_READ_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e19f3f2c78c6b20537a1342a02e447c" name="a7e19f3f2c78c6b20537a1342a02e447c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e19f3f2c78c6b20537a1342a02e447c">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_READ_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_READ_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a428cf20dbf37786f66d1130bf04e9632" name="a428cf20dbf37786f66d1130bf04e9632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a428cf20dbf37786f66d1130bf04e9632">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_READ_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_READ_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac628954aef508d28a172924361cb4ce3" name="ac628954aef508d28a172924361cb4ce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac628954aef508d28a172924361cb4ce3">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_READ_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_READ_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98728f0812e8c0cd798ee27975bbcd71" name="a98728f0812e8c0cd798ee27975bbcd71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98728f0812e8c0cd798ee27975bbcd71">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3b6b73f72c7d8f173207aab0f73f7fa" name="af3b6b73f72c7d8f173207aab0f73f7fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3b6b73f72c7d8f173207aab0f73f7fa">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_RING_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_RING_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabaff3b760701ad12cb02118e4fcc6d1" name="aabaff3b760701ad12cb02118e4fcc6d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabaff3b760701ad12cb02118e4fcc6d1">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_RING_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_RING_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba50d65780ceb692bd83984c1c599469" name="aba50d65780ceb692bd83984c1c599469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba50d65780ceb692bd83984c1c599469">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_RING_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_RING_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f5b64e1aa77c4e11097756c589d5a23" name="a7f5b64e1aa77c4e11097756c589d5a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f5b64e1aa77c4e11097756c589d5a23">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_RING_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_RING_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f265b933946808847d92d829b92c777" name="a2f265b933946808847d92d829b92c777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f265b933946808847d92d829b92c777">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_RING_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_RING_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4e23dcbc5faca5bbd8a039a99eff40f" name="aa4e23dcbc5faca5bbd8a039a99eff40f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4e23dcbc5faca5bbd8a039a99eff40f">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_RING_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_RING_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1582c3d9b8d2e7eaa6be1178d5041171" name="a1582c3d9b8d2e7eaa6be1178d5041171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1582c3d9b8d2e7eaa6be1178d5041171">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_RING_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_RING_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8791120a95d3a5e02637647f65978fbb" name="a8791120a95d3a5e02637647f65978fbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8791120a95d3a5e02637647f65978fbb">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_RING_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_RING_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dcaccfc561924ad1f0fb0d7065336fd" name="a8dcaccfc561924ad1f0fb0d7065336fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dcaccfc561924ad1f0fb0d7065336fd">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_RING_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_RING_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a401742c497655e28149ec3cbb8f8868f" name="a401742c497655e28149ec3cbb8f8868f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a401742c497655e28149ec3cbb8f8868f">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_RING_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_RING_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1683fc6a9bed3418b5c3c2a38f3859c0" name="a1683fc6a9bed3418b5c3c2a38f3859c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1683fc6a9bed3418b5c3c2a38f3859c0">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a824cf9587c37bd962ca9f89beac722ca" name="a824cf9587c37bd962ca9f89beac722ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a824cf9587c37bd962ca9f89beac722ca">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_SNIFF_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_SNIFF_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a539584a2a6c8f8c644094f6ddb0a2d68" name="a539584a2a6c8f8c644094f6ddb0a2d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a539584a2a6c8f8c644094f6ddb0a2d68">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_SNIFF_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_SNIFF_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46c2d5079d7cfee2517a368d3b350d0a" name="a46c2d5079d7cfee2517a368d3b350d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46c2d5079d7cfee2517a368d3b350d0a">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_SNIFF_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_SNIFF_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe2c2b6862a62aff196bec0aab6ca10a" name="abe2c2b6862a62aff196bec0aab6ca10a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe2c2b6862a62aff196bec0aab6ca10a">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_SNIFF_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_SNIFF_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a055ba610f6d8d67bf51ef347819d50b8" name="a055ba610f6d8d67bf51ef347819d50b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a055ba610f6d8d67bf51ef347819d50b8">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_SNIFF_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_SNIFF_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1c94b7c032c506325b5b30098144e4e" name="ae1c94b7c032c506325b5b30098144e4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c94b7c032c506325b5b30098144e4e">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_TREQ_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_TREQ_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ab7e3a9404fc46cf67a3cc1343973ba" name="a1ab7e3a9404fc46cf67a3cc1343973ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ab7e3a9404fc46cf67a3cc1343973ba">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_TREQ_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_TREQ_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a135595e3fe7dff700eed1eb609392755" name="a135595e3fe7dff700eed1eb609392755"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a135595e3fe7dff700eed1eb609392755">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_TREQ_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_TREQ_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60ac94e4089a38a9db901d8f5090dd86" name="a60ac94e4089a38a9db901d8f5090dd86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60ac94e4089a38a9db901d8f5090dd86">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_TREQ_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_TREQ_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad834cda7daafccd14288121e4a615b4d" name="ad834cda7daafccd14288121e4a615b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad834cda7daafccd14288121e4a615b4d">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_TREQ_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_TREQ_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a908503b3b6adea1743321100a42aacee" name="a908503b3b6adea1743321100a42aacee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a908503b3b6adea1743321100a42aacee">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2d4249ff428ca3dcfbddcf9f639746f" name="ae2d4249ff428ca3dcfbddcf9f639746f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2d4249ff428ca3dcfbddcf9f639746f">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1c943de590f0467e2c4b8f3668ce6f2" name="ac1c943de590f0467e2c4b8f3668ce6f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1c943de590f0467e2c4b8f3668ce6f2">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f8be81b45af65e9d96b1b378761c964" name="a7f8be81b45af65e9d96b1b378761c964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f8be81b45af65e9d96b1b378761c964">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd7e80452be97c68aa3cea350394e012" name="abd7e80452be97c68aa3cea350394e012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd7e80452be97c68aa3cea350394e012">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d1a1848d24e89dfe33d681f871ce459" name="a3d1a1848d24e89dfe33d681f871ce459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d1a1848d24e89dfe33d681f871ce459">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_WRITE_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_WRITE_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60c1611c885cfa01205dd1b83164563b" name="a60c1611c885cfa01205dd1b83164563b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60c1611c885cfa01205dd1b83164563b">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_WRITE_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_WRITE_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61c02250a2e320dc67588ce777544373" name="a61c02250a2e320dc67588ce777544373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61c02250a2e320dc67588ce777544373">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_WRITE_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_WRITE_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a763b7e4fc843d129eed973904e380035" name="a763b7e4fc843d129eed973904e380035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a763b7e4fc843d129eed973904e380035">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_WRITE_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_WRITE_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c57056ec016d434c5f3684759c9a79a" name="a6c57056ec016d434c5f3684759c9a79a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c57056ec016d434c5f3684759c9a79a">&#9670;&#160;</a></span>DMA_CH8_CTRL_TRIG_WRITE_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_CTRL_TRIG_WRITE_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f670a2aa12031001a056a4b8e4d6567" name="a0f670a2aa12031001a056a4b8e4d6567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f670a2aa12031001a056a4b8e4d6567">&#9670;&#160;</a></span>DMA_CH8_DBG_CTDREQ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_DBG_CTDREQ_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1aba9fec753e4cd91cd02c6456fc245" name="af1aba9fec753e4cd91cd02c6456fc245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1aba9fec753e4cd91cd02c6456fc245">&#9670;&#160;</a></span>DMA_CH8_DBG_CTDREQ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_DBG_CTDREQ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcdb4173a3da73eaab2475112e0296e1" name="afcdb4173a3da73eaab2475112e0296e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcdb4173a3da73eaab2475112e0296e1">&#9670;&#160;</a></span>DMA_CH8_DBG_CTDREQ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_DBG_CTDREQ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1871f062a44e7c7a220535a36a59437" name="af1871f062a44e7c7a220535a36a59437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1871f062a44e7c7a220535a36a59437">&#9670;&#160;</a></span>DMA_CH8_DBG_CTDREQ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_DBG_CTDREQ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3177fcd9198d88446627364c5f681c3" name="ab3177fcd9198d88446627364c5f681c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3177fcd9198d88446627364c5f681c3">&#9670;&#160;</a></span>DMA_CH8_DBG_CTDREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_DBG_CTDREQ_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000a00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a331cec1a04faa9d3ee4065c419fc6b19" name="a331cec1a04faa9d3ee4065c419fc6b19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a331cec1a04faa9d3ee4065c419fc6b19">&#9670;&#160;</a></span>DMA_CH8_DBG_CTDREQ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_DBG_CTDREQ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e6f6506dfeb8370e0d644b9e32eb9fc" name="a3e6f6506dfeb8370e0d644b9e32eb9fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e6f6506dfeb8370e0d644b9e32eb9fc">&#9670;&#160;</a></span>DMA_CH8_DBG_TCR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_DBG_TCR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e53c220fd6d601218559b69e2dc7bb8" name="a6e53c220fd6d601218559b69e2dc7bb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e53c220fd6d601218559b69e2dc7bb8">&#9670;&#160;</a></span>DMA_CH8_DBG_TCR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_DBG_TCR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab95cf6064f6be850f57a54ff855eec35" name="ab95cf6064f6be850f57a54ff855eec35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95cf6064f6be850f57a54ff855eec35">&#9670;&#160;</a></span>DMA_CH8_DBG_TCR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_DBG_TCR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7d960427f7d97fa4207831c37577881" name="ad7d960427f7d97fa4207831c37577881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7d960427f7d97fa4207831c37577881">&#9670;&#160;</a></span>DMA_CH8_DBG_TCR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_DBG_TCR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3e73bb0d8891435395f08d293e75379" name="ac3e73bb0d8891435395f08d293e75379"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3e73bb0d8891435395f08d293e75379">&#9670;&#160;</a></span>DMA_CH8_DBG_TCR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_DBG_TCR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000a04)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa55a3a210f6976ebb142cef57478ce64" name="aa55a3a210f6976ebb142cef57478ce64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa55a3a210f6976ebb142cef57478ce64">&#9670;&#160;</a></span>DMA_CH8_DBG_TCR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_DBG_TCR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3ae844728001612250c57003d31db1c" name="ae3ae844728001612250c57003d31db1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3ae844728001612250c57003d31db1c">&#9670;&#160;</a></span>DMA_CH8_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04bce56a219a15567d44578cd511748a" name="a04bce56a219a15567d44578cd511748a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04bce56a219a15567d44578cd511748a">&#9670;&#160;</a></span>DMA_CH8_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe06545e50172735c11f4c61362c89ac" name="abe06545e50172735c11f4c61362c89ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe06545e50172735c11f4c61362c89ac">&#9670;&#160;</a></span>DMA_CH8_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59699b1bd62644a823de04b469010fa4" name="a59699b1bd62644a823de04b469010fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59699b1bd62644a823de04b469010fa4">&#9670;&#160;</a></span>DMA_CH8_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2322bee9c03bff72cb67549419c26ca5" name="a2322bee9c03bff72cb67549419c26ca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2322bee9c03bff72cb67549419c26ca5">&#9670;&#160;</a></span>DMA_CH8_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b205bb13505b45ef0af4390a484dfbf" name="a3b205bb13505b45ef0af4390a484dfbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b205bb13505b45ef0af4390a484dfbf">&#9670;&#160;</a></span>DMA_CH8_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_READ_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a907fb4aa22fa9b9c69dbb19abfb9feb6" name="a907fb4aa22fa9b9c69dbb19abfb9feb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a907fb4aa22fa9b9c69dbb19abfb9feb6">&#9670;&#160;</a></span>DMA_CH8_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a594e2f2a22f065dd35c1b9192fdb7e04" name="a594e2f2a22f065dd35c1b9192fdb7e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a594e2f2a22f065dd35c1b9192fdb7e04">&#9670;&#160;</a></span>DMA_CH8_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e27c394621271692e5b504805accf42" name="a0e27c394621271692e5b504805accf42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e27c394621271692e5b504805accf42">&#9670;&#160;</a></span>DMA_CH8_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcf2168c5fb30eca4b26d3bc4385d50c" name="abcf2168c5fb30eca4b26d3bc4385d50c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcf2168c5fb30eca4b26d3bc4385d50c">&#9670;&#160;</a></span>DMA_CH8_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a569d305deccfd99951f9274b4850fb9e" name="a569d305deccfd99951f9274b4850fb9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a569d305deccfd99951f9274b4850fb9e">&#9670;&#160;</a></span>DMA_CH8_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000208)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fca8986b4d739cd91b57b8fcf8a3932" name="a8fca8986b4d739cd91b57b8fcf8a3932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fca8986b4d739cd91b57b8fcf8a3932">&#9670;&#160;</a></span>DMA_CH8_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_TRANS_COUNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a302c20c9be58970982a7304edf86ad9a" name="a302c20c9be58970982a7304edf86ad9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a302c20c9be58970982a7304edf86ad9a">&#9670;&#160;</a></span>DMA_CH8_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace91727dff589ca497a39da58a980808" name="ace91727dff589ca497a39da58a980808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace91727dff589ca497a39da58a980808">&#9670;&#160;</a></span>DMA_CH8_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac796a08bd69717bba422e545ca2349b9" name="ac796a08bd69717bba422e545ca2349b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac796a08bd69717bba422e545ca2349b9">&#9670;&#160;</a></span>DMA_CH8_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26448e963792db4352f20cd5a254e1be" name="a26448e963792db4352f20cd5a254e1be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26448e963792db4352f20cd5a254e1be">&#9670;&#160;</a></span>DMA_CH8_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74025c8fd2127c7c7e5f435cec4ab5a3" name="a74025c8fd2127c7c7e5f435cec4ab5a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74025c8fd2127c7c7e5f435cec4ab5a3">&#9670;&#160;</a></span>DMA_CH8_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000204)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5930cd2bcb444f979d255165f6699de0" name="a5930cd2bcb444f979d255165f6699de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5930cd2bcb444f979d255165f6699de0">&#9670;&#160;</a></span>DMA_CH8_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH8_WRITE_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1b3691c99b587bb68cf688ac22ddb25" name="ae1b3691c99b587bb68cf688ac22ddb25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1b3691c99b587bb68cf688ac22ddb25">&#9670;&#160;</a></span>DMA_CH9_AL1_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3e23ea5c86cc96d10959f7d60a3511a" name="ab3e23ea5c86cc96d10959f7d60a3511a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e23ea5c86cc96d10959f7d60a3511a">&#9670;&#160;</a></span>DMA_CH9_AL1_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b5a7961360bc90fc87ccff7628cfadb" name="a5b5a7961360bc90fc87ccff7628cfadb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b5a7961360bc90fc87ccff7628cfadb">&#9670;&#160;</a></span>DMA_CH9_AL1_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a879cf2bf00f83ce89310df26cec2d5de" name="a879cf2bf00f83ce89310df26cec2d5de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a879cf2bf00f83ce89310df26cec2d5de">&#9670;&#160;</a></span>DMA_CH9_AL1_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34abadb557282b2a444a154d3506a97b" name="a34abadb557282b2a444a154d3506a97b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34abadb557282b2a444a154d3506a97b">&#9670;&#160;</a></span>DMA_CH9_AL1_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000250)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6cdd08030ff0c8086e4a11142141cf0" name="aa6cdd08030ff0c8086e4a11142141cf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6cdd08030ff0c8086e4a11142141cf0">&#9670;&#160;</a></span>DMA_CH9_AL1_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3688f7ec2c4530c12657c4db96102e9" name="af3688f7ec2c4530c12657c4db96102e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3688f7ec2c4530c12657c4db96102e9">&#9670;&#160;</a></span>DMA_CH9_AL1_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bd6fbbf9f75321a1f78f05f59270267" name="a4bd6fbbf9f75321a1f78f05f59270267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bd6fbbf9f75321a1f78f05f59270267">&#9670;&#160;</a></span>DMA_CH9_AL1_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1034d21cbbe86cae80b49c19c3f46d2c" name="a1034d21cbbe86cae80b49c19c3f46d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1034d21cbbe86cae80b49c19c3f46d2c">&#9670;&#160;</a></span>DMA_CH9_AL1_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae254ade09ce39fafdd40ad1a5f7e96f4" name="ae254ade09ce39fafdd40ad1a5f7e96f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae254ade09ce39fafdd40ad1a5f7e96f4">&#9670;&#160;</a></span>DMA_CH9_AL1_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a244d6723ad54ecad297f405cbc903d85" name="a244d6723ad54ecad297f405cbc903d85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a244d6723ad54ecad297f405cbc903d85">&#9670;&#160;</a></span>DMA_CH9_AL1_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000254)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeebca9a7c76ad2d1a33887335224fcb7" name="aeebca9a7c76ad2d1a33887335224fcb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeebca9a7c76ad2d1a33887335224fcb7">&#9670;&#160;</a></span>DMA_CH9_AL1_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfea6898d8bb208472abe81e64922b3b" name="adfea6898d8bb208472abe81e64922b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfea6898d8bb208472abe81e64922b3b">&#9670;&#160;</a></span>DMA_CH9_AL1_TRANS_COUNT_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_TRANS_COUNT_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2af87040e1248e4b593645dfd19ca657" name="a2af87040e1248e4b593645dfd19ca657"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2af87040e1248e4b593645dfd19ca657">&#9670;&#160;</a></span>DMA_CH9_AL1_TRANS_COUNT_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_TRANS_COUNT_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85a411378576ad7b3a628c2abc89135a" name="a85a411378576ad7b3a628c2abc89135a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85a411378576ad7b3a628c2abc89135a">&#9670;&#160;</a></span>DMA_CH9_AL1_TRANS_COUNT_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_TRANS_COUNT_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a814fede7bca270e7289c28b716841f1f" name="a814fede7bca270e7289c28b716841f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a814fede7bca270e7289c28b716841f1f">&#9670;&#160;</a></span>DMA_CH9_AL1_TRANS_COUNT_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_TRANS_COUNT_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4602df0d4205e048b62e53e4f3c7b564" name="a4602df0d4205e048b62e53e4f3c7b564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4602df0d4205e048b62e53e4f3c7b564">&#9670;&#160;</a></span>DMA_CH9_AL1_TRANS_COUNT_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_TRANS_COUNT_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000025c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a378e069e1fa080897ecac750b2861131" name="a378e069e1fa080897ecac750b2861131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a378e069e1fa080897ecac750b2861131">&#9670;&#160;</a></span>DMA_CH9_AL1_TRANS_COUNT_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_TRANS_COUNT_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bc271546451af795c6be5158750afa8" name="a7bc271546451af795c6be5158750afa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bc271546451af795c6be5158750afa8">&#9670;&#160;</a></span>DMA_CH9_AL1_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0088b3be7793c7d22a7e9d4e47ba8d5d" name="a0088b3be7793c7d22a7e9d4e47ba8d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0088b3be7793c7d22a7e9d4e47ba8d5d">&#9670;&#160;</a></span>DMA_CH9_AL1_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8d4dd6ee4d2a302b9b94854b22bb5b5" name="af8d4dd6ee4d2a302b9b94854b22bb5b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8d4dd6ee4d2a302b9b94854b22bb5b5">&#9670;&#160;</a></span>DMA_CH9_AL1_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa79bc0eebb5efabb432e80b8e487d00" name="aaa79bc0eebb5efabb432e80b8e487d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa79bc0eebb5efabb432e80b8e487d00">&#9670;&#160;</a></span>DMA_CH9_AL1_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1c1c6e3ef7afe9918fd0fb1fc59695b" name="aa1c1c6e3ef7afe9918fd0fb1fc59695b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1c1c6e3ef7afe9918fd0fb1fc59695b">&#9670;&#160;</a></span>DMA_CH9_AL1_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000258)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fea63a92e35894e5ebe4153ec9cc1ab" name="a5fea63a92e35894e5ebe4153ec9cc1ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fea63a92e35894e5ebe4153ec9cc1ab">&#9670;&#160;</a></span>DMA_CH9_AL1_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL1_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d5cfef7e2d0362e8c87b75850ac7bdd" name="a0d5cfef7e2d0362e8c87b75850ac7bdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d5cfef7e2d0362e8c87b75850ac7bdd">&#9670;&#160;</a></span>DMA_CH9_AL2_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a34fddc2bcf22d7c0a470db87ee6e9e" name="a1a34fddc2bcf22d7c0a470db87ee6e9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a34fddc2bcf22d7c0a470db87ee6e9e">&#9670;&#160;</a></span>DMA_CH9_AL2_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8134f5de5eada82417a01ea9d8792bc" name="aa8134f5de5eada82417a01ea9d8792bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8134f5de5eada82417a01ea9d8792bc">&#9670;&#160;</a></span>DMA_CH9_AL2_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa99fa7b51c05d3e118167fb00e686c79" name="aa99fa7b51c05d3e118167fb00e686c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa99fa7b51c05d3e118167fb00e686c79">&#9670;&#160;</a></span>DMA_CH9_AL2_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a008dc168a73c5902fccbabeb8425c7" name="a9a008dc168a73c5902fccbabeb8425c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a008dc168a73c5902fccbabeb8425c7">&#9670;&#160;</a></span>DMA_CH9_AL2_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000260)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85dc4c32a9779df6fd9f4100c91cbe4a" name="a85dc4c32a9779df6fd9f4100c91cbe4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85dc4c32a9779df6fd9f4100c91cbe4a">&#9670;&#160;</a></span>DMA_CH9_AL2_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59f641cc1f63cb12d38c807249b60b60" name="a59f641cc1f63cb12d38c807249b60b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59f641cc1f63cb12d38c807249b60b60">&#9670;&#160;</a></span>DMA_CH9_AL2_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe8e543d2170a423f16eaca4d87db6c9" name="afe8e543d2170a423f16eaca4d87db6c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe8e543d2170a423f16eaca4d87db6c9">&#9670;&#160;</a></span>DMA_CH9_AL2_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a659d95df032ef6637f3e9c2454ad0fb0" name="a659d95df032ef6637f3e9c2454ad0fb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a659d95df032ef6637f3e9c2454ad0fb0">&#9670;&#160;</a></span>DMA_CH9_AL2_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72aed77d5bdd59153dd82b228bd6ddc3" name="a72aed77d5bdd59153dd82b228bd6ddc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72aed77d5bdd59153dd82b228bd6ddc3">&#9670;&#160;</a></span>DMA_CH9_AL2_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a151a6a790c0b046d838b99c179dbda95" name="a151a6a790c0b046d838b99c179dbda95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a151a6a790c0b046d838b99c179dbda95">&#9670;&#160;</a></span>DMA_CH9_AL2_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000268)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e2e6c60b370d4d07a26dc05905a6834" name="a5e2e6c60b370d4d07a26dc05905a6834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e2e6c60b370d4d07a26dc05905a6834">&#9670;&#160;</a></span>DMA_CH9_AL2_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_READ_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79da5a14b524edcf1021fd734af720b3" name="a79da5a14b524edcf1021fd734af720b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79da5a14b524edcf1021fd734af720b3">&#9670;&#160;</a></span>DMA_CH9_AL2_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51ab70d0352fce3f53010bbb2f4a79ba" name="a51ab70d0352fce3f53010bbb2f4a79ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51ab70d0352fce3f53010bbb2f4a79ba">&#9670;&#160;</a></span>DMA_CH9_AL2_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5d810c4f5e35f0e1b601f0159214df6" name="ad5d810c4f5e35f0e1b601f0159214df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5d810c4f5e35f0e1b601f0159214df6">&#9670;&#160;</a></span>DMA_CH9_AL2_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc98376e2a3197767854f77630f95cdf" name="acc98376e2a3197767854f77630f95cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc98376e2a3197767854f77630f95cdf">&#9670;&#160;</a></span>DMA_CH9_AL2_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add1f939d22e8390ac7e518dded52def4" name="add1f939d22e8390ac7e518dded52def4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add1f939d22e8390ac7e518dded52def4">&#9670;&#160;</a></span>DMA_CH9_AL2_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000264)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a807c4959c576e1db0c0d34ebaaffbc5e" name="a807c4959c576e1db0c0d34ebaaffbc5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a807c4959c576e1db0c0d34ebaaffbc5e">&#9670;&#160;</a></span>DMA_CH9_AL2_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9058a9ebf5c6a22f45ee33da6a98b5b3" name="a9058a9ebf5c6a22f45ee33da6a98b5b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9058a9ebf5c6a22f45ee33da6a98b5b3">&#9670;&#160;</a></span>DMA_CH9_AL2_WRITE_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_WRITE_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7dc15c53cccf4cbecc25664eb272f96" name="ae7dc15c53cccf4cbecc25664eb272f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7dc15c53cccf4cbecc25664eb272f96">&#9670;&#160;</a></span>DMA_CH9_AL2_WRITE_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_WRITE_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad24a82f59f6e7642d017d46330f6dbb5" name="ad24a82f59f6e7642d017d46330f6dbb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad24a82f59f6e7642d017d46330f6dbb5">&#9670;&#160;</a></span>DMA_CH9_AL2_WRITE_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_WRITE_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af389bf465b0a01bfa827519126d1040c" name="af389bf465b0a01bfa827519126d1040c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af389bf465b0a01bfa827519126d1040c">&#9670;&#160;</a></span>DMA_CH9_AL2_WRITE_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_WRITE_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09ca0dd28b55bb046127e038e1eca6b0" name="a09ca0dd28b55bb046127e038e1eca6b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09ca0dd28b55bb046127e038e1eca6b0">&#9670;&#160;</a></span>DMA_CH9_AL2_WRITE_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_WRITE_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000026c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c3ca890bbdc2feaf874ee03f55d5e6a" name="a1c3ca890bbdc2feaf874ee03f55d5e6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c3ca890bbdc2feaf874ee03f55d5e6a">&#9670;&#160;</a></span>DMA_CH9_AL2_WRITE_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL2_WRITE_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32cee7a598095d478dfc359ea9bff724" name="a32cee7a598095d478dfc359ea9bff724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32cee7a598095d478dfc359ea9bff724">&#9670;&#160;</a></span>DMA_CH9_AL3_CTRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_CTRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bb4e8a8d5dfb1d20c56dd2e23ccd794" name="a7bb4e8a8d5dfb1d20c56dd2e23ccd794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bb4e8a8d5dfb1d20c56dd2e23ccd794">&#9670;&#160;</a></span>DMA_CH9_AL3_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16f99d258c00d5d6edcc521803b48512" name="a16f99d258c00d5d6edcc521803b48512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16f99d258c00d5d6edcc521803b48512">&#9670;&#160;</a></span>DMA_CH9_AL3_CTRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_CTRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fba79d9a5143988306fcaa4bcae6d61" name="a3fba79d9a5143988306fcaa4bcae6d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fba79d9a5143988306fcaa4bcae6d61">&#9670;&#160;</a></span>DMA_CH9_AL3_CTRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_CTRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbbc9e29741d982ab1d29de9c6a97142" name="abbbc9e29741d982ab1d29de9c6a97142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbbc9e29741d982ab1d29de9c6a97142">&#9670;&#160;</a></span>DMA_CH9_AL3_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000270)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64e70f31e0d7794e0fa619f700785016" name="a64e70f31e0d7794e0fa619f700785016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64e70f31e0d7794e0fa619f700785016">&#9670;&#160;</a></span>DMA_CH9_AL3_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_CTRL_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2b22d5350e11ee32564fd4a87fb6f19" name="ab2b22d5350e11ee32564fd4a87fb6f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b22d5350e11ee32564fd4a87fb6f19">&#9670;&#160;</a></span>DMA_CH9_AL3_READ_ADDR_TRIG_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_READ_ADDR_TRIG_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada3d73e7b8c595649f2702a711cbd8c9" name="ada3d73e7b8c595649f2702a711cbd8c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada3d73e7b8c595649f2702a711cbd8c9">&#9670;&#160;</a></span>DMA_CH9_AL3_READ_ADDR_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_READ_ADDR_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a088792d137890d6a884688e70e061da5" name="a088792d137890d6a884688e70e061da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a088792d137890d6a884688e70e061da5">&#9670;&#160;</a></span>DMA_CH9_AL3_READ_ADDR_TRIG_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_READ_ADDR_TRIG_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f2d484959f03f344fad48bc12e1f2f6" name="a1f2d484959f03f344fad48bc12e1f2f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f2d484959f03f344fad48bc12e1f2f6">&#9670;&#160;</a></span>DMA_CH9_AL3_READ_ADDR_TRIG_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_READ_ADDR_TRIG_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acff21bcf337253deeb8a7b2f98227d19" name="acff21bcf337253deeb8a7b2f98227d19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acff21bcf337253deeb8a7b2f98227d19">&#9670;&#160;</a></span>DMA_CH9_AL3_READ_ADDR_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_READ_ADDR_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000027c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33358b9e84804b1846022e83a08c3f4f" name="a33358b9e84804b1846022e83a08c3f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33358b9e84804b1846022e83a08c3f4f">&#9670;&#160;</a></span>DMA_CH9_AL3_READ_ADDR_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_READ_ADDR_TRIG_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6404044d7bc2aacbc297051a85106894" name="a6404044d7bc2aacbc297051a85106894"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6404044d7bc2aacbc297051a85106894">&#9670;&#160;</a></span>DMA_CH9_AL3_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af75f0e563db42555423fd81b7a8a802b" name="af75f0e563db42555423fd81b7a8a802b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af75f0e563db42555423fd81b7a8a802b">&#9670;&#160;</a></span>DMA_CH9_AL3_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a261dfc233c8123ea73b331b0639f4ebc" name="a261dfc233c8123ea73b331b0639f4ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a261dfc233c8123ea73b331b0639f4ebc">&#9670;&#160;</a></span>DMA_CH9_AL3_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae99b07c256dafdc437e9dcfd533f20b" name="aae99b07c256dafdc437e9dcfd533f20b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae99b07c256dafdc437e9dcfd533f20b">&#9670;&#160;</a></span>DMA_CH9_AL3_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae10d2523d40d66a107af18e808c522b8" name="ae10d2523d40d66a107af18e808c522b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae10d2523d40d66a107af18e808c522b8">&#9670;&#160;</a></span>DMA_CH9_AL3_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000278)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a785fa6f2a6fac0eef050534922659e" name="a1a785fa6f2a6fac0eef050534922659e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a785fa6f2a6fac0eef050534922659e">&#9670;&#160;</a></span>DMA_CH9_AL3_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_TRANS_COUNT_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a78b8977a1009173f2847f40e0c6dc7" name="a4a78b8977a1009173f2847f40e0c6dc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a78b8977a1009173f2847f40e0c6dc7">&#9670;&#160;</a></span>DMA_CH9_AL3_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33d185c1ee57dfc5d22871cfaf2d4b37" name="a33d185c1ee57dfc5d22871cfaf2d4b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33d185c1ee57dfc5d22871cfaf2d4b37">&#9670;&#160;</a></span>DMA_CH9_AL3_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0604d9ca81f8b4dd0904e335343bc6e9" name="a0604d9ca81f8b4dd0904e335343bc6e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0604d9ca81f8b4dd0904e335343bc6e9">&#9670;&#160;</a></span>DMA_CH9_AL3_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8704bd7548c7f768f1b2c01d18ee880" name="ae8704bd7548c7f768f1b2c01d18ee880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8704bd7548c7f768f1b2c01d18ee880">&#9670;&#160;</a></span>DMA_CH9_AL3_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5f7824eff6ba890ee5271e6eab710c0" name="ac5f7824eff6ba890ee5271e6eab710c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f7824eff6ba890ee5271e6eab710c0">&#9670;&#160;</a></span>DMA_CH9_AL3_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000274)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30523d927c6698d4dd8c2d3e073a9f54" name="a30523d927c6698d4dd8c2d3e073a9f54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30523d927c6698d4dd8c2d3e073a9f54">&#9670;&#160;</a></span>DMA_CH9_AL3_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_AL3_WRITE_ADDR_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fc25c932227cbcc145dedc289bb46fa" name="a2fc25c932227cbcc145dedc289bb46fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc25c932227cbcc145dedc289bb46fa">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_AHB_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_AHB_ERROR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9c8fe709f0052752e61b4df7c885a76" name="ab9c8fe709f0052752e61b4df7c885a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9c8fe709f0052752e61b4df7c885a76">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_AHB_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_AHB_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b34221a25fc4a00af174e6ed85b437a" name="a1b34221a25fc4a00af174e6ed85b437a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b34221a25fc4a00af174e6ed85b437a">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_AHB_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_AHB_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38e726db3220ad79c9a0f606ceff7081" name="a38e726db3220ad79c9a0f606ceff7081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e726db3220ad79c9a0f606ceff7081">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_AHB_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_AHB_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f71bcfa0f0e81359d7524c3fb5f4dba" name="a9f71bcfa0f0e81359d7524c3fb5f4dba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f71bcfa0f0e81359d7524c3fb5f4dba">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_AHB_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_AHB_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae373ea8aeeb086ff04e951e8cb9d2b1c" name="ae373ea8aeeb086ff04e951e8cb9d2b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae373ea8aeeb086ff04e951e8cb9d2b1c">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe1ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08b2066127e63f7c3226cc06c491d898" name="a08b2066127e63f7c3226cc06c491d898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08b2066127e63f7c3226cc06c491d898">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_BSWAP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_BSWAP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d8ca2917c880063a425e52d42f5cf7b" name="a9d8ca2917c880063a425e52d42f5cf7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d8ca2917c880063a425e52d42f5cf7b">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_BSWAP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_BSWAP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace4372bfbdbac85267cd5a11146f8f62" name="ace4372bfbdbac85267cd5a11146f8f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace4372bfbdbac85267cd5a11146f8f62">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_BSWAP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_BSWAP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46d93f404f98ceba529b5f80cb9e3816" name="a46d93f404f98ceba529b5f80cb9e3816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46d93f404f98ceba529b5f80cb9e3816">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_BSWAP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_BSWAP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d645e2e8869948e8273efe324da87fb" name="a1d645e2e8869948e8273efe324da87fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d645e2e8869948e8273efe324da87fb">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_BSWAP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_BSWAP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5dea5b9ddfffdc25aac3075eaa85f31" name="ad5dea5b9ddfffdc25aac3075eaa85f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5dea5b9ddfffdc25aac3075eaa85f31">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_BUSY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_BUSY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2c1d7f0d59d15a741c0dbb586ba52a5" name="ab2c1d7f0d59d15a741c0dbb586ba52a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2c1d7f0d59d15a741c0dbb586ba52a5">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_BUSY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_BUSY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adaa47d8159173e21824231b5130837ec" name="adaa47d8159173e21824231b5130837ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaa47d8159173e21824231b5130837ec">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_BUSY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_BUSY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa65b5b5d1ac143dfb2d0b330f918960" name="afa65b5b5d1ac143dfb2d0b330f918960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa65b5b5d1ac143dfb2d0b330f918960">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_BUSY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_BUSY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ec302b4c500705debe2ea922830dd3b" name="a5ec302b4c500705debe2ea922830dd3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ec302b4c500705debe2ea922830dd3b">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_BUSY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_BUSY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcde2ca7bd36907530c3141959f9368a" name="afcde2ca7bd36907530c3141959f9368a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcde2ca7bd36907530c3141959f9368a">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_CHAIN_TO_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_CHAIN_TO_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a673a7729e9c005437eb0578d811ccabc" name="a673a7729e9c005437eb0578d811ccabc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a673a7729e9c005437eb0578d811ccabc">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_CHAIN_TO_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_CHAIN_TO_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00007800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95baf5a728182a5d8b847ed9d7015582" name="a95baf5a728182a5d8b847ed9d7015582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95baf5a728182a5d8b847ed9d7015582">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_CHAIN_TO_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_CHAIN_TO_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e6ed1f10d2cec86c998326e465a3e32" name="a6e6ed1f10d2cec86c998326e465a3e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e6ed1f10d2cec86c998326e465a3e32">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_CHAIN_TO_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_CHAIN_TO_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af00812018a811f497289886fb71ee4e8" name="af00812018a811f497289886fb71ee4e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af00812018a811f497289886fb71ee4e8">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_CHAIN_TO_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_CHAIN_TO_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa00f9a084e1d239b1391970442c4ab34" name="aa00f9a084e1d239b1391970442c4ab34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa00f9a084e1d239b1391970442c4ab34">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_DATA_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_DATA_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1590054a13d00228feff0fe4b1e2cd1b" name="a1590054a13d00228feff0fe4b1e2cd1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1590054a13d00228feff0fe4b1e2cd1b">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_DATA_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_DATA_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad485c5eaa2ad636b67e683c2a0460c69" name="ad485c5eaa2ad636b67e683c2a0460c69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad485c5eaa2ad636b67e683c2a0460c69">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_DATA_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_DATA_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7350db9277d9cb901afd098cc9b7bc6e" name="a7350db9277d9cb901afd098cc9b7bc6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7350db9277d9cb901afd098cc9b7bc6e">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_DATA_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_DATA_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af96b9311ca91041c810db376c2095de7" name="af96b9311ca91041c810db376c2095de7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af96b9311ca91041c810db376c2095de7">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_DATA_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_DATA_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ada0a7823e43ab00fa17be7cd2276c5" name="a1ada0a7823e43ab00fa17be7cd2276c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ada0a7823e43ab00fa17be7cd2276c5">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_BYTE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a409716927cded726c39df2e3e5d79912" name="a409716927cded726c39df2e3e5d79912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a409716927cded726c39df2e3e5d79912">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_HALFWORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac313b2cf2e0271b2ac023fc5cc8b8892" name="ac313b2cf2e0271b2ac023fc5cc8b8892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac313b2cf2e0271b2ac023fc5cc8b8892">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_DATA_SIZE_VALUE_SIZE_WORD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad68f4db2670da5dded3d455e9f45d316" name="ad68f4db2670da5dded3d455e9f45d316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad68f4db2670da5dded3d455e9f45d316">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adde4dbf489c8b9a416200282bde44ff1" name="adde4dbf489c8b9a416200282bde44ff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adde4dbf489c8b9a416200282bde44ff1">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acde0f85e279d3becf04d38f4aab3768c" name="acde0f85e279d3becf04d38f4aab3768c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acde0f85e279d3becf04d38f4aab3768c">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a015ddeaf31d48fcb07941289962f4c34" name="a015ddeaf31d48fcb07941289962f4c34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a015ddeaf31d48fcb07941289962f4c34">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2d1c214aba1fa46accb7ac680c5be28" name="ae2d1c214aba1fa46accb7ac680c5be28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2d1c214aba1fa46accb7ac680c5be28">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bd23e5b1076065981d306cdc0747124" name="a5bd23e5b1076065981d306cdc0747124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd23e5b1076065981d306cdc0747124">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1647e7a88227501811f7877c3867def" name="ad1647e7a88227501811f7877c3867def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1647e7a88227501811f7877c3867def">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a919873972648435c67c33c02c2843519" name="a919873972648435c67c33c02c2843519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a919873972648435c67c33c02c2843519">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d67473ff6b0ad3b5f257bfd71ea8d1a" name="a6d67473ff6b0ad3b5f257bfd71ea8d1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d67473ff6b0ad3b5f257bfd71ea8d1a">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9371e1f3a89f7d4b0ae36b3db8841e16" name="a9371e1f3a89f7d4b0ae36b3db8841e16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9371e1f3a89f7d4b0ae36b3db8841e16">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_HIGH_PRIORITY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e7200d4b90740348c5b2c10371f22c0" name="a2e7200d4b90740348c5b2c10371f22c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e7200d4b90740348c5b2c10371f22c0">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_INCR_READ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_INCR_READ_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b6f544dbdf4b547fb92154e1041763c" name="a1b6f544dbdf4b547fb92154e1041763c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b6f544dbdf4b547fb92154e1041763c">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_INCR_READ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_INCR_READ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7025bd5605466ca8a7e3b5b5033121c8" name="a7025bd5605466ca8a7e3b5b5033121c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7025bd5605466ca8a7e3b5b5033121c8">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_INCR_READ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_INCR_READ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab78d25197daabaf30fd687eb219e4332" name="ab78d25197daabaf30fd687eb219e4332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab78d25197daabaf30fd687eb219e4332">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_INCR_READ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_INCR_READ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac391acdc610acaf6a773957a789ccf82" name="ac391acdc610acaf6a773957a789ccf82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac391acdc610acaf6a773957a789ccf82">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_INCR_READ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_INCR_READ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8342c636787b4d4e4cd33945ea2ed4a4" name="a8342c636787b4d4e4cd33945ea2ed4a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8342c636787b4d4e4cd33945ea2ed4a4">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_INCR_WRITE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_INCR_WRITE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f0326cbbbf849222a1bea49d2e219dd" name="a8f0326cbbbf849222a1bea49d2e219dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f0326cbbbf849222a1bea49d2e219dd">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_INCR_WRITE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_INCR_WRITE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee8760578887444cabc6d2fc575b55ea" name="aee8760578887444cabc6d2fc575b55ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee8760578887444cabc6d2fc575b55ea">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_INCR_WRITE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_INCR_WRITE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afddffd5fdac7bde70d29f5c0a09767da" name="afddffd5fdac7bde70d29f5c0a09767da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afddffd5fdac7bde70d29f5c0a09767da">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_INCR_WRITE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_INCR_WRITE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3a0bb4dd1fa457f62ab0a7755cff6d6" name="ac3a0bb4dd1fa457f62ab0a7755cff6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a0bb4dd1fa457f62ab0a7755cff6d6">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_INCR_WRITE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_INCR_WRITE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a803822998be6983a5bf969a2e141313c" name="a803822998be6983a5bf969a2e141313c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a803822998be6983a5bf969a2e141313c">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_IRQ_QUIET_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_IRQ_QUIET_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e18ed90ecaa46948b0f71c4f94dae7c" name="a6e18ed90ecaa46948b0f71c4f94dae7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e18ed90ecaa46948b0f71c4f94dae7c">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_IRQ_QUIET_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_IRQ_QUIET_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38c19e09051ba9231004cf406ae82c20" name="a38c19e09051ba9231004cf406ae82c20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c19e09051ba9231004cf406ae82c20">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_IRQ_QUIET_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_IRQ_QUIET_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a353f5f2c803e11ea8cac961183f1f5db" name="a353f5f2c803e11ea8cac961183f1f5db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a353f5f2c803e11ea8cac961183f1f5db">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_IRQ_QUIET_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_IRQ_QUIET_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21337e315269686e04e875870891b720" name="a21337e315269686e04e875870891b720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21337e315269686e04e875870891b720">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_IRQ_QUIET_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_IRQ_QUIET_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b83f7040c041f81e2b1e0ee68fad9c0" name="a7b83f7040c041f81e2b1e0ee68fad9c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b83f7040c041f81e2b1e0ee68fad9c0">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000024c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa66023bbb30862fd5ba2ba5d810889be" name="aa66023bbb30862fd5ba2ba5d810889be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa66023bbb30862fd5ba2ba5d810889be">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_READ_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_READ_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adece9496e8b92d2ed4fbb37a26b06b7f" name="adece9496e8b92d2ed4fbb37a26b06b7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adece9496e8b92d2ed4fbb37a26b06b7f">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_READ_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_READ_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d3855b0bdf19cc0538d5541550f3231" name="a5d3855b0bdf19cc0538d5541550f3231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d3855b0bdf19cc0538d5541550f3231">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_READ_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_READ_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8fadc90c9e25607adb95416201e613f" name="ab8fadc90c9e25607adb95416201e613f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8fadc90c9e25607adb95416201e613f">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_READ_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_READ_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86540028196fa4646679fa6b5324a2b4" name="a86540028196fa4646679fa6b5324a2b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86540028196fa4646679fa6b5324a2b4">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_READ_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_READ_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12888d849059d2eb9c277345e08122a5" name="a12888d849059d2eb9c277345e08122a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12888d849059d2eb9c277345e08122a5">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a014de66cf4c3f4744824719c43be3c78" name="a014de66cf4c3f4744824719c43be3c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a014de66cf4c3f4744824719c43be3c78">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_RING_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_RING_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad5bccb46a4ace32610fa73e617e5122" name="aad5bccb46a4ace32610fa73e617e5122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad5bccb46a4ace32610fa73e617e5122">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_RING_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_RING_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63ffd824eb379864a572b07244a85f4d" name="a63ffd824eb379864a572b07244a85f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63ffd824eb379864a572b07244a85f4d">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_RING_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_RING_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab8ab6f2fdc73abc240ffc2f5ebdca8c" name="aab8ab6f2fdc73abc240ffc2f5ebdca8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab8ab6f2fdc73abc240ffc2f5ebdca8c">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_RING_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_RING_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97e71b6e7848ecd4840bf79faf098cec" name="a97e71b6e7848ecd4840bf79faf098cec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e71b6e7848ecd4840bf79faf098cec">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_RING_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_RING_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31ee8100e25d7ff0648eaf7c609a8b5e" name="a31ee8100e25d7ff0648eaf7c609a8b5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31ee8100e25d7ff0648eaf7c609a8b5e">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_RING_SIZE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_RING_SIZE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ed1b545d172cb113fd0d4e95410f16e" name="a7ed1b545d172cb113fd0d4e95410f16e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ed1b545d172cb113fd0d4e95410f16e">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_RING_SIZE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_RING_SIZE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000003c0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1f22a99ca04b43857db0da19e6338ac" name="aa1f22a99ca04b43857db0da19e6338ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f22a99ca04b43857db0da19e6338ac">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_RING_SIZE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_RING_SIZE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e6e109befa0cdffa14939b9c5afe8fd" name="a6e6e109befa0cdffa14939b9c5afe8fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e6e109befa0cdffa14939b9c5afe8fd">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_RING_SIZE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_RING_SIZE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44bc13e81cd6aa2551ddd9128fbca41c" name="a44bc13e81cd6aa2551ddd9128fbca41c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44bc13e81cd6aa2551ddd9128fbca41c">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_RING_SIZE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_RING_SIZE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03f6458c17af8bfe1badcdf5ec7378bf" name="a03f6458c17af8bfe1badcdf5ec7378bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03f6458c17af8bfe1badcdf5ec7378bf">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_RING_SIZE_VALUE_RING_NONE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48947f06d4788cd7ec7d3695bded1726" name="a48947f06d4788cd7ec7d3695bded1726"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48947f06d4788cd7ec7d3695bded1726">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_SNIFF_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_SNIFF_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a474fa3a363718384093ff1ddda2387ec" name="a474fa3a363718384093ff1ddda2387ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a474fa3a363718384093ff1ddda2387ec">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_SNIFF_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_SNIFF_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3fe8a6948d4e5bbc476e654b359a2e7" name="af3fe8a6948d4e5bbc476e654b359a2e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3fe8a6948d4e5bbc476e654b359a2e7">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_SNIFF_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_SNIFF_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86de8ebd45078fa33771257e0a5029ff" name="a86de8ebd45078fa33771257e0a5029ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86de8ebd45078fa33771257e0a5029ff">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_SNIFF_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_SNIFF_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7aaf29b212e6d10e030ed1482416ac2f" name="a7aaf29b212e6d10e030ed1482416ac2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aaf29b212e6d10e030ed1482416ac2f">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_SNIFF_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_SNIFF_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46e846bb2d34b120e1d2e38a524bc5b5" name="a46e846bb2d34b120e1d2e38a524bc5b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46e846bb2d34b120e1d2e38a524bc5b5">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_TREQ_SEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_TREQ_SEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a68c4716882b83f2959660c6720ec84" name="a4a68c4716882b83f2959660c6720ec84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a68c4716882b83f2959660c6720ec84">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_TREQ_SEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_TREQ_SEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f8000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a589199fc47c85ba3c106199e738bff3b" name="a589199fc47c85ba3c106199e738bff3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a589199fc47c85ba3c106199e738bff3b">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_TREQ_SEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_TREQ_SEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae389e2865d49c7da8e651b24ed82e268" name="ae389e2865d49c7da8e651b24ed82e268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae389e2865d49c7da8e651b24ed82e268">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_TREQ_SEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_TREQ_SEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a123757e8d31ccd56e9550b9ed8d79916" name="a123757e8d31ccd56e9550b9ed8d79916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a123757e8d31ccd56e9550b9ed8d79916">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_TREQ_SEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_TREQ_SEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04e5a84e5f0ebb09d31b85b3211634c7" name="a04e5a84e5f0ebb09d31b85b3211634c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04e5a84e5f0ebb09d31b85b3211634c7">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_PERMANENT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39737c328790d6d676365557898f42b8" name="a39737c328790d6d676365557898f42b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39737c328790d6d676365557898f42b8">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3b)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1522e1c4b8033bb19b4bfe37542a6946" name="a1522e1c4b8033bb19b4bfe37542a6946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1522e1c4b8033bb19b4bfe37542a6946">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47a3495d5aca88ac989668cb330fdd2b" name="a47a3495d5aca88ac989668cb330fdd2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47a3495d5aca88ac989668cb330fdd2b">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER2&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3d)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56ccf52901cc4ca6770e0e6e468b74ba" name="a56ccf52901cc4ca6770e0e6e468b74ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56ccf52901cc4ca6770e0e6e468b74ba">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_TREQ_SEL_VALUE_TIMER3&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3e)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae40c8bbc94860ec2871d7b28fc2ff78c" name="ae40c8bbc94860ec2871d7b28fc2ff78c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae40c8bbc94860ec2871d7b28fc2ff78c">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_WRITE_ERROR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_WRITE_ERROR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2abb97fac9fe5050a4916008abf70919" name="a2abb97fac9fe5050a4916008abf70919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2abb97fac9fe5050a4916008abf70919">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_WRITE_ERROR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_WRITE_ERROR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13e5b5728d4bbf8459857434eef3e2ff" name="a13e5b5728d4bbf8459857434eef3e2ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e5b5728d4bbf8459857434eef3e2ff">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_WRITE_ERROR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_WRITE_ERROR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a822a375befbea0d343f294f6852402c0" name="a822a375befbea0d343f294f6852402c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a822a375befbea0d343f294f6852402c0">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_WRITE_ERROR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_WRITE_ERROR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f0a9560a675d168b854012c0dc66f31" name="a7f0a9560a675d168b854012c0dc66f31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f0a9560a675d168b854012c0dc66f31">&#9670;&#160;</a></span>DMA_CH9_CTRL_TRIG_WRITE_ERROR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_CTRL_TRIG_WRITE_ERROR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac681f7091121d22e662025c929f44fa2" name="ac681f7091121d22e662025c929f44fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac681f7091121d22e662025c929f44fa2">&#9670;&#160;</a></span>DMA_CH9_DBG_CTDREQ_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_DBG_CTDREQ_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16cae18d5515e70c0b17afcaeb75465c" name="a16cae18d5515e70c0b17afcaeb75465c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16cae18d5515e70c0b17afcaeb75465c">&#9670;&#160;</a></span>DMA_CH9_DBG_CTDREQ_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_DBG_CTDREQ_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7475cface6f6d5d3a3ef0fc1e138a918" name="a7475cface6f6d5d3a3ef0fc1e138a918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7475cface6f6d5d3a3ef0fc1e138a918">&#9670;&#160;</a></span>DMA_CH9_DBG_CTDREQ_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_DBG_CTDREQ_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39d261fe3c2ec7a2d550be9464e73c17" name="a39d261fe3c2ec7a2d550be9464e73c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39d261fe3c2ec7a2d550be9464e73c17">&#9670;&#160;</a></span>DMA_CH9_DBG_CTDREQ_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_DBG_CTDREQ_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f01b4e42bad8d5777d7c122080fc614" name="a4f01b4e42bad8d5777d7c122080fc614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f01b4e42bad8d5777d7c122080fc614">&#9670;&#160;</a></span>DMA_CH9_DBG_CTDREQ_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_DBG_CTDREQ_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000a40)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3518759e0200fd955c28a6f48f72b2dc" name="a3518759e0200fd955c28a6f48f72b2dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3518759e0200fd955c28a6f48f72b2dc">&#9670;&#160;</a></span>DMA_CH9_DBG_CTDREQ_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_DBG_CTDREQ_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8356dc2d38094f90927e676c594995c0" name="a8356dc2d38094f90927e676c594995c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8356dc2d38094f90927e676c594995c0">&#9670;&#160;</a></span>DMA_CH9_DBG_TCR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_DBG_TCR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c09bd29471f3a22910b6ba98d7c7aa0" name="a4c09bd29471f3a22910b6ba98d7c7aa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c09bd29471f3a22910b6ba98d7c7aa0">&#9670;&#160;</a></span>DMA_CH9_DBG_TCR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_DBG_TCR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5d6c6064c174f0de378585f1f4d89d6" name="aa5d6c6064c174f0de378585f1f4d89d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5d6c6064c174f0de378585f1f4d89d6">&#9670;&#160;</a></span>DMA_CH9_DBG_TCR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_DBG_TCR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6688b62f8559b7c8b5dae8352a160feb" name="a6688b62f8559b7c8b5dae8352a160feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6688b62f8559b7c8b5dae8352a160feb">&#9670;&#160;</a></span>DMA_CH9_DBG_TCR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_DBG_TCR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f7b29bc0164af6d1548c507a9f6ef2b" name="a1f7b29bc0164af6d1548c507a9f6ef2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f7b29bc0164af6d1548c507a9f6ef2b">&#9670;&#160;</a></span>DMA_CH9_DBG_TCR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_DBG_TCR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000a44)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef74dcbf4347201305ea1a8b3d65ecf7" name="aef74dcbf4347201305ea1a8b3d65ecf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef74dcbf4347201305ea1a8b3d65ecf7">&#9670;&#160;</a></span>DMA_CH9_DBG_TCR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_DBG_TCR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4daa2d6eb65e4cc07e5a200a1d9fab90" name="a4daa2d6eb65e4cc07e5a200a1d9fab90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4daa2d6eb65e4cc07e5a200a1d9fab90">&#9670;&#160;</a></span>DMA_CH9_READ_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_READ_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a974e00020d832a81690e2a1b901f48f6" name="a974e00020d832a81690e2a1b901f48f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a974e00020d832a81690e2a1b901f48f6">&#9670;&#160;</a></span>DMA_CH9_READ_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_READ_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dd792dce8408ac545e93b664fb7236a" name="a4dd792dce8408ac545e93b664fb7236a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dd792dce8408ac545e93b664fb7236a">&#9670;&#160;</a></span>DMA_CH9_READ_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_READ_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c728dbd22c21558927796c01fe186f0" name="a9c728dbd22c21558927796c01fe186f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c728dbd22c21558927796c01fe186f0">&#9670;&#160;</a></span>DMA_CH9_READ_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_READ_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88237b69022e4b883b4044bd996f7e3d" name="a88237b69022e4b883b4044bd996f7e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88237b69022e4b883b4044bd996f7e3d">&#9670;&#160;</a></span>DMA_CH9_READ_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_READ_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000240)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39cd3d1274845acec29a0dcfe0dcec94" name="a39cd3d1274845acec29a0dcfe0dcec94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39cd3d1274845acec29a0dcfe0dcec94">&#9670;&#160;</a></span>DMA_CH9_READ_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_READ_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31f4970947969c63a5b80f1ec8aed20d" name="a31f4970947969c63a5b80f1ec8aed20d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31f4970947969c63a5b80f1ec8aed20d">&#9670;&#160;</a></span>DMA_CH9_TRANS_COUNT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_TRANS_COUNT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a698f9a16f685c21d7909889465dcd364" name="a698f9a16f685c21d7909889465dcd364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a698f9a16f685c21d7909889465dcd364">&#9670;&#160;</a></span>DMA_CH9_TRANS_COUNT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_TRANS_COUNT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a626c21a85bac5869d2e6b4446a7cddb2" name="a626c21a85bac5869d2e6b4446a7cddb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a626c21a85bac5869d2e6b4446a7cddb2">&#9670;&#160;</a></span>DMA_CH9_TRANS_COUNT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_TRANS_COUNT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b05660def044432b130c2be3aa6d838" name="a3b05660def044432b130c2be3aa6d838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b05660def044432b130c2be3aa6d838">&#9670;&#160;</a></span>DMA_CH9_TRANS_COUNT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_TRANS_COUNT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9d059cc3035948d0433f271d52e9ca6" name="aa9d059cc3035948d0433f271d52e9ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9d059cc3035948d0433f271d52e9ca6">&#9670;&#160;</a></span>DMA_CH9_TRANS_COUNT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_TRANS_COUNT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000248)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac83b4809d62973debecd070f3ffa5b2c" name="ac83b4809d62973debecd070f3ffa5b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac83b4809d62973debecd070f3ffa5b2c">&#9670;&#160;</a></span>DMA_CH9_TRANS_COUNT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_TRANS_COUNT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8afa87e0a9122cd719e58fac8a944b0f" name="a8afa87e0a9122cd719e58fac8a944b0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8afa87e0a9122cd719e58fac8a944b0f">&#9670;&#160;</a></span>DMA_CH9_WRITE_ADDR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_WRITE_ADDR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f867ad475b54588e8c5f71c85e3b976" name="a4f867ad475b54588e8c5f71c85e3b976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f867ad475b54588e8c5f71c85e3b976">&#9670;&#160;</a></span>DMA_CH9_WRITE_ADDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_WRITE_ADDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41a190403e921e3b069920819963773f" name="a41a190403e921e3b069920819963773f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41a190403e921e3b069920819963773f">&#9670;&#160;</a></span>DMA_CH9_WRITE_ADDR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_WRITE_ADDR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5467d9267bba86b773c28e5e6e889568" name="a5467d9267bba86b773c28e5e6e889568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5467d9267bba86b773c28e5e6e889568">&#9670;&#160;</a></span>DMA_CH9_WRITE_ADDR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_WRITE_ADDR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94c1f7b3edc2770e520a2d257af3b6a1" name="a94c1f7b3edc2770e520a2d257af3b6a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94c1f7b3edc2770e520a2d257af3b6a1">&#9670;&#160;</a></span>DMA_CH9_WRITE_ADDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_WRITE_ADDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000244)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29ed03598e2701323881ee568d194852" name="a29ed03598e2701323881ee568d194852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29ed03598e2701323881ee568d194852">&#9670;&#160;</a></span>DMA_CH9_WRITE_ADDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CH9_WRITE_ADDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbb64d456f78e2b0f49b131c33459c1e" name="afbb64d456f78e2b0f49b131c33459c1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbb64d456f78e2b0f49b131c33459c1e">&#9670;&#160;</a></span>DMA_CHAN_ABORT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CHAN_ABORT_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9c3cb22e7f809ee7a396d2ab6e2d56e" name="ac9c3cb22e7f809ee7a396d2ab6e2d56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9c3cb22e7f809ee7a396d2ab6e2d56e">&#9670;&#160;</a></span>DMA_CHAN_ABORT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CHAN_ABORT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbf10a3e2aa6357efbf6594654b349bd" name="acbf10a3e2aa6357efbf6594654b349bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbf10a3e2aa6357efbf6594654b349bd">&#9670;&#160;</a></span>DMA_CHAN_ABORT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CHAN_ABORT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae72db517ee1c7f36a66364e4d51f2b15" name="ae72db517ee1c7f36a66364e4d51f2b15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae72db517ee1c7f36a66364e4d51f2b15">&#9670;&#160;</a></span>DMA_CHAN_ABORT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CHAN_ABORT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3622574bd7088db159f61145f311dce5" name="a3622574bd7088db159f61145f311dce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3622574bd7088db159f61145f311dce5">&#9670;&#160;</a></span>DMA_CHAN_ABORT_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CHAN_ABORT_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000444)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bc6eb7e6b08a0ae5d5dd47853675c05" name="a7bc6eb7e6b08a0ae5d5dd47853675c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bc6eb7e6b08a0ae5d5dd47853675c05">&#9670;&#160;</a></span>DMA_CHAN_ABORT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_CHAN_ABORT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac415cd81c3e1ac428a223ef42996ceb0" name="ac415cd81c3e1ac428a223ef42996ceb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac415cd81c3e1ac428a223ef42996ceb0">&#9670;&#160;</a></span>DMA_FIFO_LEVELS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_FIFO_LEVELS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00ffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38496e266df2e0382a7dbb64f9a028b2" name="a38496e266df2e0382a7dbb64f9a028b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38496e266df2e0382a7dbb64f9a028b2">&#9670;&#160;</a></span>DMA_FIFO_LEVELS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_FIFO_LEVELS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000440)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c170a3389b696699cb0e06f73c364f1" name="a2c170a3389b696699cb0e06f73c364f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c170a3389b696699cb0e06f73c364f1">&#9670;&#160;</a></span>DMA_FIFO_LEVELS_RAF_LVL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_FIFO_LEVELS_RAF_LVL_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0430440926f85ea9ace83cb82d96a98a" name="a0430440926f85ea9ace83cb82d96a98a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0430440926f85ea9ace83cb82d96a98a">&#9670;&#160;</a></span>DMA_FIFO_LEVELS_RAF_LVL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_FIFO_LEVELS_RAF_LVL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00ff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a906de05f3d891c4a535e2efe118e4643" name="a906de05f3d891c4a535e2efe118e4643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a906de05f3d891c4a535e2efe118e4643">&#9670;&#160;</a></span>DMA_FIFO_LEVELS_RAF_LVL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_FIFO_LEVELS_RAF_LVL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af89a9035b5cbf69e58722e3687b51976" name="af89a9035b5cbf69e58722e3687b51976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af89a9035b5cbf69e58722e3687b51976">&#9670;&#160;</a></span>DMA_FIFO_LEVELS_RAF_LVL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_FIFO_LEVELS_RAF_LVL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90da8a638d73d28a754c52e51f52940f" name="a90da8a638d73d28a754c52e51f52940f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90da8a638d73d28a754c52e51f52940f">&#9670;&#160;</a></span>DMA_FIFO_LEVELS_RAF_LVL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_FIFO_LEVELS_RAF_LVL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43c4bb057d328c3d93612472e42bdb2f" name="a43c4bb057d328c3d93612472e42bdb2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c4bb057d328c3d93612472e42bdb2f">&#9670;&#160;</a></span>DMA_FIFO_LEVELS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_FIFO_LEVELS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63a7c1bfd6e54ec1920fd7f682764d64" name="a63a7c1bfd6e54ec1920fd7f682764d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63a7c1bfd6e54ec1920fd7f682764d64">&#9670;&#160;</a></span>DMA_FIFO_LEVELS_TDF_LVL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_FIFO_LEVELS_TDF_LVL_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a339233d79055db5a9d41f459b20818e3" name="a339233d79055db5a9d41f459b20818e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a339233d79055db5a9d41f459b20818e3">&#9670;&#160;</a></span>DMA_FIFO_LEVELS_TDF_LVL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_FIFO_LEVELS_TDF_LVL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1df1a497b774375fa0299773e4ea8abe" name="a1df1a497b774375fa0299773e4ea8abe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1df1a497b774375fa0299773e4ea8abe">&#9670;&#160;</a></span>DMA_FIFO_LEVELS_TDF_LVL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_FIFO_LEVELS_TDF_LVL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a546f2340db9b02784ec1e305e0ad5618" name="a546f2340db9b02784ec1e305e0ad5618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a546f2340db9b02784ec1e305e0ad5618">&#9670;&#160;</a></span>DMA_FIFO_LEVELS_TDF_LVL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_FIFO_LEVELS_TDF_LVL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17d75aac1a1047b8a5354144ce0bffc7" name="a17d75aac1a1047b8a5354144ce0bffc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17d75aac1a1047b8a5354144ce0bffc7">&#9670;&#160;</a></span>DMA_FIFO_LEVELS_TDF_LVL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_FIFO_LEVELS_TDF_LVL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b1e4e1c0c7690ae280a1bba253bd2d1" name="a1b1e4e1c0c7690ae280a1bba253bd2d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b1e4e1c0c7690ae280a1bba253bd2d1">&#9670;&#160;</a></span>DMA_FIFO_LEVELS_WAF_LVL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_FIFO_LEVELS_WAF_LVL_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a942ea79eb9703d1a1c89d56646387733" name="a942ea79eb9703d1a1c89d56646387733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942ea79eb9703d1a1c89d56646387733">&#9670;&#160;</a></span>DMA_FIFO_LEVELS_WAF_LVL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_FIFO_LEVELS_WAF_LVL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ff00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa829e6c9d8be3e4069a0798c4065ced1" name="aa829e6c9d8be3e4069a0798c4065ced1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa829e6c9d8be3e4069a0798c4065ced1">&#9670;&#160;</a></span>DMA_FIFO_LEVELS_WAF_LVL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_FIFO_LEVELS_WAF_LVL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0491746a7da2729f86ccea28104b09f5" name="a0491746a7da2729f86ccea28104b09f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0491746a7da2729f86ccea28104b09f5">&#9670;&#160;</a></span>DMA_FIFO_LEVELS_WAF_LVL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_FIFO_LEVELS_WAF_LVL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa26c660d0bce514898d8e66b26b9c13f" name="aa26c660d0bce514898d8e66b26b9c13f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa26c660d0bce514898d8e66b26b9c13f">&#9670;&#160;</a></span>DMA_FIFO_LEVELS_WAF_LVL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_FIFO_LEVELS_WAF_LVL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a285862238f70437add68bde9cc5d216a" name="a285862238f70437add68bde9cc5d216a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a285862238f70437add68bde9cc5d216a">&#9670;&#160;</a></span>DMA_INTE0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTE0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9f0c0915c241a6b563e49acf364c1ed" name="ab9f0c0915c241a6b563e49acf364c1ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9f0c0915c241a6b563e49acf364c1ed">&#9670;&#160;</a></span>DMA_INTE0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTE0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad48a6fd8f7dd20fca41b8aae041bf7a7" name="ad48a6fd8f7dd20fca41b8aae041bf7a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad48a6fd8f7dd20fca41b8aae041bf7a7">&#9670;&#160;</a></span>DMA_INTE0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTE0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ca6c30d3a141a09beeccf4984e8b560" name="a1ca6c30d3a141a09beeccf4984e8b560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ca6c30d3a141a09beeccf4984e8b560">&#9670;&#160;</a></span>DMA_INTE0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTE0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15df655c106abc3ed7943e594916812c" name="a15df655c106abc3ed7943e594916812c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15df655c106abc3ed7943e594916812c">&#9670;&#160;</a></span>DMA_INTE0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTE0_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000404)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2aa6df185617c4aa49115a14ad564c19" name="a2aa6df185617c4aa49115a14ad564c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aa6df185617c4aa49115a14ad564c19">&#9670;&#160;</a></span>DMA_INTE0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTE0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab70c74ce4b96ba97f37ca4d3d0ccdc13" name="ab70c74ce4b96ba97f37ca4d3d0ccdc13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab70c74ce4b96ba97f37ca4d3d0ccdc13">&#9670;&#160;</a></span>DMA_INTE1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTE1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbcb597da213ff38a57028cb3545b454" name="afbcb597da213ff38a57028cb3545b454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbcb597da213ff38a57028cb3545b454">&#9670;&#160;</a></span>DMA_INTE1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTE1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b5624d66764640f754a095e847ed74f" name="a7b5624d66764640f754a095e847ed74f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b5624d66764640f754a095e847ed74f">&#9670;&#160;</a></span>DMA_INTE1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTE1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b60c920e31e551d44414665d313b7ea" name="a4b60c920e31e551d44414665d313b7ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b60c920e31e551d44414665d313b7ea">&#9670;&#160;</a></span>DMA_INTE1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTE1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a094a3421ad8500913b57c5a91565cda8" name="a094a3421ad8500913b57c5a91565cda8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a094a3421ad8500913b57c5a91565cda8">&#9670;&#160;</a></span>DMA_INTE1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTE1_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000414)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acddff9b6776755fd7c8a30d22bbf6968" name="acddff9b6776755fd7c8a30d22bbf6968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acddff9b6776755fd7c8a30d22bbf6968">&#9670;&#160;</a></span>DMA_INTE1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTE1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a692ed6c78ab57ec552f6860639b394e4" name="a692ed6c78ab57ec552f6860639b394e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a692ed6c78ab57ec552f6860639b394e4">&#9670;&#160;</a></span>DMA_INTF0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTF0_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9196096bdca4bdf5f9d51cdaaf056479" name="a9196096bdca4bdf5f9d51cdaaf056479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9196096bdca4bdf5f9d51cdaaf056479">&#9670;&#160;</a></span>DMA_INTF0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTF0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04d4d70a52f7b342ec8065385dd85653" name="a04d4d70a52f7b342ec8065385dd85653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04d4d70a52f7b342ec8065385dd85653">&#9670;&#160;</a></span>DMA_INTF0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTF0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a072523a7f99c90efd192d784cc3232a5" name="a072523a7f99c90efd192d784cc3232a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a072523a7f99c90efd192d784cc3232a5">&#9670;&#160;</a></span>DMA_INTF0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTF0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bd6499a3c503c384eb9e7f54063130c" name="a0bd6499a3c503c384eb9e7f54063130c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bd6499a3c503c384eb9e7f54063130c">&#9670;&#160;</a></span>DMA_INTF0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTF0_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000408)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66af8d922690505d6e689d4749938374" name="a66af8d922690505d6e689d4749938374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66af8d922690505d6e689d4749938374">&#9670;&#160;</a></span>DMA_INTF0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTF0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf2b9482dae93e67c1ecf8072e8fb9ee" name="aaf2b9482dae93e67c1ecf8072e8fb9ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf2b9482dae93e67c1ecf8072e8fb9ee">&#9670;&#160;</a></span>DMA_INTF1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTF1_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdf6c79d1e1fd50bb7769201c57931b4" name="afdf6c79d1e1fd50bb7769201c57931b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdf6c79d1e1fd50bb7769201c57931b4">&#9670;&#160;</a></span>DMA_INTF1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTF1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43c3afeb304e1ba5c58711b451cc811b" name="a43c3afeb304e1ba5c58711b451cc811b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c3afeb304e1ba5c58711b451cc811b">&#9670;&#160;</a></span>DMA_INTF1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTF1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad60a4ec1e35e315916b85af77d27ec83" name="ad60a4ec1e35e315916b85af77d27ec83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad60a4ec1e35e315916b85af77d27ec83">&#9670;&#160;</a></span>DMA_INTF1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTF1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfdc95d6f9d71030c27641d3d91d6fdd" name="acfdc95d6f9d71030c27641d3d91d6fdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfdc95d6f9d71030c27641d3d91d6fdd">&#9670;&#160;</a></span>DMA_INTF1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTF1_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000418)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ce0e3fc316771b2ae6c5e1c82255603" name="a2ce0e3fc316771b2ae6c5e1c82255603"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ce0e3fc316771b2ae6c5e1c82255603">&#9670;&#160;</a></span>DMA_INTF1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTF1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af29d5e240e46ab95d76d26ec14ec4e76" name="af29d5e240e46ab95d76d26ec14ec4e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af29d5e240e46ab95d76d26ec14ec4e76">&#9670;&#160;</a></span>DMA_INTR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTR_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad710f28fe4bc011940a0c429d99cc1a6" name="ad710f28fe4bc011940a0c429d99cc1a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad710f28fe4bc011940a0c429d99cc1a6">&#9670;&#160;</a></span>DMA_INTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ed292ef0067da733ca25f7716c79136" name="a9ed292ef0067da733ca25f7716c79136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ed292ef0067da733ca25f7716c79136">&#9670;&#160;</a></span>DMA_INTR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36310931d41aa95f75705e1851a3e0ae" name="a36310931d41aa95f75705e1851a3e0ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36310931d41aa95f75705e1851a3e0ae">&#9670;&#160;</a></span>DMA_INTR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac80b360e1cf3e85b3bb93fd65ce3ab81" name="ac80b360e1cf3e85b3bb93fd65ce3ab81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac80b360e1cf3e85b3bb93fd65ce3ab81">&#9670;&#160;</a></span>DMA_INTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ece6220552c55cff88a645c735797d9" name="a0ece6220552c55cff88a645c735797d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ece6220552c55cff88a645c735797d9">&#9670;&#160;</a></span>DMA_INTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93d360b19020f02a780ac2ff3db46034" name="a93d360b19020f02a780ac2ff3db46034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93d360b19020f02a780ac2ff3db46034">&#9670;&#160;</a></span>DMA_INTS0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTS0_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f6b8dedfbad4708867db47c8682a3ac" name="a9f6b8dedfbad4708867db47c8682a3ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f6b8dedfbad4708867db47c8682a3ac">&#9670;&#160;</a></span>DMA_INTS0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTS0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cc88b5e795b833f3ec9a7e59492adbd" name="a4cc88b5e795b833f3ec9a7e59492adbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cc88b5e795b833f3ec9a7e59492adbd">&#9670;&#160;</a></span>DMA_INTS0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTS0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae864465e04beb23ecb0b75b32a4a9243" name="ae864465e04beb23ecb0b75b32a4a9243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae864465e04beb23ecb0b75b32a4a9243">&#9670;&#160;</a></span>DMA_INTS0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTS0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4086a4a565611967088212490b819679" name="a4086a4a565611967088212490b819679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4086a4a565611967088212490b819679">&#9670;&#160;</a></span>DMA_INTS0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTS0_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000040c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1905835ec337d1e172f3ea9161a7007" name="ad1905835ec337d1e172f3ea9161a7007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1905835ec337d1e172f3ea9161a7007">&#9670;&#160;</a></span>DMA_INTS0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTS0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53e09509c1e331fc95e576445b99fbe1" name="a53e09509c1e331fc95e576445b99fbe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53e09509c1e331fc95e576445b99fbe1">&#9670;&#160;</a></span>DMA_INTS1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTS1_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2752b6ab3e5d535cf795b715fd2be8ff" name="a2752b6ab3e5d535cf795b715fd2be8ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2752b6ab3e5d535cf795b715fd2be8ff">&#9670;&#160;</a></span>DMA_INTS1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTS1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adabce0282200b6af74f1b00d5956947e" name="adabce0282200b6af74f1b00d5956947e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adabce0282200b6af74f1b00d5956947e">&#9670;&#160;</a></span>DMA_INTS1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTS1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8eab2a249f5cfb96d43f3580d25ce68c" name="a8eab2a249f5cfb96d43f3580d25ce68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eab2a249f5cfb96d43f3580d25ce68c">&#9670;&#160;</a></span>DMA_INTS1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTS1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4122612aced0fbd4d693c1a5d1316e08" name="a4122612aced0fbd4d693c1a5d1316e08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4122612aced0fbd4d693c1a5d1316e08">&#9670;&#160;</a></span>DMA_INTS1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTS1_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000041c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae08b31f04638af7aae73e3d077fc9c21" name="ae08b31f04638af7aae73e3d077fc9c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae08b31f04638af7aae73e3d077fc9c21">&#9670;&#160;</a></span>DMA_INTS1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_INTS1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a973395c1424cdb2a089f4c7476033e3e" name="a973395c1424cdb2a089f4c7476033e3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a973395c1424cdb2a089f4c7476033e3e">&#9670;&#160;</a></span>DMA_MULTI_CHAN_TRIGGER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_MULTI_CHAN_TRIGGER_ACCESS&#160;&#160;&#160;&quot;SC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0378593df2e7ff67a7bd5579c9be19b" name="ae0378593df2e7ff67a7bd5579c9be19b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0378593df2e7ff67a7bd5579c9be19b">&#9670;&#160;</a></span>DMA_MULTI_CHAN_TRIGGER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_MULTI_CHAN_TRIGGER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1c420f83650c9eb4f55bfba77503d7d" name="aa1c420f83650c9eb4f55bfba77503d7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1c420f83650c9eb4f55bfba77503d7d">&#9670;&#160;</a></span>DMA_MULTI_CHAN_TRIGGER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_MULTI_CHAN_TRIGGER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d930248027100a1cc2865350f9badad" name="a3d930248027100a1cc2865350f9badad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d930248027100a1cc2865350f9badad">&#9670;&#160;</a></span>DMA_MULTI_CHAN_TRIGGER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_MULTI_CHAN_TRIGGER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8bfc7cd48d0e230a75ce999653f4959" name="ad8bfc7cd48d0e230a75ce999653f4959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8bfc7cd48d0e230a75ce999653f4959">&#9670;&#160;</a></span>DMA_MULTI_CHAN_TRIGGER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_MULTI_CHAN_TRIGGER_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000430)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7b768f6d4c57fc2786335ad03972157" name="ab7b768f6d4c57fc2786335ad03972157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7b768f6d4c57fc2786335ad03972157">&#9670;&#160;</a></span>DMA_MULTI_CHAN_TRIGGER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_MULTI_CHAN_TRIGGER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02c73910e988a23678aa9bed6917130c" name="a02c73910e988a23678aa9bed6917130c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02c73910e988a23678aa9bed6917130c">&#9670;&#160;</a></span>DMA_N_CHANNELS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_N_CHANNELS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8698789644d09f57d108e80cee5676d1" name="a8698789644d09f57d108e80cee5676d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8698789644d09f57d108e80cee5676d1">&#9670;&#160;</a></span>DMA_N_CHANNELS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_N_CHANNELS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91b3efa2e17e3d7913fd555c74d6d108" name="a91b3efa2e17e3d7913fd555c74d6d108"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91b3efa2e17e3d7913fd555c74d6d108">&#9670;&#160;</a></span>DMA_N_CHANNELS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_N_CHANNELS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef05772398b62b5a59c30da5b0d123b8" name="aef05772398b62b5a59c30da5b0d123b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef05772398b62b5a59c30da5b0d123b8">&#9670;&#160;</a></span>DMA_N_CHANNELS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_N_CHANNELS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc6b4bef691170b98f5403990128912f" name="afc6b4bef691170b98f5403990128912f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc6b4bef691170b98f5403990128912f">&#9670;&#160;</a></span>DMA_N_CHANNELS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_N_CHANNELS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000448)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa9cff26da12bb36de99091e8f841e51" name="aaa9cff26da12bb36de99091e8f841e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa9cff26da12bb36de99091e8f841e51">&#9670;&#160;</a></span>DMA_N_CHANNELS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_N_CHANNELS_RESET&#160;&#160;&#160;&quot;-&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a243cb6f1558e0ad30b2cb8b8d95d52b4" name="a243cb6f1558e0ad30b2cb8b8d95d52b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a243cb6f1558e0ad30b2cb8b8d95d52b4">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000fff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a039db923810bf65cb0c168753e78f6f7" name="a039db923810bf65cb0c168753e78f6f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a039db923810bf65cb0c168753e78f6f7">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_BSWAP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_BSWAP_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87781c6da6be4acddf876dac85ab450f" name="a87781c6da6be4acddf876dac85ab450f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87781c6da6be4acddf876dac85ab450f">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_BSWAP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_BSWAP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e5e0f7325293801e3c09232273af214" name="a5e5e0f7325293801e3c09232273af214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e5e0f7325293801e3c09232273af214">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_BSWAP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_BSWAP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a3a7700efe120db56beb97193dd4627" name="a1a3a7700efe120db56beb97193dd4627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a3a7700efe120db56beb97193dd4627">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_BSWAP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_BSWAP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a392c31b4295a826cb19199ad6ef60011" name="a392c31b4295a826cb19199ad6ef60011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a392c31b4295a826cb19199ad6ef60011">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_BSWAP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_BSWAP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0bb7dd96d11c6ad7f9a73dd913c88ee" name="ab0bb7dd96d11c6ad7f9a73dd913c88ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0bb7dd96d11c6ad7f9a73dd913c88ee">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_CALC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_CALC_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55ba579ea888700f6e2c0312dbd29fd0" name="a55ba579ea888700f6e2c0312dbd29fd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55ba579ea888700f6e2c0312dbd29fd0">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_CALC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_CALC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000001e0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36e943540c0a4acdbb8f5d51a44482a2" name="a36e943540c0a4acdbb8f5d51a44482a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36e943540c0a4acdbb8f5d51a44482a2">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_CALC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_CALC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6031fba6d1cce5ab41ef1ea5e76b432" name="ab6031fba6d1cce5ab41ef1ea5e76b432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6031fba6d1cce5ab41ef1ea5e76b432">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_CALC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_CALC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac06e7b7ddd2b40d57e745ef4eb3ce3e9" name="ac06e7b7ddd2b40d57e745ef4eb3ce3e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac06e7b7ddd2b40d57e745ef4eb3ce3e9">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_CALC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_CALC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9873114b3b94ff47a175128fa33e6b16" name="a9873114b3b94ff47a175128fa33e6b16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9873114b3b94ff47a175128fa33e6b16">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_CALC_VALUE_CRC16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_CALC_VALUE_CRC16&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4137d88a6230edb4eb9ba3f20937d69" name="ae4137d88a6230edb4eb9ba3f20937d69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4137d88a6230edb4eb9ba3f20937d69">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_CALC_VALUE_CRC16R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_CALC_VALUE_CRC16R&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbbea384319ee2d36816f2ca7e26994e" name="acbbea384319ee2d36816f2ca7e26994e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbbea384319ee2d36816f2ca7e26994e">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_CALC_VALUE_CRC32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_CALC_VALUE_CRC32&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51c30e1863db892616eef93779661bdb" name="a51c30e1863db892616eef93779661bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51c30e1863db892616eef93779661bdb">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_CALC_VALUE_CRC32R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_CALC_VALUE_CRC32R&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c0c0f31a24bf3ede7fb188273cd5c91" name="a2c0c0f31a24bf3ede7fb188273cd5c91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c0c0f31a24bf3ede7fb188273cd5c91">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_CALC_VALUE_EVEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_CALC_VALUE_EVEN&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xe)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b7f06f227c44366dd7f7be35f57c7ae" name="a2b7f06f227c44366dd7f7be35f57c7ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b7f06f227c44366dd7f7be35f57c7ae">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_CALC_VALUE_SUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_CALC_VALUE_SUM&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xf)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e465c9b0cbc2ce960915f8f76d9e118" name="a0e465c9b0cbc2ce960915f8f76d9e118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e465c9b0cbc2ce960915f8f76d9e118">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_DMACH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_DMACH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedb7dcf4ca26b8f6e06ba517f6608499" name="aedb7dcf4ca26b8f6e06ba517f6608499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedb7dcf4ca26b8f6e06ba517f6608499">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_DMACH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_DMACH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001e)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23142e6ae3c2e59e090fe9f1667cac11" name="a23142e6ae3c2e59e090fe9f1667cac11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23142e6ae3c2e59e090fe9f1667cac11">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_DMACH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_DMACH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae87d2bade388228bad7ffb6db6810936" name="ae87d2bade388228bad7ffb6db6810936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae87d2bade388228bad7ffb6db6810936">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_DMACH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_DMACH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5b9ec4caeda7b4a0d95382586d97995" name="ae5b9ec4caeda7b4a0d95382586d97995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5b9ec4caeda7b4a0d95382586d97995">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_DMACH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_DMACH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a669a4c26f7eee162b5606492647c5c0b" name="a669a4c26f7eee162b5606492647c5c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a669a4c26f7eee162b5606492647c5c0b">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57bae9d2ba8ffaaa25330527f680e453" name="a57bae9d2ba8ffaaa25330527f680e453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57bae9d2ba8ffaaa25330527f680e453">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc7c978e3c77d2efdbc44afb84eba321" name="acc7c978e3c77d2efdbc44afb84eba321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc7c978e3c77d2efdbc44afb84eba321">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfbff68df87071b17ba1e6b8223fc6ed" name="acfbff68df87071b17ba1e6b8223fc6ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfbff68df87071b17ba1e6b8223fc6ed">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9353166f7e7cc8a1c34c0b17d8b85b4a" name="a9353166f7e7cc8a1c34c0b17d8b85b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9353166f7e7cc8a1c34c0b17d8b85b4a">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c3fb6a7c4e58344786480b237118aa3" name="a6c3fb6a7c4e58344786480b237118aa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c3fb6a7c4e58344786480b237118aa3">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000434)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0717b4595d92f0fb1c5e4d45d37e7128" name="a0717b4595d92f0fb1c5e4d45d37e7128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0717b4595d92f0fb1c5e4d45d37e7128">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_OUT_INV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_OUT_INV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae28b9022ab94e21476ecf6442020919f" name="ae28b9022ab94e21476ecf6442020919f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae28b9022ab94e21476ecf6442020919f">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_OUT_INV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_OUT_INV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a787997dd4e4b031ae263c65d88993ae2" name="a787997dd4e4b031ae263c65d88993ae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a787997dd4e4b031ae263c65d88993ae2">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_OUT_INV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_OUT_INV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b83bb210c5abba551581e15e372875b" name="a4b83bb210c5abba551581e15e372875b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b83bb210c5abba551581e15e372875b">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_OUT_INV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_OUT_INV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a471646679a3e4dbfedcabb780a25acaf" name="a471646679a3e4dbfedcabb780a25acaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a471646679a3e4dbfedcabb780a25acaf">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_OUT_INV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_OUT_INV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02dce97ebb9f2fa26765301633a0c81a" name="a02dce97ebb9f2fa26765301633a0c81a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02dce97ebb9f2fa26765301633a0c81a">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_OUT_REV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_OUT_REV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96ba6151a264b9412faa2d9006f26d45" name="a96ba6151a264b9412faa2d9006f26d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96ba6151a264b9412faa2d9006f26d45">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_OUT_REV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_OUT_REV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc847f9bf7de717f5abc5e36b55861b3" name="abc847f9bf7de717f5abc5e36b55861b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc847f9bf7de717f5abc5e36b55861b3">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_OUT_REV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_OUT_REV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab867db0c9f9a3c33d9d843543328e001" name="ab867db0c9f9a3c33d9d843543328e001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab867db0c9f9a3c33d9d843543328e001">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_OUT_REV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_OUT_REV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94a3c649b12635f5685b6aa128efb550" name="a94a3c649b12635f5685b6aa128efb550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94a3c649b12635f5685b6aa128efb550">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_OUT_REV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_OUT_REV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a735d6c46d34ba66b97b4930b81b18a49" name="a735d6c46d34ba66b97b4930b81b18a49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a735d6c46d34ba66b97b4930b81b18a49">&#9670;&#160;</a></span>DMA_SNIFF_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bd111c7c6bac63161522f7c79604f5a" name="a7bd111c7c6bac63161522f7c79604f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bd111c7c6bac63161522f7c79604f5a">&#9670;&#160;</a></span>DMA_SNIFF_DATA_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_DATA_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38c61a2f775116cd0d2e244490700c62" name="a38c61a2f775116cd0d2e244490700c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c61a2f775116cd0d2e244490700c62">&#9670;&#160;</a></span>DMA_SNIFF_DATA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_DATA_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ff923f92491b3d348efa4148e1ab212" name="a9ff923f92491b3d348efa4148e1ab212"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ff923f92491b3d348efa4148e1ab212">&#9670;&#160;</a></span>DMA_SNIFF_DATA_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_DATA_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cae2ab70ba1c1baa8555146b7ef9e15" name="a6cae2ab70ba1c1baa8555146b7ef9e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cae2ab70ba1c1baa8555146b7ef9e15">&#9670;&#160;</a></span>DMA_SNIFF_DATA_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_DATA_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa57c430a2f304cece3e15fbbf72f921" name="aaa57c430a2f304cece3e15fbbf72f921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa57c430a2f304cece3e15fbbf72f921">&#9670;&#160;</a></span>DMA_SNIFF_DATA_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_DATA_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000438)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0623308d460dcf0cd25cd6fae12b505" name="ae0623308d460dcf0cd25cd6fae12b505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0623308d460dcf0cd25cd6fae12b505">&#9670;&#160;</a></span>DMA_SNIFF_DATA_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_SNIFF_DATA_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb71730f9a9d746a61ce04d8235a1be3" name="aeb71730f9a9d746a61ce04d8235a1be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb71730f9a9d746a61ce04d8235a1be3">&#9670;&#160;</a></span>DMA_TIMER0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cef14fa56fd32c73c454370c03b86fe" name="a2cef14fa56fd32c73c454370c03b86fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cef14fa56fd32c73c454370c03b86fe">&#9670;&#160;</a></span>DMA_TIMER0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER0_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000420)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab922e9682e9852a6afdb7eade8b17770" name="ab922e9682e9852a6afdb7eade8b17770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab922e9682e9852a6afdb7eade8b17770">&#9670;&#160;</a></span>DMA_TIMER0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aedbdce60ad20fd11094d3ecb87ada1e0" name="aedbdce60ad20fd11094d3ecb87ada1e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedbdce60ad20fd11094d3ecb87ada1e0">&#9670;&#160;</a></span>DMA_TIMER0_X_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER0_X_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35aa8032a1660b121a0ae48a2e46b5d7" name="a35aa8032a1660b121a0ae48a2e46b5d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35aa8032a1660b121a0ae48a2e46b5d7">&#9670;&#160;</a></span>DMA_TIMER0_X_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER0_X_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b8100651fbf5b0791cb06b15fe46431" name="a8b8100651fbf5b0791cb06b15fe46431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b8100651fbf5b0791cb06b15fe46431">&#9670;&#160;</a></span>DMA_TIMER0_X_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER0_X_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2149bcb12410005c1fe0a39f76676fc2" name="a2149bcb12410005c1fe0a39f76676fc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2149bcb12410005c1fe0a39f76676fc2">&#9670;&#160;</a></span>DMA_TIMER0_X_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER0_X_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf8675438321d8579ddabaa4778fdd99" name="aaf8675438321d8579ddabaa4778fdd99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf8675438321d8579ddabaa4778fdd99">&#9670;&#160;</a></span>DMA_TIMER0_X_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER0_X_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ed3a26d6e78c9d54c55518755612a44" name="a8ed3a26d6e78c9d54c55518755612a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ed3a26d6e78c9d54c55518755612a44">&#9670;&#160;</a></span>DMA_TIMER0_Y_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER0_Y_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1299388adfae41d4319dd58bdc21de57" name="a1299388adfae41d4319dd58bdc21de57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1299388adfae41d4319dd58bdc21de57">&#9670;&#160;</a></span>DMA_TIMER0_Y_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER0_Y_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4999f5ef6ee78048b5c46f1890a9eb93" name="a4999f5ef6ee78048b5c46f1890a9eb93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4999f5ef6ee78048b5c46f1890a9eb93">&#9670;&#160;</a></span>DMA_TIMER0_Y_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER0_Y_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a483ab77d51e28a04109e805496e2bf34" name="a483ab77d51e28a04109e805496e2bf34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a483ab77d51e28a04109e805496e2bf34">&#9670;&#160;</a></span>DMA_TIMER0_Y_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER0_Y_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac471ab146ba3e29943d34f23b3d1da9b" name="ac471ab146ba3e29943d34f23b3d1da9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac471ab146ba3e29943d34f23b3d1da9b">&#9670;&#160;</a></span>DMA_TIMER0_Y_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER0_Y_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa987227b5fafe057b259e5dd051e9bad" name="aa987227b5fafe057b259e5dd051e9bad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa987227b5fafe057b259e5dd051e9bad">&#9670;&#160;</a></span>DMA_TIMER1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a04007799bc6edb1c97b93c6be93f76" name="a4a04007799bc6edb1c97b93c6be93f76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a04007799bc6edb1c97b93c6be93f76">&#9670;&#160;</a></span>DMA_TIMER1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER1_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000424)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a59413ad4b1cdbca5aeb866e85f3342" name="a5a59413ad4b1cdbca5aeb866e85f3342"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a59413ad4b1cdbca5aeb866e85f3342">&#9670;&#160;</a></span>DMA_TIMER1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ede6677f9d766c00ef408335f433a50" name="a5ede6677f9d766c00ef408335f433a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ede6677f9d766c00ef408335f433a50">&#9670;&#160;</a></span>DMA_TIMER1_X_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER1_X_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2454b1ac09b9344b4799a2933963204b" name="a2454b1ac09b9344b4799a2933963204b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2454b1ac09b9344b4799a2933963204b">&#9670;&#160;</a></span>DMA_TIMER1_X_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER1_X_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf203aefafeb619f91fe6fe77657a0d5" name="abf203aefafeb619f91fe6fe77657a0d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf203aefafeb619f91fe6fe77657a0d5">&#9670;&#160;</a></span>DMA_TIMER1_X_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER1_X_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3192aedfeba5355a76855f8e607f630" name="af3192aedfeba5355a76855f8e607f630"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3192aedfeba5355a76855f8e607f630">&#9670;&#160;</a></span>DMA_TIMER1_X_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER1_X_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70b539052d75049f73f5065fdd531456" name="a70b539052d75049f73f5065fdd531456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b539052d75049f73f5065fdd531456">&#9670;&#160;</a></span>DMA_TIMER1_X_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER1_X_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc932670257dd83dc1ae50523a5a0ab4" name="abc932670257dd83dc1ae50523a5a0ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc932670257dd83dc1ae50523a5a0ab4">&#9670;&#160;</a></span>DMA_TIMER1_Y_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER1_Y_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd6ca5b03e52356f522fd0dbeca88633" name="afd6ca5b03e52356f522fd0dbeca88633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd6ca5b03e52356f522fd0dbeca88633">&#9670;&#160;</a></span>DMA_TIMER1_Y_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER1_Y_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17cd35b0d74053f8134dec0546ffd24c" name="a17cd35b0d74053f8134dec0546ffd24c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17cd35b0d74053f8134dec0546ffd24c">&#9670;&#160;</a></span>DMA_TIMER1_Y_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER1_Y_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78e985705da5ccadd6f3b8a1c7fadbe8" name="a78e985705da5ccadd6f3b8a1c7fadbe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e985705da5ccadd6f3b8a1c7fadbe8">&#9670;&#160;</a></span>DMA_TIMER1_Y_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER1_Y_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab070b15cb2e56e59954b5767a06a17d9" name="ab070b15cb2e56e59954b5767a06a17d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab070b15cb2e56e59954b5767a06a17d9">&#9670;&#160;</a></span>DMA_TIMER1_Y_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER1_Y_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8fb0fa31052b2ccae4593d44009c58a" name="ae8fb0fa31052b2ccae4593d44009c58a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8fb0fa31052b2ccae4593d44009c58a">&#9670;&#160;</a></span>DMA_TIMER2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f028d5d1516f3b86f853c2ee59784f7" name="a1f028d5d1516f3b86f853c2ee59784f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f028d5d1516f3b86f853c2ee59784f7">&#9670;&#160;</a></span>DMA_TIMER2_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER2_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000428)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba0bbda1dfb5862b4c34ac76c735ca33" name="aba0bbda1dfb5862b4c34ac76c735ca33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba0bbda1dfb5862b4c34ac76c735ca33">&#9670;&#160;</a></span>DMA_TIMER2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2d522828740887a200c4ee550f310e4" name="ae2d522828740887a200c4ee550f310e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2d522828740887a200c4ee550f310e4">&#9670;&#160;</a></span>DMA_TIMER2_X_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER2_X_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97410ace92d55af1fcb683703f23e429" name="a97410ace92d55af1fcb683703f23e429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97410ace92d55af1fcb683703f23e429">&#9670;&#160;</a></span>DMA_TIMER2_X_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER2_X_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6aaf6b80d43e4399495e912aee5f202" name="aa6aaf6b80d43e4399495e912aee5f202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6aaf6b80d43e4399495e912aee5f202">&#9670;&#160;</a></span>DMA_TIMER2_X_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER2_X_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5a5f1a270a877818d24283a02870ac6" name="ac5a5f1a270a877818d24283a02870ac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5a5f1a270a877818d24283a02870ac6">&#9670;&#160;</a></span>DMA_TIMER2_X_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER2_X_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cd372168b22aa32cf157c40daf2a5fc" name="a1cd372168b22aa32cf157c40daf2a5fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cd372168b22aa32cf157c40daf2a5fc">&#9670;&#160;</a></span>DMA_TIMER2_X_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER2_X_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23d9647675d25ca34203fda44f82dd3e" name="a23d9647675d25ca34203fda44f82dd3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23d9647675d25ca34203fda44f82dd3e">&#9670;&#160;</a></span>DMA_TIMER2_Y_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER2_Y_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62565c77425db6f8fd83497060e091a9" name="a62565c77425db6f8fd83497060e091a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62565c77425db6f8fd83497060e091a9">&#9670;&#160;</a></span>DMA_TIMER2_Y_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER2_Y_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7f41ef500c7ac6ec78dca7901db7777" name="aa7f41ef500c7ac6ec78dca7901db7777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7f41ef500c7ac6ec78dca7901db7777">&#9670;&#160;</a></span>DMA_TIMER2_Y_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER2_Y_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace5efba765bc9ff9e8379126dbedbdd7" name="ace5efba765bc9ff9e8379126dbedbdd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace5efba765bc9ff9e8379126dbedbdd7">&#9670;&#160;</a></span>DMA_TIMER2_Y_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER2_Y_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0cb4f0ac585d088c949ec9d4123aa12" name="ab0cb4f0ac585d088c949ec9d4123aa12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0cb4f0ac585d088c949ec9d4123aa12">&#9670;&#160;</a></span>DMA_TIMER2_Y_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER2_Y_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8504c07219ee89e3ce1790c5874035b3" name="a8504c07219ee89e3ce1790c5874035b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8504c07219ee89e3ce1790c5874035b3">&#9670;&#160;</a></span>DMA_TIMER3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4170101aa561be226e07a57fdc07c3ac" name="a4170101aa561be226e07a57fdc07c3ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4170101aa561be226e07a57fdc07c3ac">&#9670;&#160;</a></span>DMA_TIMER3_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER3_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000042c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bee2526bd7d9319751fc8a4ef01dc9e" name="a6bee2526bd7d9319751fc8a4ef01dc9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bee2526bd7d9319751fc8a4ef01dc9e">&#9670;&#160;</a></span>DMA_TIMER3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a7cfef8a96d4e640839f9f62835132a" name="a9a7cfef8a96d4e640839f9f62835132a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a7cfef8a96d4e640839f9f62835132a">&#9670;&#160;</a></span>DMA_TIMER3_X_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER3_X_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9241f34543374c9ab6c04d464a86403f" name="a9241f34543374c9ab6c04d464a86403f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9241f34543374c9ab6c04d464a86403f">&#9670;&#160;</a></span>DMA_TIMER3_X_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER3_X_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffff0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a786c66e1e0a9746e3c927f3099f03341" name="a786c66e1e0a9746e3c927f3099f03341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a786c66e1e0a9746e3c927f3099f03341">&#9670;&#160;</a></span>DMA_TIMER3_X_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER3_X_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a411473c395d4ed0cd2bd62a6ab679531" name="a411473c395d4ed0cd2bd62a6ab679531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a411473c395d4ed0cd2bd62a6ab679531">&#9670;&#160;</a></span>DMA_TIMER3_X_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER3_X_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bcbf6d3c1a107a88619e47cbd1c0267" name="a2bcbf6d3c1a107a88619e47cbd1c0267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bcbf6d3c1a107a88619e47cbd1c0267">&#9670;&#160;</a></span>DMA_TIMER3_X_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER3_X_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78cd0c632957bb5852f17944bee7e34b" name="a78cd0c632957bb5852f17944bee7e34b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78cd0c632957bb5852f17944bee7e34b">&#9670;&#160;</a></span>DMA_TIMER3_Y_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER3_Y_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a055c3d7faecc974177ffd065fce44a31" name="a055c3d7faecc974177ffd065fce44a31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a055c3d7faecc974177ffd065fce44a31">&#9670;&#160;</a></span>DMA_TIMER3_Y_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER3_Y_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a974c86e06a4df1181b819f1f18af18bf" name="a974c86e06a4df1181b819f1f18af18bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a974c86e06a4df1181b819f1f18af18bf">&#9670;&#160;</a></span>DMA_TIMER3_Y_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER3_Y_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a517c50b2e8b814c445f0e5978c82cc82" name="a517c50b2e8b814c445f0e5978c82cc82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a517c50b2e8b814c445f0e5978c82cc82">&#9670;&#160;</a></span>DMA_TIMER3_Y_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER3_Y_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9285a09c7e8529cb90130d210198e817" name="a9285a09c7e8529cb90130d210198e817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9285a09c7e8529cb90130d210198e817">&#9670;&#160;</a></span>DMA_TIMER3_Y_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> DMA_TIMER3_Y_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_4ac589b440aff5baf23efca9e5fad2db.html">rp2040</a></li><li class="navelem"><a class="el" href="dir_06354e3bf814a9a205e28ace252ee3f5.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_7bd6dad2f73c9497ac05e0910d6eaf47.html">include</a></li><li class="navelem"><a class="el" href="dir_4fe2fde58e5940b473d8ed5d59c5a430.html">hardware</a></li><li class="navelem"><a class="el" href="dir_92a0b393fa4e0be08b4ff2e0195a4834.html">regs</a></li><li class="navelem"><a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2dma_8h.html">dma.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
