
Remote_103C8T6_Version_001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003b58  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000380  08003c64  08003c64  00004c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003fe4  08003fe4  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003fe4  08003fe4  00004fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003fec  08003fec  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003fec  08003fec  00004fec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003ff0  08003ff0  00004ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003ff4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000079c  2000005c  08004050  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007f8  08004050  000057f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a79e  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c04  00000000  00000000  0000f823  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009e0  00000000  00000000  00011428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007b7  00000000  00000000  00011e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001758c  00000000  00000000  000125bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ccf0  00000000  00000000  00029b4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084b74  00000000  00000000  0003683b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bb3af  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e48  00000000  00000000  000bb3f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000be23c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003c4c 	.word	0x08003c4c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08003c4c 	.word	0x08003c4c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <rbuf_push_isr>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static inline void rbuf_push_isr(uint8_t b) {
 800015c:	b480      	push	{r7}
 800015e:	b085      	sub	sp, #20
 8000160:	af00      	add	r7, sp, #0
 8000162:	4603      	mov	r3, r0
 8000164:	71fb      	strb	r3, [r7, #7]
	uint16_t next = (rhead + 1) & (RBUF_SIZE - 1);
 8000166:	4b0e      	ldr	r3, [pc, #56]	@ (80001a0 <rbuf_push_isr+0x44>)
 8000168:	881b      	ldrh	r3, [r3, #0]
 800016a:	b29b      	uxth	r3, r3
 800016c:	3301      	adds	r3, #1
 800016e:	b29b      	uxth	r3, r3
 8000170:	b2db      	uxtb	r3, r3
 8000172:	81fb      	strh	r3, [r7, #14]
	if (next != rtail) {
 8000174:	4b0b      	ldr	r3, [pc, #44]	@ (80001a4 <rbuf_push_isr+0x48>)
 8000176:	881b      	ldrh	r3, [r3, #0]
 8000178:	b29b      	uxth	r3, r3
 800017a:	89fa      	ldrh	r2, [r7, #14]
 800017c:	429a      	cmp	r2, r3
 800017e:	d009      	beq.n	8000194 <rbuf_push_isr+0x38>
		rbuf[rhead] = b;
 8000180:	4b07      	ldr	r3, [pc, #28]	@ (80001a0 <rbuf_push_isr+0x44>)
 8000182:	881b      	ldrh	r3, [r3, #0]
 8000184:	b29b      	uxth	r3, r3
 8000186:	4619      	mov	r1, r3
 8000188:	4a07      	ldr	r2, [pc, #28]	@ (80001a8 <rbuf_push_isr+0x4c>)
 800018a:	79fb      	ldrb	r3, [r7, #7]
 800018c:	5453      	strb	r3, [r2, r1]
		rhead = next;
 800018e:	4a04      	ldr	r2, [pc, #16]	@ (80001a0 <rbuf_push_isr+0x44>)
 8000190:	89fb      	ldrh	r3, [r7, #14]
 8000192:	8013      	strh	r3, [r2, #0]
	}
}
 8000194:	bf00      	nop
 8000196:	3714      	adds	r7, #20
 8000198:	46bd      	mov	sp, r7
 800019a:	bc80      	pop	{r7}
 800019c:	4770      	bx	lr
 800019e:	bf00      	nop
 80001a0:	2000025c 	.word	0x2000025c
 80001a4:	2000025e 	.word	0x2000025e
 80001a8:	2000015c 	.word	0x2000015c

080001ac <rbuf_pop>:

/* -------- Pop Byte from Ring Buffer -------- */
static inline int rbuf_pop(uint8_t *out) {
 80001ac:	b480      	push	{r7}
 80001ae:	b083      	sub	sp, #12
 80001b0:	af00      	add	r7, sp, #0
 80001b2:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80001b4:	b672      	cpsid	i
}
 80001b6:	bf00      	nop
	__disable_irq();
	if (rtail == rhead) {
 80001b8:	4b12      	ldr	r3, [pc, #72]	@ (8000204 <rbuf_pop+0x58>)
 80001ba:	881b      	ldrh	r3, [r3, #0]
 80001bc:	b29a      	uxth	r2, r3
 80001be:	4b12      	ldr	r3, [pc, #72]	@ (8000208 <rbuf_pop+0x5c>)
 80001c0:	881b      	ldrh	r3, [r3, #0]
 80001c2:	b29b      	uxth	r3, r3
 80001c4:	429a      	cmp	r2, r3
 80001c6:	d103      	bne.n	80001d0 <rbuf_pop+0x24>
  __ASM volatile ("cpsie i" : : : "memory");
 80001c8:	b662      	cpsie	i
}
 80001ca:	bf00      	nop
		__enable_irq();
		return 0;
 80001cc:	2300      	movs	r3, #0
 80001ce:	e014      	b.n	80001fa <rbuf_pop+0x4e>
	}
	*out = rbuf[rtail];
 80001d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000204 <rbuf_pop+0x58>)
 80001d2:	881b      	ldrh	r3, [r3, #0]
 80001d4:	b29b      	uxth	r3, r3
 80001d6:	461a      	mov	r2, r3
 80001d8:	4b0c      	ldr	r3, [pc, #48]	@ (800020c <rbuf_pop+0x60>)
 80001da:	5c9b      	ldrb	r3, [r3, r2]
 80001dc:	b2da      	uxtb	r2, r3
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	701a      	strb	r2, [r3, #0]
	rtail = (rtail + 1) & (RBUF_SIZE - 1);
 80001e2:	4b08      	ldr	r3, [pc, #32]	@ (8000204 <rbuf_pop+0x58>)
 80001e4:	881b      	ldrh	r3, [r3, #0]
 80001e6:	b29b      	uxth	r3, r3
 80001e8:	3301      	adds	r3, #1
 80001ea:	b29b      	uxth	r3, r3
 80001ec:	b2db      	uxtb	r3, r3
 80001ee:	b29a      	uxth	r2, r3
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <rbuf_pop+0x58>)
 80001f2:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80001f4:	b662      	cpsie	i
}
 80001f6:	bf00      	nop
	__enable_irq();
	return 1;
 80001f8:	2301      	movs	r3, #1
}
 80001fa:	4618      	mov	r0, r3
 80001fc:	370c      	adds	r7, #12
 80001fe:	46bd      	mov	sp, r7
 8000200:	bc80      	pop	{r7}
 8000202:	4770      	bx	lr
 8000204:	2000025e 	.word	0x2000025e
 8000208:	2000025c 	.word	0x2000025c
 800020c:	2000015c 	.word	0x2000015c

08000210 <HAL_UART_RxCpltCallback>:

/* -------- UART RX ISR -------- */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000210:	b580      	push	{r7, lr}
 8000212:	b082      	sub	sp, #8
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	4a08      	ldr	r2, [pc, #32]	@ (8000240 <HAL_UART_RxCpltCallback+0x30>)
 800021e:	4293      	cmp	r3, r2
 8000220:	d109      	bne.n	8000236 <HAL_UART_RxCpltCallback+0x26>
		rbuf_push_isr(rx3_byte);
 8000222:	4b08      	ldr	r3, [pc, #32]	@ (8000244 <HAL_UART_RxCpltCallback+0x34>)
 8000224:	781b      	ldrb	r3, [r3, #0]
 8000226:	4618      	mov	r0, r3
 8000228:	f7ff ff98 	bl	800015c <rbuf_push_isr>
		HAL_UART_Receive_IT(&huart3, &rx3_byte, 1);
 800022c:	2201      	movs	r2, #1
 800022e:	4905      	ldr	r1, [pc, #20]	@ (8000244 <HAL_UART_RxCpltCallback+0x34>)
 8000230:	4805      	ldr	r0, [pc, #20]	@ (8000248 <HAL_UART_RxCpltCallback+0x38>)
 8000232:	f002 fa3a 	bl	80026aa <HAL_UART_Receive_IT>
	}
}
 8000236:	bf00      	nop
 8000238:	3708      	adds	r7, #8
 800023a:	46bd      	mov	sp, r7
 800023c:	bd80      	pop	{r7, pc}
 800023e:	bf00      	nop
 8000240:	40004800 	.word	0x40004800
 8000244:	20000260 	.word	0x20000260
 8000248:	20000114 	.word	0x20000114

0800024c <HAL_UART_ErrorCallback>:

/* -------- UART error handle -------- */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 800024c:	b580      	push	{r7, lr}
 800024e:	b084      	sub	sp, #16
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	4a0b      	ldr	r2, [pc, #44]	@ (8000288 <HAL_UART_ErrorCallback+0x3c>)
 800025a:	4293      	cmp	r3, r2
 800025c:	d10f      	bne.n	800027e <HAL_UART_ErrorCallback+0x32>
		__HAL_UART_CLEAR_OREFLAG(huart);
 800025e:	2300      	movs	r3, #0
 8000260:	60fb      	str	r3, [r7, #12]
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	681b      	ldr	r3, [r3, #0]
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	60fb      	str	r3, [r7, #12]
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	681b      	ldr	r3, [r3, #0]
 800026e:	685b      	ldr	r3, [r3, #4]
 8000270:	60fb      	str	r3, [r7, #12]
 8000272:	68fb      	ldr	r3, [r7, #12]
		HAL_UART_Receive_IT(&huart3, &rx3_byte, 1);
 8000274:	2201      	movs	r2, #1
 8000276:	4905      	ldr	r1, [pc, #20]	@ (800028c <HAL_UART_ErrorCallback+0x40>)
 8000278:	4805      	ldr	r0, [pc, #20]	@ (8000290 <HAL_UART_ErrorCallback+0x44>)
 800027a:	f002 fa16 	bl	80026aa <HAL_UART_Receive_IT>
	}
}
 800027e:	bf00      	nop
 8000280:	3710      	adds	r7, #16
 8000282:	46bd      	mov	sp, r7
 8000284:	bd80      	pop	{r7, pc}
 8000286:	bf00      	nop
 8000288:	40004800 	.word	0x40004800
 800028c:	20000260 	.word	0x20000260
 8000290:	20000114 	.word	0x20000114

08000294 <UART3_SendString>:

void UART3_SendString(char *s) {
 8000294:	b580      	push	{r7, lr}
 8000296:	b082      	sub	sp, #8
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
 800029c:	6878      	ldr	r0, [r7, #4]
 800029e:	f7ff ff55 	bl	800014c <strlen>
 80002a2:	4603      	mov	r3, r0
 80002a4:	b29a      	uxth	r2, r3
 80002a6:	f04f 33ff 	mov.w	r3, #4294967295
 80002aa:	6879      	ldr	r1, [r7, #4]
 80002ac:	4803      	ldr	r0, [pc, #12]	@ (80002bc <UART3_SendString+0x28>)
 80002ae:	f002 f971 	bl	8002594 <HAL_UART_Transmit>
}
 80002b2:	bf00      	nop
 80002b4:	3708      	adds	r7, #8
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bd80      	pop	{r7, pc}
 80002ba:	bf00      	nop
 80002bc:	20000114 	.word	0x20000114

080002c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002c0:	b5b0      	push	{r4, r5, r7, lr}
 80002c2:	b098      	sub	sp, #96	@ 0x60
 80002c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002c6:	f000 fc9f 	bl	8000c08 <HAL_Init>

  /* USER CODE BEGIN Init */
	__HAL_RCC_AFIO_CLK_ENABLE();           // IMPORTANT
 80002ca:	4b4f      	ldr	r3, [pc, #316]	@ (8000408 <main+0x148>)
 80002cc:	699b      	ldr	r3, [r3, #24]
 80002ce:	4a4e      	ldr	r2, [pc, #312]	@ (8000408 <main+0x148>)
 80002d0:	f043 0301 	orr.w	r3, r3, #1
 80002d4:	6193      	str	r3, [r2, #24]
 80002d6:	4b4c      	ldr	r3, [pc, #304]	@ (8000408 <main+0x148>)
 80002d8:	699b      	ldr	r3, [r3, #24]
 80002da:	f003 0301 	and.w	r3, r3, #1
 80002de:	643b      	str	r3, [r7, #64]	@ 0x40
 80002e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
	// PB10/PB11 used
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002e2:	f000 f8a9 	bl	8000438 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002e6:	f000 f96f 	bl	80005c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80002ea:	f000 f919 	bl	8000520 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80002ee:	f000 f941 	bl	8000574 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 80002f2:	f000 f8e7 	bl	80004c4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
	HAL_UART_Receive_IT(&huart3, &rx3_byte, 1);
 80002f6:	2201      	movs	r2, #1
 80002f8:	4944      	ldr	r1, [pc, #272]	@ (800040c <main+0x14c>)
 80002fa:	4845      	ldr	r0, [pc, #276]	@ (8000410 <main+0x150>)
 80002fc:	f002 f9d5 	bl	80026aa <HAL_UART_Receive_IT>

	/* ---- OLED ---- */
	SSD1306_Init();
 8000300:	f000 f9ba 	bl	8000678 <SSD1306_Init>
	SSD1306_Clear();
 8000304:	f000 fa4a 	bl	800079c <SSD1306_Clear>
	SSD1306_Update();
 8000308:	f000 fa0c 	bl	8000724 <SSD1306_Update>

	/* ---- Start Msg ---- */
	char startMsg[] = "STM32 UART3 Ready\r\n";
 800030c:	4b41      	ldr	r3, [pc, #260]	@ (8000414 <main+0x154>)
 800030e:	f107 0448 	add.w	r4, r7, #72	@ 0x48
 8000312:	461d      	mov	r5, r3
 8000314:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000316:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000318:	682b      	ldr	r3, [r5, #0]
 800031a:	6023      	str	r3, [r4, #0]
	HAL_UART_Transmit(&huart2, (uint8_t*) startMsg, strlen(startMsg),
 800031c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000320:	4618      	mov	r0, r3
 8000322:	f7ff ff13 	bl	800014c <strlen>
 8000326:	4603      	mov	r3, r0
 8000328:	b29a      	uxth	r2, r3
 800032a:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 800032e:	f04f 33ff 	mov.w	r3, #4294967295
 8000332:	4839      	ldr	r0, [pc, #228]	@ (8000418 <main+0x158>)
 8000334:	f002 f92e 	bl	8002594 <HAL_UART_Transmit>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		while (rbuf_pop(&c)) {
 8000338:	e059      	b.n	80003ee <main+0x12e>

			if (c == '\n') {
 800033a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800033e:	2b0a      	cmp	r3, #10
 8000340:	d142      	bne.n	80003c8 <main+0x108>

				line[idx] = '\0';
 8000342:	4b36      	ldr	r3, [pc, #216]	@ (800041c <main+0x15c>)
 8000344:	781b      	ldrb	r3, [r3, #0]
 8000346:	461a      	mov	r2, r3
 8000348:	4b35      	ldr	r3, [pc, #212]	@ (8000420 <main+0x160>)
 800034a:	2100      	movs	r1, #0
 800034c:	5499      	strb	r1, [r3, r2]
				idx = 0;
 800034e:	4b33      	ldr	r3, [pc, #204]	@ (800041c <main+0x15c>)
 8000350:	2200      	movs	r2, #0
 8000352:	701a      	strb	r2, [r3, #0]

				/* ---------- Process BTN:x ---------- */
				if (strncmp(line, "BTN:", 4) == 0) {
 8000354:	2204      	movs	r2, #4
 8000356:	4933      	ldr	r1, [pc, #204]	@ (8000424 <main+0x164>)
 8000358:	4831      	ldr	r0, [pc, #196]	@ (8000420 <main+0x160>)
 800035a:	f002 ffdf 	bl	800331c <strncmp>
 800035e:	4603      	mov	r3, r0
 8000360:	2b00      	cmp	r3, #0
 8000362:	d144      	bne.n	80003ee <main+0x12e>

					int btn = atoi(&line[4]);
 8000364:	4830      	ldr	r0, [pc, #192]	@ (8000428 <main+0x168>)
 8000366:	f002 ff27 	bl	80031b8 <atoi>
 800036a:	65f8      	str	r0, [r7, #92]	@ 0x5c

					char msg[40];
					sprintf(msg, "Button %d Pressed\r\n", btn);
 800036c:	1d3b      	adds	r3, r7, #4
 800036e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000370:	492e      	ldr	r1, [pc, #184]	@ (800042c <main+0x16c>)
 8000372:	4618      	mov	r0, r3
 8000374:	f002 ffa8 	bl	80032c8 <siprintf>

					/* Send back to ESP32 */
					UART3_SendString(msg);
 8000378:	1d3b      	adds	r3, r7, #4
 800037a:	4618      	mov	r0, r3
 800037c:	f7ff ff8a 	bl	8000294 <UART3_SendString>

					/* Print on UART2 (PC) */
					HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg),
 8000380:	1d3b      	adds	r3, r7, #4
 8000382:	4618      	mov	r0, r3
 8000384:	f7ff fee2 	bl	800014c <strlen>
 8000388:	4603      	mov	r3, r0
 800038a:	b29a      	uxth	r2, r3
 800038c:	1d39      	adds	r1, r7, #4
 800038e:	f04f 33ff 	mov.w	r3, #4294967295
 8000392:	4821      	ldr	r0, [pc, #132]	@ (8000418 <main+0x158>)
 8000394:	f002 f8fe 	bl	8002594 <HAL_UART_Transmit>
					HAL_MAX_DELAY);

					/* -------- OLED Output -------- */
					SSD1306_Clear();
 8000398:	f000 fa00 	bl	800079c <SSD1306_Clear>
					SSD1306_WriteStringXY(0, 0, "BUTTON PRESSED:");
 800039c:	4a24      	ldr	r2, [pc, #144]	@ (8000430 <main+0x170>)
 800039e:	2100      	movs	r1, #0
 80003a0:	2000      	movs	r0, #0
 80003a2:	f000 fa69 	bl	8000878 <SSD1306_WriteStringXY>
					char oledMsg[20];
					sprintf(oledMsg, "%d", btn);
 80003a6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80003aa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80003ac:	4921      	ldr	r1, [pc, #132]	@ (8000434 <main+0x174>)
 80003ae:	4618      	mov	r0, r3
 80003b0:	f002 ff8a 	bl	80032c8 <siprintf>
					SSD1306_WriteStringXY(0, 20, oledMsg);
 80003b4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80003b8:	461a      	mov	r2, r3
 80003ba:	2114      	movs	r1, #20
 80003bc:	2000      	movs	r0, #0
 80003be:	f000 fa5b 	bl	8000878 <SSD1306_WriteStringXY>
					SSD1306_Update();
 80003c2:	f000 f9af 	bl	8000724 <SSD1306_Update>
 80003c6:	e012      	b.n	80003ee <main+0x12e>
				}
			} else if (c != '\r') {
 80003c8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80003cc:	2b0d      	cmp	r3, #13
 80003ce:	d00e      	beq.n	80003ee <main+0x12e>
				if (idx < sizeof(line) - 1)
 80003d0:	4b12      	ldr	r3, [pc, #72]	@ (800041c <main+0x15c>)
 80003d2:	781b      	ldrb	r3, [r3, #0]
 80003d4:	2b3e      	cmp	r3, #62	@ 0x3e
 80003d6:	d80a      	bhi.n	80003ee <main+0x12e>
					line[idx++] = c;
 80003d8:	4b10      	ldr	r3, [pc, #64]	@ (800041c <main+0x15c>)
 80003da:	781b      	ldrb	r3, [r3, #0]
 80003dc:	1c5a      	adds	r2, r3, #1
 80003de:	b2d1      	uxtb	r1, r2
 80003e0:	4a0e      	ldr	r2, [pc, #56]	@ (800041c <main+0x15c>)
 80003e2:	7011      	strb	r1, [r2, #0]
 80003e4:	461a      	mov	r2, r3
 80003e6:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 80003ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000420 <main+0x160>)
 80003ec:	5499      	strb	r1, [r3, r2]
		while (rbuf_pop(&c)) {
 80003ee:	f107 0347 	add.w	r3, r7, #71	@ 0x47
 80003f2:	4618      	mov	r0, r3
 80003f4:	f7ff feda 	bl	80001ac <rbuf_pop>
 80003f8:	4603      	mov	r3, r0
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d19d      	bne.n	800033a <main+0x7a>
			}
		}

		HAL_Delay(1);
 80003fe:	2001      	movs	r0, #1
 8000400:	f000 fc64 	bl	8000ccc <HAL_Delay>
		while (rbuf_pop(&c)) {
 8000404:	e7f3      	b.n	80003ee <main+0x12e>
 8000406:	bf00      	nop
 8000408:	40021000 	.word	0x40021000
 800040c:	20000260 	.word	0x20000260
 8000410:	20000114 	.word	0x20000114
 8000414:	08003c94 	.word	0x08003c94
 8000418:	200000cc 	.word	0x200000cc
 800041c:	20000261 	.word	0x20000261
 8000420:	20000264 	.word	0x20000264
 8000424:	08003c64 	.word	0x08003c64
 8000428:	20000268 	.word	0x20000268
 800042c:	08003c6c 	.word	0x08003c6c
 8000430:	08003c80 	.word	0x08003c80
 8000434:	08003c90 	.word	0x08003c90

08000438 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b090      	sub	sp, #64	@ 0x40
 800043c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800043e:	f107 0318 	add.w	r3, r7, #24
 8000442:	2228      	movs	r2, #40	@ 0x28
 8000444:	2100      	movs	r1, #0
 8000446:	4618      	mov	r0, r3
 8000448:	f002 ff60 	bl	800330c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800044c:	1d3b      	adds	r3, r7, #4
 800044e:	2200      	movs	r2, #0
 8000450:	601a      	str	r2, [r3, #0]
 8000452:	605a      	str	r2, [r3, #4]
 8000454:	609a      	str	r2, [r3, #8]
 8000456:	60da      	str	r2, [r3, #12]
 8000458:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800045a:	2301      	movs	r3, #1
 800045c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800045e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000462:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000464:	2300      	movs	r3, #0
 8000466:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000468:	2301      	movs	r3, #1
 800046a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800046c:	2302      	movs	r3, #2
 800046e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000470:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000474:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000476:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800047a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800047c:	f107 0318 	add.w	r3, r7, #24
 8000480:	4618      	mov	r0, r3
 8000482:	f001 fc27 	bl	8001cd4 <HAL_RCC_OscConfig>
 8000486:	4603      	mov	r3, r0
 8000488:	2b00      	cmp	r3, #0
 800048a:	d001      	beq.n	8000490 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800048c:	f000 f8d6 	bl	800063c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000490:	230f      	movs	r3, #15
 8000492:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000494:	2302      	movs	r3, #2
 8000496:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000498:	2380      	movs	r3, #128	@ 0x80
 800049a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800049c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004a2:	2300      	movs	r3, #0
 80004a4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004a6:	1d3b      	adds	r3, r7, #4
 80004a8:	2102      	movs	r1, #2
 80004aa:	4618      	mov	r0, r3
 80004ac:	f001 fe94 	bl	80021d8 <HAL_RCC_ClockConfig>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d001      	beq.n	80004ba <SystemClock_Config+0x82>
  {
    Error_Handler();
 80004b6:	f000 f8c1 	bl	800063c <Error_Handler>
  }
}
 80004ba:	bf00      	nop
 80004bc:	3740      	adds	r7, #64	@ 0x40
 80004be:	46bd      	mov	sp, r7
 80004c0:	bd80      	pop	{r7, pc}
	...

080004c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80004c8:	4b12      	ldr	r3, [pc, #72]	@ (8000514 <MX_I2C1_Init+0x50>)
 80004ca:	4a13      	ldr	r2, [pc, #76]	@ (8000518 <MX_I2C1_Init+0x54>)
 80004cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80004ce:	4b11      	ldr	r3, [pc, #68]	@ (8000514 <MX_I2C1_Init+0x50>)
 80004d0:	4a12      	ldr	r2, [pc, #72]	@ (800051c <MX_I2C1_Init+0x58>)
 80004d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80004d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000514 <MX_I2C1_Init+0x50>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80004da:	4b0e      	ldr	r3, [pc, #56]	@ (8000514 <MX_I2C1_Init+0x50>)
 80004dc:	2200      	movs	r2, #0
 80004de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80004e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000514 <MX_I2C1_Init+0x50>)
 80004e2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80004e6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80004e8:	4b0a      	ldr	r3, [pc, #40]	@ (8000514 <MX_I2C1_Init+0x50>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80004ee:	4b09      	ldr	r3, [pc, #36]	@ (8000514 <MX_I2C1_Init+0x50>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80004f4:	4b07      	ldr	r3, [pc, #28]	@ (8000514 <MX_I2C1_Init+0x50>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004fa:	4b06      	ldr	r3, [pc, #24]	@ (8000514 <MX_I2C1_Init+0x50>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000500:	4804      	ldr	r0, [pc, #16]	@ (8000514 <MX_I2C1_Init+0x50>)
 8000502:	f000 ff4b 	bl	800139c <HAL_I2C_Init>
 8000506:	4603      	mov	r3, r0
 8000508:	2b00      	cmp	r3, #0
 800050a:	d001      	beq.n	8000510 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800050c:	f000 f896 	bl	800063c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000510:	bf00      	nop
 8000512:	bd80      	pop	{r7, pc}
 8000514:	20000078 	.word	0x20000078
 8000518:	40005400 	.word	0x40005400
 800051c:	000186a0 	.word	0x000186a0

08000520 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000524:	4b11      	ldr	r3, [pc, #68]	@ (800056c <MX_USART2_UART_Init+0x4c>)
 8000526:	4a12      	ldr	r2, [pc, #72]	@ (8000570 <MX_USART2_UART_Init+0x50>)
 8000528:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800052a:	4b10      	ldr	r3, [pc, #64]	@ (800056c <MX_USART2_UART_Init+0x4c>)
 800052c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000530:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000532:	4b0e      	ldr	r3, [pc, #56]	@ (800056c <MX_USART2_UART_Init+0x4c>)
 8000534:	2200      	movs	r2, #0
 8000536:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000538:	4b0c      	ldr	r3, [pc, #48]	@ (800056c <MX_USART2_UART_Init+0x4c>)
 800053a:	2200      	movs	r2, #0
 800053c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800053e:	4b0b      	ldr	r3, [pc, #44]	@ (800056c <MX_USART2_UART_Init+0x4c>)
 8000540:	2200      	movs	r2, #0
 8000542:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000544:	4b09      	ldr	r3, [pc, #36]	@ (800056c <MX_USART2_UART_Init+0x4c>)
 8000546:	220c      	movs	r2, #12
 8000548:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800054a:	4b08      	ldr	r3, [pc, #32]	@ (800056c <MX_USART2_UART_Init+0x4c>)
 800054c:	2200      	movs	r2, #0
 800054e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000550:	4b06      	ldr	r3, [pc, #24]	@ (800056c <MX_USART2_UART_Init+0x4c>)
 8000552:	2200      	movs	r2, #0
 8000554:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000556:	4805      	ldr	r0, [pc, #20]	@ (800056c <MX_USART2_UART_Init+0x4c>)
 8000558:	f001 ffcc 	bl	80024f4 <HAL_UART_Init>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	d001      	beq.n	8000566 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000562:	f000 f86b 	bl	800063c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000566:	bf00      	nop
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	200000cc 	.word	0x200000cc
 8000570:	40004400 	.word	0x40004400

08000574 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000578:	4b11      	ldr	r3, [pc, #68]	@ (80005c0 <MX_USART3_UART_Init+0x4c>)
 800057a:	4a12      	ldr	r2, [pc, #72]	@ (80005c4 <MX_USART3_UART_Init+0x50>)
 800057c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800057e:	4b10      	ldr	r3, [pc, #64]	@ (80005c0 <MX_USART3_UART_Init+0x4c>)
 8000580:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000584:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000586:	4b0e      	ldr	r3, [pc, #56]	@ (80005c0 <MX_USART3_UART_Init+0x4c>)
 8000588:	2200      	movs	r2, #0
 800058a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800058c:	4b0c      	ldr	r3, [pc, #48]	@ (80005c0 <MX_USART3_UART_Init+0x4c>)
 800058e:	2200      	movs	r2, #0
 8000590:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000592:	4b0b      	ldr	r3, [pc, #44]	@ (80005c0 <MX_USART3_UART_Init+0x4c>)
 8000594:	2200      	movs	r2, #0
 8000596:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000598:	4b09      	ldr	r3, [pc, #36]	@ (80005c0 <MX_USART3_UART_Init+0x4c>)
 800059a:	220c      	movs	r2, #12
 800059c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800059e:	4b08      	ldr	r3, [pc, #32]	@ (80005c0 <MX_USART3_UART_Init+0x4c>)
 80005a0:	2200      	movs	r2, #0
 80005a2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80005a4:	4b06      	ldr	r3, [pc, #24]	@ (80005c0 <MX_USART3_UART_Init+0x4c>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80005aa:	4805      	ldr	r0, [pc, #20]	@ (80005c0 <MX_USART3_UART_Init+0x4c>)
 80005ac:	f001 ffa2 	bl	80024f4 <HAL_UART_Init>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d001      	beq.n	80005ba <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80005b6:	f000 f841 	bl	800063c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80005ba:	bf00      	nop
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	20000114 	.word	0x20000114
 80005c4:	40004800 	.word	0x40004800

080005c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b085      	sub	sp, #20
 80005cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000638 <MX_GPIO_Init+0x70>)
 80005d0:	699b      	ldr	r3, [r3, #24]
 80005d2:	4a19      	ldr	r2, [pc, #100]	@ (8000638 <MX_GPIO_Init+0x70>)
 80005d4:	f043 0310 	orr.w	r3, r3, #16
 80005d8:	6193      	str	r3, [r2, #24]
 80005da:	4b17      	ldr	r3, [pc, #92]	@ (8000638 <MX_GPIO_Init+0x70>)
 80005dc:	699b      	ldr	r3, [r3, #24]
 80005de:	f003 0310 	and.w	r3, r3, #16
 80005e2:	60fb      	str	r3, [r7, #12]
 80005e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005e6:	4b14      	ldr	r3, [pc, #80]	@ (8000638 <MX_GPIO_Init+0x70>)
 80005e8:	699b      	ldr	r3, [r3, #24]
 80005ea:	4a13      	ldr	r2, [pc, #76]	@ (8000638 <MX_GPIO_Init+0x70>)
 80005ec:	f043 0320 	orr.w	r3, r3, #32
 80005f0:	6193      	str	r3, [r2, #24]
 80005f2:	4b11      	ldr	r3, [pc, #68]	@ (8000638 <MX_GPIO_Init+0x70>)
 80005f4:	699b      	ldr	r3, [r3, #24]
 80005f6:	f003 0320 	and.w	r3, r3, #32
 80005fa:	60bb      	str	r3, [r7, #8]
 80005fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000638 <MX_GPIO_Init+0x70>)
 8000600:	699b      	ldr	r3, [r3, #24]
 8000602:	4a0d      	ldr	r2, [pc, #52]	@ (8000638 <MX_GPIO_Init+0x70>)
 8000604:	f043 0304 	orr.w	r3, r3, #4
 8000608:	6193      	str	r3, [r2, #24]
 800060a:	4b0b      	ldr	r3, [pc, #44]	@ (8000638 <MX_GPIO_Init+0x70>)
 800060c:	699b      	ldr	r3, [r3, #24]
 800060e:	f003 0304 	and.w	r3, r3, #4
 8000612:	607b      	str	r3, [r7, #4]
 8000614:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000616:	4b08      	ldr	r3, [pc, #32]	@ (8000638 <MX_GPIO_Init+0x70>)
 8000618:	699b      	ldr	r3, [r3, #24]
 800061a:	4a07      	ldr	r2, [pc, #28]	@ (8000638 <MX_GPIO_Init+0x70>)
 800061c:	f043 0308 	orr.w	r3, r3, #8
 8000620:	6193      	str	r3, [r2, #24]
 8000622:	4b05      	ldr	r3, [pc, #20]	@ (8000638 <MX_GPIO_Init+0x70>)
 8000624:	699b      	ldr	r3, [r3, #24]
 8000626:	f003 0308 	and.w	r3, r3, #8
 800062a:	603b      	str	r3, [r7, #0]
 800062c:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800062e:	bf00      	nop
 8000630:	3714      	adds	r7, #20
 8000632:	46bd      	mov	sp, r7
 8000634:	bc80      	pop	{r7}
 8000636:	4770      	bx	lr
 8000638:	40021000 	.word	0x40021000

0800063c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000640:	b672      	cpsid	i
}
 8000642:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000644:	bf00      	nop
 8000646:	e7fd      	b.n	8000644 <Error_Handler+0x8>

08000648 <cmd>:
{0x00,0x41,0x36,0x08,0x00}, // }
{0x08,0x04,0x08,0x10,0x08}, // ~
};


static void cmd(uint8_t c) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b086      	sub	sp, #24
 800064c:	af02      	add	r7, sp, #8
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]
    uint8_t d[2] = {0x00, c};
 8000652:	2300      	movs	r3, #0
 8000654:	733b      	strb	r3, [r7, #12]
 8000656:	79fb      	ldrb	r3, [r7, #7]
 8000658:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c1, SSD1306_ADDR, d, 2, 50);
 800065a:	f107 020c 	add.w	r2, r7, #12
 800065e:	2332      	movs	r3, #50	@ 0x32
 8000660:	9300      	str	r3, [sp, #0]
 8000662:	2302      	movs	r3, #2
 8000664:	2178      	movs	r1, #120	@ 0x78
 8000666:	4803      	ldr	r0, [pc, #12]	@ (8000674 <cmd+0x2c>)
 8000668:	f000 ffdc 	bl	8001624 <HAL_I2C_Master_Transmit>
}
 800066c:	bf00      	nop
 800066e:	3710      	adds	r7, #16
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	20000078 	.word	0x20000078

08000678 <SSD1306_Init>:

void SSD1306_Init(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
    HAL_Delay(100);
 800067c:	2064      	movs	r0, #100	@ 0x64
 800067e:	f000 fb25 	bl	8000ccc <HAL_Delay>

    cmd(0xAE);
 8000682:	20ae      	movs	r0, #174	@ 0xae
 8000684:	f7ff ffe0 	bl	8000648 <cmd>
    cmd(0x20); cmd(0x00); // HORIZONTAL (Adafruit uses this!)
 8000688:	2020      	movs	r0, #32
 800068a:	f7ff ffdd 	bl	8000648 <cmd>
 800068e:	2000      	movs	r0, #0
 8000690:	f7ff ffda 	bl	8000648 <cmd>
    cmd(0x40);
 8000694:	2040      	movs	r0, #64	@ 0x40
 8000696:	f7ff ffd7 	bl	8000648 <cmd>
    cmd(0xA1);
 800069a:	20a1      	movs	r0, #161	@ 0xa1
 800069c:	f7ff ffd4 	bl	8000648 <cmd>
    cmd(0xC8);
 80006a0:	20c8      	movs	r0, #200	@ 0xc8
 80006a2:	f7ff ffd1 	bl	8000648 <cmd>
    cmd(0x81); cmd(0x7F);
 80006a6:	2081      	movs	r0, #129	@ 0x81
 80006a8:	f7ff ffce 	bl	8000648 <cmd>
 80006ac:	207f      	movs	r0, #127	@ 0x7f
 80006ae:	f7ff ffcb 	bl	8000648 <cmd>
    cmd(0xA6);
 80006b2:	20a6      	movs	r0, #166	@ 0xa6
 80006b4:	f7ff ffc8 	bl	8000648 <cmd>
    cmd(0xA8); cmd(0x3F);
 80006b8:	20a8      	movs	r0, #168	@ 0xa8
 80006ba:	f7ff ffc5 	bl	8000648 <cmd>
 80006be:	203f      	movs	r0, #63	@ 0x3f
 80006c0:	f7ff ffc2 	bl	8000648 <cmd>
    cmd(0xD3); cmd(0x00);
 80006c4:	20d3      	movs	r0, #211	@ 0xd3
 80006c6:	f7ff ffbf 	bl	8000648 <cmd>
 80006ca:	2000      	movs	r0, #0
 80006cc:	f7ff ffbc 	bl	8000648 <cmd>
    cmd(0xD5); cmd(0x80);
 80006d0:	20d5      	movs	r0, #213	@ 0xd5
 80006d2:	f7ff ffb9 	bl	8000648 <cmd>
 80006d6:	2080      	movs	r0, #128	@ 0x80
 80006d8:	f7ff ffb6 	bl	8000648 <cmd>
    cmd(0xD9); cmd(0xF1);
 80006dc:	20d9      	movs	r0, #217	@ 0xd9
 80006de:	f7ff ffb3 	bl	8000648 <cmd>
 80006e2:	20f1      	movs	r0, #241	@ 0xf1
 80006e4:	f7ff ffb0 	bl	8000648 <cmd>
    cmd(0xDA); cmd(0x12);
 80006e8:	20da      	movs	r0, #218	@ 0xda
 80006ea:	f7ff ffad 	bl	8000648 <cmd>
 80006ee:	2012      	movs	r0, #18
 80006f0:	f7ff ffaa 	bl	8000648 <cmd>
    cmd(0xDB); cmd(0x40);
 80006f4:	20db      	movs	r0, #219	@ 0xdb
 80006f6:	f7ff ffa7 	bl	8000648 <cmd>
 80006fa:	2040      	movs	r0, #64	@ 0x40
 80006fc:	f7ff ffa4 	bl	8000648 <cmd>
    cmd(0x8D); cmd(0x14);
 8000700:	208d      	movs	r0, #141	@ 0x8d
 8000702:	f7ff ffa1 	bl	8000648 <cmd>
 8000706:	2014      	movs	r0, #20
 8000708:	f7ff ff9e 	bl	8000648 <cmd>
    cmd(0xA4);
 800070c:	20a4      	movs	r0, #164	@ 0xa4
 800070e:	f7ff ff9b 	bl	8000648 <cmd>
    cmd(0xAF);
 8000712:	20af      	movs	r0, #175	@ 0xaf
 8000714:	f7ff ff98 	bl	8000648 <cmd>

    SSD1306_Clear();
 8000718:	f000 f840 	bl	800079c <SSD1306_Clear>
    SSD1306_Update();
 800071c:	f000 f802 	bl	8000724 <SSD1306_Update>
}
 8000720:	bf00      	nop
 8000722:	bd80      	pop	{r7, pc}

08000724 <SSD1306_Update>:

void SSD1306_Update(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b0a4      	sub	sp, #144	@ 0x90
 8000728:	af02      	add	r7, sp, #8
    for (uint8_t page = 0; page < 8; page++)
 800072a:	2300      	movs	r3, #0
 800072c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8000730:	e026      	b.n	8000780 <SSD1306_Update+0x5c>
    {
        cmd(0xB0 + page);
 8000732:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000736:	3b50      	subs	r3, #80	@ 0x50
 8000738:	b2db      	uxtb	r3, r3
 800073a:	4618      	mov	r0, r3
 800073c:	f7ff ff84 	bl	8000648 <cmd>
        cmd(0x00);
 8000740:	2000      	movs	r0, #0
 8000742:	f7ff ff81 	bl	8000648 <cmd>
        cmd(0x10);
 8000746:	2010      	movs	r0, #16
 8000748:	f7ff ff7e 	bl	8000648 <cmd>

        uint8_t data[129];
        data[0] = 0x40;
 800074c:	2340      	movs	r3, #64	@ 0x40
 800074e:	713b      	strb	r3, [r7, #4]
        memcpy(&data[1], &buffer[page * 128], 128);
 8000750:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000754:	01db      	lsls	r3, r3, #7
 8000756:	4a0f      	ldr	r2, [pc, #60]	@ (8000794 <SSD1306_Update+0x70>)
 8000758:	1899      	adds	r1, r3, r2
 800075a:	1d3b      	adds	r3, r7, #4
 800075c:	3301      	adds	r3, #1
 800075e:	2280      	movs	r2, #128	@ 0x80
 8000760:	4618      	mov	r0, r3
 8000762:	f002 fe19 	bl	8003398 <memcpy>
        HAL_I2C_Master_Transmit(&hi2c1, SSD1306_ADDR, data, sizeof(data), 100);
 8000766:	1d3a      	adds	r2, r7, #4
 8000768:	2364      	movs	r3, #100	@ 0x64
 800076a:	9300      	str	r3, [sp, #0]
 800076c:	2381      	movs	r3, #129	@ 0x81
 800076e:	2178      	movs	r1, #120	@ 0x78
 8000770:	4809      	ldr	r0, [pc, #36]	@ (8000798 <SSD1306_Update+0x74>)
 8000772:	f000 ff57 	bl	8001624 <HAL_I2C_Master_Transmit>
    for (uint8_t page = 0; page < 8; page++)
 8000776:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800077a:	3301      	adds	r3, #1
 800077c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8000780:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8000784:	2b07      	cmp	r3, #7
 8000786:	d9d4      	bls.n	8000732 <SSD1306_Update+0xe>
    }
}
 8000788:	bf00      	nop
 800078a:	bf00      	nop
 800078c:	3788      	adds	r7, #136	@ 0x88
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	200002a4 	.word	0x200002a4
 8000798:	20000078 	.word	0x20000078

0800079c <SSD1306_Clear>:

void SSD1306_Clear(void) {
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
    memset(buffer, 0, sizeof(buffer));
 80007a0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007a4:	2100      	movs	r1, #0
 80007a6:	4802      	ldr	r0, [pc, #8]	@ (80007b0 <SSD1306_Clear+0x14>)
 80007a8:	f002 fdb0 	bl	800330c <memset>
}
 80007ac:	bf00      	nop
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	200002a4 	.word	0x200002a4

080007b4 <SSD1306_SetCursor>:

void SSD1306_SetCursor(uint8_t x, uint8_t y) {
 80007b4:	b480      	push	{r7}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	4603      	mov	r3, r0
 80007bc:	460a      	mov	r2, r1
 80007be:	71fb      	strb	r3, [r7, #7]
 80007c0:	4613      	mov	r3, r2
 80007c2:	71bb      	strb	r3, [r7, #6]
    posX = x;
 80007c4:	4a05      	ldr	r2, [pc, #20]	@ (80007dc <SSD1306_SetCursor+0x28>)
 80007c6:	79fb      	ldrb	r3, [r7, #7]
 80007c8:	7013      	strb	r3, [r2, #0]
    posY = y;
 80007ca:	4a05      	ldr	r2, [pc, #20]	@ (80007e0 <SSD1306_SetCursor+0x2c>)
 80007cc:	79bb      	ldrb	r3, [r7, #6]
 80007ce:	7013      	strb	r3, [r2, #0]
}
 80007d0:	bf00      	nop
 80007d2:	370c      	adds	r7, #12
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bc80      	pop	{r7}
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	200006a4 	.word	0x200006a4
 80007e0:	200006a5 	.word	0x200006a5

080007e4 <SSD1306_WriteChar>:

void SSD1306_WriteChar(char c)
{
 80007e4:	b490      	push	{r4, r7}
 80007e6:	b084      	sub	sp, #16
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	4603      	mov	r3, r0
 80007ec:	71fb      	strb	r3, [r7, #7]
    if (c < 32 || c > 126) c = ' ';
 80007ee:	79fb      	ldrb	r3, [r7, #7]
 80007f0:	2b1f      	cmp	r3, #31
 80007f2:	d902      	bls.n	80007fa <SSD1306_WriteChar+0x16>
 80007f4:	79fb      	ldrb	r3, [r7, #7]
 80007f6:	2b7e      	cmp	r3, #126	@ 0x7e
 80007f8:	d901      	bls.n	80007fe <SSD1306_WriteChar+0x1a>
 80007fa:	2320      	movs	r3, #32
 80007fc:	71fb      	strb	r3, [r7, #7]

    uint16_t index = posX + (posY/8)*128;
 80007fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000868 <SSD1306_WriteChar+0x84>)
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	461a      	mov	r2, r3
 8000804:	4b19      	ldr	r3, [pc, #100]	@ (800086c <SSD1306_WriteChar+0x88>)
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	08db      	lsrs	r3, r3, #3
 800080a:	b2db      	uxtb	r3, r3
 800080c:	01db      	lsls	r3, r3, #7
 800080e:	b29b      	uxth	r3, r3
 8000810:	4413      	add	r3, r2
 8000812:	81bb      	strh	r3, [r7, #12]

    for (uint8_t i=0;i<5;i++)
 8000814:	2300      	movs	r3, #0
 8000816:	73fb      	strb	r3, [r7, #15]
 8000818:	e012      	b.n	8000840 <SSD1306_WriteChar+0x5c>
        buffer[index+i] = font5x7[c-32][i];
 800081a:	79fb      	ldrb	r3, [r7, #7]
 800081c:	f1a3 0220 	sub.w	r2, r3, #32
 8000820:	7bf8      	ldrb	r0, [r7, #15]
 8000822:	89b9      	ldrh	r1, [r7, #12]
 8000824:	7bfb      	ldrb	r3, [r7, #15]
 8000826:	4419      	add	r1, r3
 8000828:	4c11      	ldr	r4, [pc, #68]	@ (8000870 <SSD1306_WriteChar+0x8c>)
 800082a:	4613      	mov	r3, r2
 800082c:	009b      	lsls	r3, r3, #2
 800082e:	4413      	add	r3, r2
 8000830:	4423      	add	r3, r4
 8000832:	4403      	add	r3, r0
 8000834:	781a      	ldrb	r2, [r3, #0]
 8000836:	4b0f      	ldr	r3, [pc, #60]	@ (8000874 <SSD1306_WriteChar+0x90>)
 8000838:	545a      	strb	r2, [r3, r1]
    for (uint8_t i=0;i<5;i++)
 800083a:	7bfb      	ldrb	r3, [r7, #15]
 800083c:	3301      	adds	r3, #1
 800083e:	73fb      	strb	r3, [r7, #15]
 8000840:	7bfb      	ldrb	r3, [r7, #15]
 8000842:	2b04      	cmp	r3, #4
 8000844:	d9e9      	bls.n	800081a <SSD1306_WriteChar+0x36>

    buffer[index+5] = 0x00;
 8000846:	89bb      	ldrh	r3, [r7, #12]
 8000848:	3305      	adds	r3, #5
 800084a:	4a0a      	ldr	r2, [pc, #40]	@ (8000874 <SSD1306_WriteChar+0x90>)
 800084c:	2100      	movs	r1, #0
 800084e:	54d1      	strb	r1, [r2, r3]

    posX += 6;
 8000850:	4b05      	ldr	r3, [pc, #20]	@ (8000868 <SSD1306_WriteChar+0x84>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	3306      	adds	r3, #6
 8000856:	b2da      	uxtb	r2, r3
 8000858:	4b03      	ldr	r3, [pc, #12]	@ (8000868 <SSD1306_WriteChar+0x84>)
 800085a:	701a      	strb	r2, [r3, #0]
}
 800085c:	bf00      	nop
 800085e:	3710      	adds	r7, #16
 8000860:	46bd      	mov	sp, r7
 8000862:	bc90      	pop	{r4, r7}
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	200006a4 	.word	0x200006a4
 800086c:	200006a5 	.word	0x200006a5
 8000870:	08003ca8 	.word	0x08003ca8
 8000874:	200002a4 	.word	0x200002a4

08000878 <SSD1306_WriteStringXY>:
void SSD1306_WriteString(const char *s)
{
    while(*s) SSD1306_WriteChar(*s++);
}
void SSD1306_WriteStringXY(uint8_t x, uint8_t y, const char *s)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
 800087e:	4603      	mov	r3, r0
 8000880:	603a      	str	r2, [r7, #0]
 8000882:	71fb      	strb	r3, [r7, #7]
 8000884:	460b      	mov	r3, r1
 8000886:	71bb      	strb	r3, [r7, #6]
    SSD1306_SetCursor(x, y);
 8000888:	79ba      	ldrb	r2, [r7, #6]
 800088a:	79fb      	ldrb	r3, [r7, #7]
 800088c:	4611      	mov	r1, r2
 800088e:	4618      	mov	r0, r3
 8000890:	f7ff ff90 	bl	80007b4 <SSD1306_SetCursor>
    while (*s) SSD1306_WriteChar(*s++);
 8000894:	e006      	b.n	80008a4 <SSD1306_WriteStringXY+0x2c>
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	1c5a      	adds	r2, r3, #1
 800089a:	603a      	str	r2, [r7, #0]
 800089c:	781b      	ldrb	r3, [r3, #0]
 800089e:	4618      	mov	r0, r3
 80008a0:	f7ff ffa0 	bl	80007e4 <SSD1306_WriteChar>
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d1f4      	bne.n	8000896 <SSD1306_WriteStringXY+0x1e>
}
 80008ac:	bf00      	nop
 80008ae:	bf00      	nop
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
	...

080008b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b085      	sub	sp, #20
 80008bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80008be:	4b15      	ldr	r3, [pc, #84]	@ (8000914 <HAL_MspInit+0x5c>)
 80008c0:	699b      	ldr	r3, [r3, #24]
 80008c2:	4a14      	ldr	r2, [pc, #80]	@ (8000914 <HAL_MspInit+0x5c>)
 80008c4:	f043 0301 	orr.w	r3, r3, #1
 80008c8:	6193      	str	r3, [r2, #24]
 80008ca:	4b12      	ldr	r3, [pc, #72]	@ (8000914 <HAL_MspInit+0x5c>)
 80008cc:	699b      	ldr	r3, [r3, #24]
 80008ce:	f003 0301 	and.w	r3, r3, #1
 80008d2:	60bb      	str	r3, [r7, #8]
 80008d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000914 <HAL_MspInit+0x5c>)
 80008d8:	69db      	ldr	r3, [r3, #28]
 80008da:	4a0e      	ldr	r2, [pc, #56]	@ (8000914 <HAL_MspInit+0x5c>)
 80008dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008e0:	61d3      	str	r3, [r2, #28]
 80008e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000914 <HAL_MspInit+0x5c>)
 80008e4:	69db      	ldr	r3, [r3, #28]
 80008e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80008ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000918 <HAL_MspInit+0x60>)
 80008f0:	685b      	ldr	r3, [r3, #4]
 80008f2:	60fb      	str	r3, [r7, #12]
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80008fa:	60fb      	str	r3, [r7, #12]
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000902:	60fb      	str	r3, [r7, #12]
 8000904:	4a04      	ldr	r2, [pc, #16]	@ (8000918 <HAL_MspInit+0x60>)
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800090a:	bf00      	nop
 800090c:	3714      	adds	r7, #20
 800090e:	46bd      	mov	sp, r7
 8000910:	bc80      	pop	{r7}
 8000912:	4770      	bx	lr
 8000914:	40021000 	.word	0x40021000
 8000918:	40010000 	.word	0x40010000

0800091c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b08a      	sub	sp, #40	@ 0x28
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000924:	f107 0314 	add.w	r3, r7, #20
 8000928:	2200      	movs	r2, #0
 800092a:	601a      	str	r2, [r3, #0]
 800092c:	605a      	str	r2, [r3, #4]
 800092e:	609a      	str	r2, [r3, #8]
 8000930:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	4a1d      	ldr	r2, [pc, #116]	@ (80009ac <HAL_I2C_MspInit+0x90>)
 8000938:	4293      	cmp	r3, r2
 800093a:	d132      	bne.n	80009a2 <HAL_I2C_MspInit+0x86>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800093c:	4b1c      	ldr	r3, [pc, #112]	@ (80009b0 <HAL_I2C_MspInit+0x94>)
 800093e:	699b      	ldr	r3, [r3, #24]
 8000940:	4a1b      	ldr	r2, [pc, #108]	@ (80009b0 <HAL_I2C_MspInit+0x94>)
 8000942:	f043 0308 	orr.w	r3, r3, #8
 8000946:	6193      	str	r3, [r2, #24]
 8000948:	4b19      	ldr	r3, [pc, #100]	@ (80009b0 <HAL_I2C_MspInit+0x94>)
 800094a:	699b      	ldr	r3, [r3, #24]
 800094c:	f003 0308 	and.w	r3, r3, #8
 8000950:	613b      	str	r3, [r7, #16]
 8000952:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000954:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000958:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800095a:	2312      	movs	r3, #18
 800095c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800095e:	2303      	movs	r3, #3
 8000960:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	4619      	mov	r1, r3
 8000968:	4812      	ldr	r0, [pc, #72]	@ (80009b4 <HAL_I2C_MspInit+0x98>)
 800096a:	f000 fb93 	bl	8001094 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800096e:	4b12      	ldr	r3, [pc, #72]	@ (80009b8 <HAL_I2C_MspInit+0x9c>)
 8000970:	685b      	ldr	r3, [r3, #4]
 8000972:	627b      	str	r3, [r7, #36]	@ 0x24
 8000974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000976:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800097a:	627b      	str	r3, [r7, #36]	@ 0x24
 800097c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800097e:	f043 0302 	orr.w	r3, r3, #2
 8000982:	627b      	str	r3, [r7, #36]	@ 0x24
 8000984:	4a0c      	ldr	r2, [pc, #48]	@ (80009b8 <HAL_I2C_MspInit+0x9c>)
 8000986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000988:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800098a:	4b09      	ldr	r3, [pc, #36]	@ (80009b0 <HAL_I2C_MspInit+0x94>)
 800098c:	69db      	ldr	r3, [r3, #28]
 800098e:	4a08      	ldr	r2, [pc, #32]	@ (80009b0 <HAL_I2C_MspInit+0x94>)
 8000990:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000994:	61d3      	str	r3, [r2, #28]
 8000996:	4b06      	ldr	r3, [pc, #24]	@ (80009b0 <HAL_I2C_MspInit+0x94>)
 8000998:	69db      	ldr	r3, [r3, #28]
 800099a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800099e:	60fb      	str	r3, [r7, #12]
 80009a0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80009a2:	bf00      	nop
 80009a4:	3728      	adds	r7, #40	@ 0x28
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	40005400 	.word	0x40005400
 80009b0:	40021000 	.word	0x40021000
 80009b4:	40010c00 	.word	0x40010c00
 80009b8:	40010000 	.word	0x40010000

080009bc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b08a      	sub	sp, #40	@ 0x28
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c4:	f107 0318 	add.w	r3, r7, #24
 80009c8:	2200      	movs	r2, #0
 80009ca:	601a      	str	r2, [r3, #0]
 80009cc:	605a      	str	r2, [r3, #4]
 80009ce:	609a      	str	r2, [r3, #8]
 80009d0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	4a3b      	ldr	r2, [pc, #236]	@ (8000ac4 <HAL_UART_MspInit+0x108>)
 80009d8:	4293      	cmp	r3, r2
 80009da:	d130      	bne.n	8000a3e <HAL_UART_MspInit+0x82>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009dc:	4b3a      	ldr	r3, [pc, #232]	@ (8000ac8 <HAL_UART_MspInit+0x10c>)
 80009de:	69db      	ldr	r3, [r3, #28]
 80009e0:	4a39      	ldr	r2, [pc, #228]	@ (8000ac8 <HAL_UART_MspInit+0x10c>)
 80009e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009e6:	61d3      	str	r3, [r2, #28]
 80009e8:	4b37      	ldr	r3, [pc, #220]	@ (8000ac8 <HAL_UART_MspInit+0x10c>)
 80009ea:	69db      	ldr	r3, [r3, #28]
 80009ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009f0:	617b      	str	r3, [r7, #20]
 80009f2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009f4:	4b34      	ldr	r3, [pc, #208]	@ (8000ac8 <HAL_UART_MspInit+0x10c>)
 80009f6:	699b      	ldr	r3, [r3, #24]
 80009f8:	4a33      	ldr	r2, [pc, #204]	@ (8000ac8 <HAL_UART_MspInit+0x10c>)
 80009fa:	f043 0304 	orr.w	r3, r3, #4
 80009fe:	6193      	str	r3, [r2, #24]
 8000a00:	4b31      	ldr	r3, [pc, #196]	@ (8000ac8 <HAL_UART_MspInit+0x10c>)
 8000a02:	699b      	ldr	r3, [r3, #24]
 8000a04:	f003 0304 	and.w	r3, r3, #4
 8000a08:	613b      	str	r3, [r7, #16]
 8000a0a:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a0c:	2304      	movs	r3, #4
 8000a0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a10:	2302      	movs	r3, #2
 8000a12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a14:	2303      	movs	r3, #3
 8000a16:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a18:	f107 0318 	add.w	r3, r7, #24
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	482b      	ldr	r0, [pc, #172]	@ (8000acc <HAL_UART_MspInit+0x110>)
 8000a20:	f000 fb38 	bl	8001094 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000a24:	2308      	movs	r3, #8
 8000a26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a30:	f107 0318 	add.w	r3, r7, #24
 8000a34:	4619      	mov	r1, r3
 8000a36:	4825      	ldr	r0, [pc, #148]	@ (8000acc <HAL_UART_MspInit+0x110>)
 8000a38:	f000 fb2c 	bl	8001094 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8000a3c:	e03e      	b.n	8000abc <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART3)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4a23      	ldr	r2, [pc, #140]	@ (8000ad0 <HAL_UART_MspInit+0x114>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d139      	bne.n	8000abc <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000a48:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac8 <HAL_UART_MspInit+0x10c>)
 8000a4a:	69db      	ldr	r3, [r3, #28]
 8000a4c:	4a1e      	ldr	r2, [pc, #120]	@ (8000ac8 <HAL_UART_MspInit+0x10c>)
 8000a4e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000a52:	61d3      	str	r3, [r2, #28]
 8000a54:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac8 <HAL_UART_MspInit+0x10c>)
 8000a56:	69db      	ldr	r3, [r3, #28]
 8000a58:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000a5c:	60fb      	str	r3, [r7, #12]
 8000a5e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a60:	4b19      	ldr	r3, [pc, #100]	@ (8000ac8 <HAL_UART_MspInit+0x10c>)
 8000a62:	699b      	ldr	r3, [r3, #24]
 8000a64:	4a18      	ldr	r2, [pc, #96]	@ (8000ac8 <HAL_UART_MspInit+0x10c>)
 8000a66:	f043 0308 	orr.w	r3, r3, #8
 8000a6a:	6193      	str	r3, [r2, #24]
 8000a6c:	4b16      	ldr	r3, [pc, #88]	@ (8000ac8 <HAL_UART_MspInit+0x10c>)
 8000a6e:	699b      	ldr	r3, [r3, #24]
 8000a70:	f003 0308 	and.w	r3, r3, #8
 8000a74:	60bb      	str	r3, [r7, #8]
 8000a76:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000a78:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a7e:	2302      	movs	r3, #2
 8000a80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a82:	2303      	movs	r3, #3
 8000a84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a86:	f107 0318 	add.w	r3, r7, #24
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	4811      	ldr	r0, [pc, #68]	@ (8000ad4 <HAL_UART_MspInit+0x118>)
 8000a8e:	f000 fb01 	bl	8001094 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000a92:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000a96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aa0:	f107 0318 	add.w	r3, r7, #24
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	480b      	ldr	r0, [pc, #44]	@ (8000ad4 <HAL_UART_MspInit+0x118>)
 8000aa8:	f000 faf4 	bl	8001094 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000aac:	2200      	movs	r2, #0
 8000aae:	2100      	movs	r1, #0
 8000ab0:	2027      	movs	r0, #39	@ 0x27
 8000ab2:	f000 fa06 	bl	8000ec2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000ab6:	2027      	movs	r0, #39	@ 0x27
 8000ab8:	f000 fa1f 	bl	8000efa <HAL_NVIC_EnableIRQ>
}
 8000abc:	bf00      	nop
 8000abe:	3728      	adds	r7, #40	@ 0x28
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	40004400 	.word	0x40004400
 8000ac8:	40021000 	.word	0x40021000
 8000acc:	40010800 	.word	0x40010800
 8000ad0:	40004800 	.word	0x40004800
 8000ad4:	40010c00 	.word	0x40010c00

08000ad8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000adc:	bf00      	nop
 8000ade:	e7fd      	b.n	8000adc <NMI_Handler+0x4>

08000ae0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ae4:	bf00      	nop
 8000ae6:	e7fd      	b.n	8000ae4 <HardFault_Handler+0x4>

08000ae8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000aec:	bf00      	nop
 8000aee:	e7fd      	b.n	8000aec <MemManage_Handler+0x4>

08000af0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000af4:	bf00      	nop
 8000af6:	e7fd      	b.n	8000af4 <BusFault_Handler+0x4>

08000af8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000afc:	bf00      	nop
 8000afe:	e7fd      	b.n	8000afc <UsageFault_Handler+0x4>

08000b00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b04:	bf00      	nop
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bc80      	pop	{r7}
 8000b0a:	4770      	bx	lr

08000b0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b10:	bf00      	nop
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bc80      	pop	{r7}
 8000b16:	4770      	bx	lr

08000b18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b1c:	bf00      	nop
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bc80      	pop	{r7}
 8000b22:	4770      	bx	lr

08000b24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b28:	f000 f8b4 	bl	8000c94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b2c:	bf00      	nop
 8000b2e:	bd80      	pop	{r7, pc}

08000b30 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000b34:	4802      	ldr	r0, [pc, #8]	@ (8000b40 <USART3_IRQHandler+0x10>)
 8000b36:	f001 fddd 	bl	80026f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000b3a:	bf00      	nop
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	20000114 	.word	0x20000114

08000b44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b086      	sub	sp, #24
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b4c:	4a14      	ldr	r2, [pc, #80]	@ (8000ba0 <_sbrk+0x5c>)
 8000b4e:	4b15      	ldr	r3, [pc, #84]	@ (8000ba4 <_sbrk+0x60>)
 8000b50:	1ad3      	subs	r3, r2, r3
 8000b52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b54:	697b      	ldr	r3, [r7, #20]
 8000b56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b58:	4b13      	ldr	r3, [pc, #76]	@ (8000ba8 <_sbrk+0x64>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d102      	bne.n	8000b66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b60:	4b11      	ldr	r3, [pc, #68]	@ (8000ba8 <_sbrk+0x64>)
 8000b62:	4a12      	ldr	r2, [pc, #72]	@ (8000bac <_sbrk+0x68>)
 8000b64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b66:	4b10      	ldr	r3, [pc, #64]	@ (8000ba8 <_sbrk+0x64>)
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4413      	add	r3, r2
 8000b6e:	693a      	ldr	r2, [r7, #16]
 8000b70:	429a      	cmp	r2, r3
 8000b72:	d207      	bcs.n	8000b84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b74:	f002 fbe4 	bl	8003340 <__errno>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	220c      	movs	r2, #12
 8000b7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b82:	e009      	b.n	8000b98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b84:	4b08      	ldr	r3, [pc, #32]	@ (8000ba8 <_sbrk+0x64>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b8a:	4b07      	ldr	r3, [pc, #28]	@ (8000ba8 <_sbrk+0x64>)
 8000b8c:	681a      	ldr	r2, [r3, #0]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4413      	add	r3, r2
 8000b92:	4a05      	ldr	r2, [pc, #20]	@ (8000ba8 <_sbrk+0x64>)
 8000b94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b96:	68fb      	ldr	r3, [r7, #12]
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3718      	adds	r7, #24
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	20005000 	.word	0x20005000
 8000ba4:	00000400 	.word	0x00000400
 8000ba8:	200006a8 	.word	0x200006a8
 8000bac:	200007f8 	.word	0x200007f8

08000bb0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bb4:	bf00      	nop
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bc80      	pop	{r7}
 8000bba:	4770      	bx	lr

08000bbc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bbc:	f7ff fff8 	bl	8000bb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bc0:	480b      	ldr	r0, [pc, #44]	@ (8000bf0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000bc2:	490c      	ldr	r1, [pc, #48]	@ (8000bf4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000bc4:	4a0c      	ldr	r2, [pc, #48]	@ (8000bf8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000bc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bc8:	e002      	b.n	8000bd0 <LoopCopyDataInit>

08000bca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bce:	3304      	adds	r3, #4

08000bd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bd4:	d3f9      	bcc.n	8000bca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bd6:	4a09      	ldr	r2, [pc, #36]	@ (8000bfc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000bd8:	4c09      	ldr	r4, [pc, #36]	@ (8000c00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000bda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bdc:	e001      	b.n	8000be2 <LoopFillZerobss>

08000bde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000be0:	3204      	adds	r2, #4

08000be2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000be2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000be4:	d3fb      	bcc.n	8000bde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000be6:	f002 fbb1 	bl	800334c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000bea:	f7ff fb69 	bl	80002c0 <main>
  bx lr
 8000bee:	4770      	bx	lr
  ldr r0, =_sdata
 8000bf0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bf4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000bf8:	08003ff4 	.word	0x08003ff4
  ldr r2, =_sbss
 8000bfc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000c00:	200007f8 	.word	0x200007f8

08000c04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c04:	e7fe      	b.n	8000c04 <ADC1_2_IRQHandler>
	...

08000c08 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c0c:	4b08      	ldr	r3, [pc, #32]	@ (8000c30 <HAL_Init+0x28>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a07      	ldr	r2, [pc, #28]	@ (8000c30 <HAL_Init+0x28>)
 8000c12:	f043 0310 	orr.w	r3, r3, #16
 8000c16:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c18:	2003      	movs	r0, #3
 8000c1a:	f000 f947 	bl	8000eac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c1e:	200f      	movs	r0, #15
 8000c20:	f000 f808 	bl	8000c34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c24:	f7ff fe48 	bl	80008b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c28:	2300      	movs	r3, #0
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	40022000 	.word	0x40022000

08000c34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c3c:	4b12      	ldr	r3, [pc, #72]	@ (8000c88 <HAL_InitTick+0x54>)
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	4b12      	ldr	r3, [pc, #72]	@ (8000c8c <HAL_InitTick+0x58>)
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	4619      	mov	r1, r3
 8000c46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c52:	4618      	mov	r0, r3
 8000c54:	f000 f95f 	bl	8000f16 <HAL_SYSTICK_Config>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	e00e      	b.n	8000c80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2b0f      	cmp	r3, #15
 8000c66:	d80a      	bhi.n	8000c7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	6879      	ldr	r1, [r7, #4]
 8000c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c70:	f000 f927 	bl	8000ec2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c74:	4a06      	ldr	r2, [pc, #24]	@ (8000c90 <HAL_InitTick+0x5c>)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	e000      	b.n	8000c80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c7e:	2301      	movs	r3, #1
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	20000000 	.word	0x20000000
 8000c8c:	20000008 	.word	0x20000008
 8000c90:	20000004 	.word	0x20000004

08000c94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c94:	b480      	push	{r7}
 8000c96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c98:	4b05      	ldr	r3, [pc, #20]	@ (8000cb0 <HAL_IncTick+0x1c>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	461a      	mov	r2, r3
 8000c9e:	4b05      	ldr	r3, [pc, #20]	@ (8000cb4 <HAL_IncTick+0x20>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	4413      	add	r3, r2
 8000ca4:	4a03      	ldr	r2, [pc, #12]	@ (8000cb4 <HAL_IncTick+0x20>)
 8000ca6:	6013      	str	r3, [r2, #0]
}
 8000ca8:	bf00      	nop
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bc80      	pop	{r7}
 8000cae:	4770      	bx	lr
 8000cb0:	20000008 	.word	0x20000008
 8000cb4:	200006ac 	.word	0x200006ac

08000cb8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  return uwTick;
 8000cbc:	4b02      	ldr	r3, [pc, #8]	@ (8000cc8 <HAL_GetTick+0x10>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bc80      	pop	{r7}
 8000cc6:	4770      	bx	lr
 8000cc8:	200006ac 	.word	0x200006ac

08000ccc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b084      	sub	sp, #16
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cd4:	f7ff fff0 	bl	8000cb8 <HAL_GetTick>
 8000cd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ce4:	d005      	beq.n	8000cf2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ce6:	4b0a      	ldr	r3, [pc, #40]	@ (8000d10 <HAL_Delay+0x44>)
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	461a      	mov	r2, r3
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	4413      	add	r3, r2
 8000cf0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cf2:	bf00      	nop
 8000cf4:	f7ff ffe0 	bl	8000cb8 <HAL_GetTick>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	68bb      	ldr	r3, [r7, #8]
 8000cfc:	1ad3      	subs	r3, r2, r3
 8000cfe:	68fa      	ldr	r2, [r7, #12]
 8000d00:	429a      	cmp	r2, r3
 8000d02:	d8f7      	bhi.n	8000cf4 <HAL_Delay+0x28>
  {
  }
}
 8000d04:	bf00      	nop
 8000d06:	bf00      	nop
 8000d08:	3710      	adds	r7, #16
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	20000008 	.word	0x20000008

08000d14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b085      	sub	sp, #20
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	f003 0307 	and.w	r3, r3, #7
 8000d22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d24:	4b0c      	ldr	r3, [pc, #48]	@ (8000d58 <__NVIC_SetPriorityGrouping+0x44>)
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d2a:	68ba      	ldr	r2, [r7, #8]
 8000d2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d30:	4013      	ands	r3, r2
 8000d32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d3c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d46:	4a04      	ldr	r2, [pc, #16]	@ (8000d58 <__NVIC_SetPriorityGrouping+0x44>)
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	60d3      	str	r3, [r2, #12]
}
 8000d4c:	bf00      	nop
 8000d4e:	3714      	adds	r7, #20
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bc80      	pop	{r7}
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	e000ed00 	.word	0xe000ed00

08000d5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d60:	4b04      	ldr	r3, [pc, #16]	@ (8000d74 <__NVIC_GetPriorityGrouping+0x18>)
 8000d62:	68db      	ldr	r3, [r3, #12]
 8000d64:	0a1b      	lsrs	r3, r3, #8
 8000d66:	f003 0307 	and.w	r3, r3, #7
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bc80      	pop	{r7}
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	e000ed00 	.word	0xe000ed00

08000d78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	4603      	mov	r3, r0
 8000d80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	db0b      	blt.n	8000da2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	f003 021f 	and.w	r2, r3, #31
 8000d90:	4906      	ldr	r1, [pc, #24]	@ (8000dac <__NVIC_EnableIRQ+0x34>)
 8000d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d96:	095b      	lsrs	r3, r3, #5
 8000d98:	2001      	movs	r0, #1
 8000d9a:	fa00 f202 	lsl.w	r2, r0, r2
 8000d9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000da2:	bf00      	nop
 8000da4:	370c      	adds	r7, #12
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bc80      	pop	{r7}
 8000daa:	4770      	bx	lr
 8000dac:	e000e100 	.word	0xe000e100

08000db0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	6039      	str	r1, [r7, #0]
 8000dba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	db0a      	blt.n	8000dda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	b2da      	uxtb	r2, r3
 8000dc8:	490c      	ldr	r1, [pc, #48]	@ (8000dfc <__NVIC_SetPriority+0x4c>)
 8000dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dce:	0112      	lsls	r2, r2, #4
 8000dd0:	b2d2      	uxtb	r2, r2
 8000dd2:	440b      	add	r3, r1
 8000dd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dd8:	e00a      	b.n	8000df0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	b2da      	uxtb	r2, r3
 8000dde:	4908      	ldr	r1, [pc, #32]	@ (8000e00 <__NVIC_SetPriority+0x50>)
 8000de0:	79fb      	ldrb	r3, [r7, #7]
 8000de2:	f003 030f 	and.w	r3, r3, #15
 8000de6:	3b04      	subs	r3, #4
 8000de8:	0112      	lsls	r2, r2, #4
 8000dea:	b2d2      	uxtb	r2, r2
 8000dec:	440b      	add	r3, r1
 8000dee:	761a      	strb	r2, [r3, #24]
}
 8000df0:	bf00      	nop
 8000df2:	370c      	adds	r7, #12
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bc80      	pop	{r7}
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	e000e100 	.word	0xe000e100
 8000e00:	e000ed00 	.word	0xe000ed00

08000e04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b089      	sub	sp, #36	@ 0x24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	f003 0307 	and.w	r3, r3, #7
 8000e16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e18:	69fb      	ldr	r3, [r7, #28]
 8000e1a:	f1c3 0307 	rsb	r3, r3, #7
 8000e1e:	2b04      	cmp	r3, #4
 8000e20:	bf28      	it	cs
 8000e22:	2304      	movcs	r3, #4
 8000e24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	3304      	adds	r3, #4
 8000e2a:	2b06      	cmp	r3, #6
 8000e2c:	d902      	bls.n	8000e34 <NVIC_EncodePriority+0x30>
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	3b03      	subs	r3, #3
 8000e32:	e000      	b.n	8000e36 <NVIC_EncodePriority+0x32>
 8000e34:	2300      	movs	r3, #0
 8000e36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e38:	f04f 32ff 	mov.w	r2, #4294967295
 8000e3c:	69bb      	ldr	r3, [r7, #24]
 8000e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e42:	43da      	mvns	r2, r3
 8000e44:	68bb      	ldr	r3, [r7, #8]
 8000e46:	401a      	ands	r2, r3
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e4c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	fa01 f303 	lsl.w	r3, r1, r3
 8000e56:	43d9      	mvns	r1, r3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e5c:	4313      	orrs	r3, r2
         );
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3724      	adds	r7, #36	@ 0x24
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bc80      	pop	{r7}
 8000e66:	4770      	bx	lr

08000e68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b082      	sub	sp, #8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	3b01      	subs	r3, #1
 8000e74:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e78:	d301      	bcc.n	8000e7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	e00f      	b.n	8000e9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea8 <SysTick_Config+0x40>)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	3b01      	subs	r3, #1
 8000e84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e86:	210f      	movs	r1, #15
 8000e88:	f04f 30ff 	mov.w	r0, #4294967295
 8000e8c:	f7ff ff90 	bl	8000db0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e90:	4b05      	ldr	r3, [pc, #20]	@ (8000ea8 <SysTick_Config+0x40>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e96:	4b04      	ldr	r3, [pc, #16]	@ (8000ea8 <SysTick_Config+0x40>)
 8000e98:	2207      	movs	r2, #7
 8000e9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e9c:	2300      	movs	r3, #0
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	e000e010 	.word	0xe000e010

08000eac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eb4:	6878      	ldr	r0, [r7, #4]
 8000eb6:	f7ff ff2d 	bl	8000d14 <__NVIC_SetPriorityGrouping>
}
 8000eba:	bf00      	nop
 8000ebc:	3708      	adds	r7, #8
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	b086      	sub	sp, #24
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	4603      	mov	r3, r0
 8000eca:	60b9      	str	r1, [r7, #8]
 8000ecc:	607a      	str	r2, [r7, #4]
 8000ece:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ed4:	f7ff ff42 	bl	8000d5c <__NVIC_GetPriorityGrouping>
 8000ed8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eda:	687a      	ldr	r2, [r7, #4]
 8000edc:	68b9      	ldr	r1, [r7, #8]
 8000ede:	6978      	ldr	r0, [r7, #20]
 8000ee0:	f7ff ff90 	bl	8000e04 <NVIC_EncodePriority>
 8000ee4:	4602      	mov	r2, r0
 8000ee6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eea:	4611      	mov	r1, r2
 8000eec:	4618      	mov	r0, r3
 8000eee:	f7ff ff5f 	bl	8000db0 <__NVIC_SetPriority>
}
 8000ef2:	bf00      	nop
 8000ef4:	3718      	adds	r7, #24
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b082      	sub	sp, #8
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	4603      	mov	r3, r0
 8000f02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff ff35 	bl	8000d78 <__NVIC_EnableIRQ>
}
 8000f0e:	bf00      	nop
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}

08000f16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f16:	b580      	push	{r7, lr}
 8000f18:	b082      	sub	sp, #8
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	f7ff ffa2 	bl	8000e68 <SysTick_Config>
 8000f24:	4603      	mov	r3, r0
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}

08000f2e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	b085      	sub	sp, #20
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f36:	2300      	movs	r3, #0
 8000f38:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	2b02      	cmp	r3, #2
 8000f44:	d008      	beq.n	8000f58 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2204      	movs	r2, #4
 8000f4a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000f54:	2301      	movs	r3, #1
 8000f56:	e020      	b.n	8000f9a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f022 020e 	bic.w	r2, r2, #14
 8000f66:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	681a      	ldr	r2, [r3, #0]
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f022 0201 	bic.w	r2, r2, #1
 8000f76:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f80:	2101      	movs	r1, #1
 8000f82:	fa01 f202 	lsl.w	r2, r1, r2
 8000f86:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2200      	movs	r2, #0
 8000f94:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3714      	adds	r7, #20
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bc80      	pop	{r7}
 8000fa2:	4770      	bx	lr

08000fa4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000fac:	2300      	movs	r3, #0
 8000fae:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	d005      	beq.n	8000fc8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2204      	movs	r2, #4
 8000fc0:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	73fb      	strb	r3, [r7, #15]
 8000fc6:	e051      	b.n	800106c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f022 020e 	bic.w	r2, r2, #14
 8000fd6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f022 0201 	bic.w	r2, r2, #1
 8000fe6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a22      	ldr	r2, [pc, #136]	@ (8001078 <HAL_DMA_Abort_IT+0xd4>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d029      	beq.n	8001046 <HAL_DMA_Abort_IT+0xa2>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a21      	ldr	r2, [pc, #132]	@ (800107c <HAL_DMA_Abort_IT+0xd8>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d022      	beq.n	8001042 <HAL_DMA_Abort_IT+0x9e>
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a1f      	ldr	r2, [pc, #124]	@ (8001080 <HAL_DMA_Abort_IT+0xdc>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d01a      	beq.n	800103c <HAL_DMA_Abort_IT+0x98>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	4a1e      	ldr	r2, [pc, #120]	@ (8001084 <HAL_DMA_Abort_IT+0xe0>)
 800100c:	4293      	cmp	r3, r2
 800100e:	d012      	beq.n	8001036 <HAL_DMA_Abort_IT+0x92>
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a1c      	ldr	r2, [pc, #112]	@ (8001088 <HAL_DMA_Abort_IT+0xe4>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d00a      	beq.n	8001030 <HAL_DMA_Abort_IT+0x8c>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4a1b      	ldr	r2, [pc, #108]	@ (800108c <HAL_DMA_Abort_IT+0xe8>)
 8001020:	4293      	cmp	r3, r2
 8001022:	d102      	bne.n	800102a <HAL_DMA_Abort_IT+0x86>
 8001024:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001028:	e00e      	b.n	8001048 <HAL_DMA_Abort_IT+0xa4>
 800102a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800102e:	e00b      	b.n	8001048 <HAL_DMA_Abort_IT+0xa4>
 8001030:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001034:	e008      	b.n	8001048 <HAL_DMA_Abort_IT+0xa4>
 8001036:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800103a:	e005      	b.n	8001048 <HAL_DMA_Abort_IT+0xa4>
 800103c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001040:	e002      	b.n	8001048 <HAL_DMA_Abort_IT+0xa4>
 8001042:	2310      	movs	r3, #16
 8001044:	e000      	b.n	8001048 <HAL_DMA_Abort_IT+0xa4>
 8001046:	2301      	movs	r3, #1
 8001048:	4a11      	ldr	r2, [pc, #68]	@ (8001090 <HAL_DMA_Abort_IT+0xec>)
 800104a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2201      	movs	r2, #1
 8001050:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	2200      	movs	r2, #0
 8001058:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001060:	2b00      	cmp	r3, #0
 8001062:	d003      	beq.n	800106c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001068:	6878      	ldr	r0, [r7, #4]
 800106a:	4798      	blx	r3
    } 
  }
  return status;
 800106c:	7bfb      	ldrb	r3, [r7, #15]
}
 800106e:	4618      	mov	r0, r3
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40020008 	.word	0x40020008
 800107c:	4002001c 	.word	0x4002001c
 8001080:	40020030 	.word	0x40020030
 8001084:	40020044 	.word	0x40020044
 8001088:	40020058 	.word	0x40020058
 800108c:	4002006c 	.word	0x4002006c
 8001090:	40020000 	.word	0x40020000

08001094 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001094:	b480      	push	{r7}
 8001096:	b08b      	sub	sp, #44	@ 0x2c
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800109e:	2300      	movs	r3, #0
 80010a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80010a2:	2300      	movs	r3, #0
 80010a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010a6:	e169      	b.n	800137c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80010a8:	2201      	movs	r2, #1
 80010aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	69fa      	ldr	r2, [r7, #28]
 80010b8:	4013      	ands	r3, r2
 80010ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	f040 8158 	bne.w	8001376 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	4a9a      	ldr	r2, [pc, #616]	@ (8001334 <HAL_GPIO_Init+0x2a0>)
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d05e      	beq.n	800118e <HAL_GPIO_Init+0xfa>
 80010d0:	4a98      	ldr	r2, [pc, #608]	@ (8001334 <HAL_GPIO_Init+0x2a0>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d875      	bhi.n	80011c2 <HAL_GPIO_Init+0x12e>
 80010d6:	4a98      	ldr	r2, [pc, #608]	@ (8001338 <HAL_GPIO_Init+0x2a4>)
 80010d8:	4293      	cmp	r3, r2
 80010da:	d058      	beq.n	800118e <HAL_GPIO_Init+0xfa>
 80010dc:	4a96      	ldr	r2, [pc, #600]	@ (8001338 <HAL_GPIO_Init+0x2a4>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d86f      	bhi.n	80011c2 <HAL_GPIO_Init+0x12e>
 80010e2:	4a96      	ldr	r2, [pc, #600]	@ (800133c <HAL_GPIO_Init+0x2a8>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d052      	beq.n	800118e <HAL_GPIO_Init+0xfa>
 80010e8:	4a94      	ldr	r2, [pc, #592]	@ (800133c <HAL_GPIO_Init+0x2a8>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d869      	bhi.n	80011c2 <HAL_GPIO_Init+0x12e>
 80010ee:	4a94      	ldr	r2, [pc, #592]	@ (8001340 <HAL_GPIO_Init+0x2ac>)
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d04c      	beq.n	800118e <HAL_GPIO_Init+0xfa>
 80010f4:	4a92      	ldr	r2, [pc, #584]	@ (8001340 <HAL_GPIO_Init+0x2ac>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d863      	bhi.n	80011c2 <HAL_GPIO_Init+0x12e>
 80010fa:	4a92      	ldr	r2, [pc, #584]	@ (8001344 <HAL_GPIO_Init+0x2b0>)
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d046      	beq.n	800118e <HAL_GPIO_Init+0xfa>
 8001100:	4a90      	ldr	r2, [pc, #576]	@ (8001344 <HAL_GPIO_Init+0x2b0>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d85d      	bhi.n	80011c2 <HAL_GPIO_Init+0x12e>
 8001106:	2b12      	cmp	r3, #18
 8001108:	d82a      	bhi.n	8001160 <HAL_GPIO_Init+0xcc>
 800110a:	2b12      	cmp	r3, #18
 800110c:	d859      	bhi.n	80011c2 <HAL_GPIO_Init+0x12e>
 800110e:	a201      	add	r2, pc, #4	@ (adr r2, 8001114 <HAL_GPIO_Init+0x80>)
 8001110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001114:	0800118f 	.word	0x0800118f
 8001118:	08001169 	.word	0x08001169
 800111c:	0800117b 	.word	0x0800117b
 8001120:	080011bd 	.word	0x080011bd
 8001124:	080011c3 	.word	0x080011c3
 8001128:	080011c3 	.word	0x080011c3
 800112c:	080011c3 	.word	0x080011c3
 8001130:	080011c3 	.word	0x080011c3
 8001134:	080011c3 	.word	0x080011c3
 8001138:	080011c3 	.word	0x080011c3
 800113c:	080011c3 	.word	0x080011c3
 8001140:	080011c3 	.word	0x080011c3
 8001144:	080011c3 	.word	0x080011c3
 8001148:	080011c3 	.word	0x080011c3
 800114c:	080011c3 	.word	0x080011c3
 8001150:	080011c3 	.word	0x080011c3
 8001154:	080011c3 	.word	0x080011c3
 8001158:	08001171 	.word	0x08001171
 800115c:	08001185 	.word	0x08001185
 8001160:	4a79      	ldr	r2, [pc, #484]	@ (8001348 <HAL_GPIO_Init+0x2b4>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d013      	beq.n	800118e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001166:	e02c      	b.n	80011c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	623b      	str	r3, [r7, #32]
          break;
 800116e:	e029      	b.n	80011c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	3304      	adds	r3, #4
 8001176:	623b      	str	r3, [r7, #32]
          break;
 8001178:	e024      	b.n	80011c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	68db      	ldr	r3, [r3, #12]
 800117e:	3308      	adds	r3, #8
 8001180:	623b      	str	r3, [r7, #32]
          break;
 8001182:	e01f      	b.n	80011c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	68db      	ldr	r3, [r3, #12]
 8001188:	330c      	adds	r3, #12
 800118a:	623b      	str	r3, [r7, #32]
          break;
 800118c:	e01a      	b.n	80011c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	689b      	ldr	r3, [r3, #8]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d102      	bne.n	800119c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001196:	2304      	movs	r3, #4
 8001198:	623b      	str	r3, [r7, #32]
          break;
 800119a:	e013      	b.n	80011c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d105      	bne.n	80011b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011a4:	2308      	movs	r3, #8
 80011a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	69fa      	ldr	r2, [r7, #28]
 80011ac:	611a      	str	r2, [r3, #16]
          break;
 80011ae:	e009      	b.n	80011c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011b0:	2308      	movs	r3, #8
 80011b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	69fa      	ldr	r2, [r7, #28]
 80011b8:	615a      	str	r2, [r3, #20]
          break;
 80011ba:	e003      	b.n	80011c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80011bc:	2300      	movs	r3, #0
 80011be:	623b      	str	r3, [r7, #32]
          break;
 80011c0:	e000      	b.n	80011c4 <HAL_GPIO_Init+0x130>
          break;
 80011c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80011c4:	69bb      	ldr	r3, [r7, #24]
 80011c6:	2bff      	cmp	r3, #255	@ 0xff
 80011c8:	d801      	bhi.n	80011ce <HAL_GPIO_Init+0x13a>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	e001      	b.n	80011d2 <HAL_GPIO_Init+0x13e>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	3304      	adds	r3, #4
 80011d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80011d4:	69bb      	ldr	r3, [r7, #24]
 80011d6:	2bff      	cmp	r3, #255	@ 0xff
 80011d8:	d802      	bhi.n	80011e0 <HAL_GPIO_Init+0x14c>
 80011da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011dc:	009b      	lsls	r3, r3, #2
 80011de:	e002      	b.n	80011e6 <HAL_GPIO_Init+0x152>
 80011e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011e2:	3b08      	subs	r3, #8
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	210f      	movs	r1, #15
 80011ee:	693b      	ldr	r3, [r7, #16]
 80011f0:	fa01 f303 	lsl.w	r3, r1, r3
 80011f4:	43db      	mvns	r3, r3
 80011f6:	401a      	ands	r2, r3
 80011f8:	6a39      	ldr	r1, [r7, #32]
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001200:	431a      	orrs	r2, r3
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800120e:	2b00      	cmp	r3, #0
 8001210:	f000 80b1 	beq.w	8001376 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001214:	4b4d      	ldr	r3, [pc, #308]	@ (800134c <HAL_GPIO_Init+0x2b8>)
 8001216:	699b      	ldr	r3, [r3, #24]
 8001218:	4a4c      	ldr	r2, [pc, #304]	@ (800134c <HAL_GPIO_Init+0x2b8>)
 800121a:	f043 0301 	orr.w	r3, r3, #1
 800121e:	6193      	str	r3, [r2, #24]
 8001220:	4b4a      	ldr	r3, [pc, #296]	@ (800134c <HAL_GPIO_Init+0x2b8>)
 8001222:	699b      	ldr	r3, [r3, #24]
 8001224:	f003 0301 	and.w	r3, r3, #1
 8001228:	60bb      	str	r3, [r7, #8]
 800122a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800122c:	4a48      	ldr	r2, [pc, #288]	@ (8001350 <HAL_GPIO_Init+0x2bc>)
 800122e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001230:	089b      	lsrs	r3, r3, #2
 8001232:	3302      	adds	r3, #2
 8001234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001238:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800123a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800123c:	f003 0303 	and.w	r3, r3, #3
 8001240:	009b      	lsls	r3, r3, #2
 8001242:	220f      	movs	r2, #15
 8001244:	fa02 f303 	lsl.w	r3, r2, r3
 8001248:	43db      	mvns	r3, r3
 800124a:	68fa      	ldr	r2, [r7, #12]
 800124c:	4013      	ands	r3, r2
 800124e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	4a40      	ldr	r2, [pc, #256]	@ (8001354 <HAL_GPIO_Init+0x2c0>)
 8001254:	4293      	cmp	r3, r2
 8001256:	d013      	beq.n	8001280 <HAL_GPIO_Init+0x1ec>
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	4a3f      	ldr	r2, [pc, #252]	@ (8001358 <HAL_GPIO_Init+0x2c4>)
 800125c:	4293      	cmp	r3, r2
 800125e:	d00d      	beq.n	800127c <HAL_GPIO_Init+0x1e8>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	4a3e      	ldr	r2, [pc, #248]	@ (800135c <HAL_GPIO_Init+0x2c8>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d007      	beq.n	8001278 <HAL_GPIO_Init+0x1e4>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	4a3d      	ldr	r2, [pc, #244]	@ (8001360 <HAL_GPIO_Init+0x2cc>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d101      	bne.n	8001274 <HAL_GPIO_Init+0x1e0>
 8001270:	2303      	movs	r3, #3
 8001272:	e006      	b.n	8001282 <HAL_GPIO_Init+0x1ee>
 8001274:	2304      	movs	r3, #4
 8001276:	e004      	b.n	8001282 <HAL_GPIO_Init+0x1ee>
 8001278:	2302      	movs	r3, #2
 800127a:	e002      	b.n	8001282 <HAL_GPIO_Init+0x1ee>
 800127c:	2301      	movs	r3, #1
 800127e:	e000      	b.n	8001282 <HAL_GPIO_Init+0x1ee>
 8001280:	2300      	movs	r3, #0
 8001282:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001284:	f002 0203 	and.w	r2, r2, #3
 8001288:	0092      	lsls	r2, r2, #2
 800128a:	4093      	lsls	r3, r2
 800128c:	68fa      	ldr	r2, [r7, #12]
 800128e:	4313      	orrs	r3, r2
 8001290:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001292:	492f      	ldr	r1, [pc, #188]	@ (8001350 <HAL_GPIO_Init+0x2bc>)
 8001294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001296:	089b      	lsrs	r3, r3, #2
 8001298:	3302      	adds	r3, #2
 800129a:	68fa      	ldr	r2, [r7, #12]
 800129c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d006      	beq.n	80012ba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80012ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001364 <HAL_GPIO_Init+0x2d0>)
 80012ae:	689a      	ldr	r2, [r3, #8]
 80012b0:	492c      	ldr	r1, [pc, #176]	@ (8001364 <HAL_GPIO_Init+0x2d0>)
 80012b2:	69bb      	ldr	r3, [r7, #24]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	608b      	str	r3, [r1, #8]
 80012b8:	e006      	b.n	80012c8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80012ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001364 <HAL_GPIO_Init+0x2d0>)
 80012bc:	689a      	ldr	r2, [r3, #8]
 80012be:	69bb      	ldr	r3, [r7, #24]
 80012c0:	43db      	mvns	r3, r3
 80012c2:	4928      	ldr	r1, [pc, #160]	@ (8001364 <HAL_GPIO_Init+0x2d0>)
 80012c4:	4013      	ands	r3, r2
 80012c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d006      	beq.n	80012e2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80012d4:	4b23      	ldr	r3, [pc, #140]	@ (8001364 <HAL_GPIO_Init+0x2d0>)
 80012d6:	68da      	ldr	r2, [r3, #12]
 80012d8:	4922      	ldr	r1, [pc, #136]	@ (8001364 <HAL_GPIO_Init+0x2d0>)
 80012da:	69bb      	ldr	r3, [r7, #24]
 80012dc:	4313      	orrs	r3, r2
 80012de:	60cb      	str	r3, [r1, #12]
 80012e0:	e006      	b.n	80012f0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80012e2:	4b20      	ldr	r3, [pc, #128]	@ (8001364 <HAL_GPIO_Init+0x2d0>)
 80012e4:	68da      	ldr	r2, [r3, #12]
 80012e6:	69bb      	ldr	r3, [r7, #24]
 80012e8:	43db      	mvns	r3, r3
 80012ea:	491e      	ldr	r1, [pc, #120]	@ (8001364 <HAL_GPIO_Init+0x2d0>)
 80012ec:	4013      	ands	r3, r2
 80012ee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d006      	beq.n	800130a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80012fc:	4b19      	ldr	r3, [pc, #100]	@ (8001364 <HAL_GPIO_Init+0x2d0>)
 80012fe:	685a      	ldr	r2, [r3, #4]
 8001300:	4918      	ldr	r1, [pc, #96]	@ (8001364 <HAL_GPIO_Init+0x2d0>)
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	4313      	orrs	r3, r2
 8001306:	604b      	str	r3, [r1, #4]
 8001308:	e006      	b.n	8001318 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800130a:	4b16      	ldr	r3, [pc, #88]	@ (8001364 <HAL_GPIO_Init+0x2d0>)
 800130c:	685a      	ldr	r2, [r3, #4]
 800130e:	69bb      	ldr	r3, [r7, #24]
 8001310:	43db      	mvns	r3, r3
 8001312:	4914      	ldr	r1, [pc, #80]	@ (8001364 <HAL_GPIO_Init+0x2d0>)
 8001314:	4013      	ands	r3, r2
 8001316:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001320:	2b00      	cmp	r3, #0
 8001322:	d021      	beq.n	8001368 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001324:	4b0f      	ldr	r3, [pc, #60]	@ (8001364 <HAL_GPIO_Init+0x2d0>)
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	490e      	ldr	r1, [pc, #56]	@ (8001364 <HAL_GPIO_Init+0x2d0>)
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	4313      	orrs	r3, r2
 800132e:	600b      	str	r3, [r1, #0]
 8001330:	e021      	b.n	8001376 <HAL_GPIO_Init+0x2e2>
 8001332:	bf00      	nop
 8001334:	10320000 	.word	0x10320000
 8001338:	10310000 	.word	0x10310000
 800133c:	10220000 	.word	0x10220000
 8001340:	10210000 	.word	0x10210000
 8001344:	10120000 	.word	0x10120000
 8001348:	10110000 	.word	0x10110000
 800134c:	40021000 	.word	0x40021000
 8001350:	40010000 	.word	0x40010000
 8001354:	40010800 	.word	0x40010800
 8001358:	40010c00 	.word	0x40010c00
 800135c:	40011000 	.word	0x40011000
 8001360:	40011400 	.word	0x40011400
 8001364:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001368:	4b0b      	ldr	r3, [pc, #44]	@ (8001398 <HAL_GPIO_Init+0x304>)
 800136a:	681a      	ldr	r2, [r3, #0]
 800136c:	69bb      	ldr	r3, [r7, #24]
 800136e:	43db      	mvns	r3, r3
 8001370:	4909      	ldr	r1, [pc, #36]	@ (8001398 <HAL_GPIO_Init+0x304>)
 8001372:	4013      	ands	r3, r2
 8001374:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001378:	3301      	adds	r3, #1
 800137a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	681a      	ldr	r2, [r3, #0]
 8001380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001382:	fa22 f303 	lsr.w	r3, r2, r3
 8001386:	2b00      	cmp	r3, #0
 8001388:	f47f ae8e 	bne.w	80010a8 <HAL_GPIO_Init+0x14>
  }
}
 800138c:	bf00      	nop
 800138e:	bf00      	nop
 8001390:	372c      	adds	r7, #44	@ 0x2c
 8001392:	46bd      	mov	sp, r7
 8001394:	bc80      	pop	{r7}
 8001396:	4770      	bx	lr
 8001398:	40010400 	.word	0x40010400

0800139c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d101      	bne.n	80013ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
 80013ac:	e12b      	b.n	8001606 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d106      	bne.n	80013c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	2200      	movs	r2, #0
 80013be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80013c2:	6878      	ldr	r0, [r7, #4]
 80013c4:	f7ff faaa 	bl	800091c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2224      	movs	r2, #36	@ 0x24
 80013cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f022 0201 	bic.w	r2, r2, #1
 80013de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80013ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80013fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001400:	f001 f832 	bl	8002468 <HAL_RCC_GetPCLK1Freq>
 8001404:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	4a81      	ldr	r2, [pc, #516]	@ (8001610 <HAL_I2C_Init+0x274>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d807      	bhi.n	8001420 <HAL_I2C_Init+0x84>
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	4a80      	ldr	r2, [pc, #512]	@ (8001614 <HAL_I2C_Init+0x278>)
 8001414:	4293      	cmp	r3, r2
 8001416:	bf94      	ite	ls
 8001418:	2301      	movls	r3, #1
 800141a:	2300      	movhi	r3, #0
 800141c:	b2db      	uxtb	r3, r3
 800141e:	e006      	b.n	800142e <HAL_I2C_Init+0x92>
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	4a7d      	ldr	r2, [pc, #500]	@ (8001618 <HAL_I2C_Init+0x27c>)
 8001424:	4293      	cmp	r3, r2
 8001426:	bf94      	ite	ls
 8001428:	2301      	movls	r3, #1
 800142a:	2300      	movhi	r3, #0
 800142c:	b2db      	uxtb	r3, r3
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	e0e7      	b.n	8001606 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	4a78      	ldr	r2, [pc, #480]	@ (800161c <HAL_I2C_Init+0x280>)
 800143a:	fba2 2303 	umull	r2, r3, r2, r3
 800143e:	0c9b      	lsrs	r3, r3, #18
 8001440:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	68ba      	ldr	r2, [r7, #8]
 8001452:	430a      	orrs	r2, r1
 8001454:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	6a1b      	ldr	r3, [r3, #32]
 800145c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	4a6a      	ldr	r2, [pc, #424]	@ (8001610 <HAL_I2C_Init+0x274>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d802      	bhi.n	8001470 <HAL_I2C_Init+0xd4>
 800146a:	68bb      	ldr	r3, [r7, #8]
 800146c:	3301      	adds	r3, #1
 800146e:	e009      	b.n	8001484 <HAL_I2C_Init+0xe8>
 8001470:	68bb      	ldr	r3, [r7, #8]
 8001472:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001476:	fb02 f303 	mul.w	r3, r2, r3
 800147a:	4a69      	ldr	r2, [pc, #420]	@ (8001620 <HAL_I2C_Init+0x284>)
 800147c:	fba2 2303 	umull	r2, r3, r2, r3
 8001480:	099b      	lsrs	r3, r3, #6
 8001482:	3301      	adds	r3, #1
 8001484:	687a      	ldr	r2, [r7, #4]
 8001486:	6812      	ldr	r2, [r2, #0]
 8001488:	430b      	orrs	r3, r1
 800148a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	69db      	ldr	r3, [r3, #28]
 8001492:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001496:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	495c      	ldr	r1, [pc, #368]	@ (8001610 <HAL_I2C_Init+0x274>)
 80014a0:	428b      	cmp	r3, r1
 80014a2:	d819      	bhi.n	80014d8 <HAL_I2C_Init+0x13c>
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	1e59      	subs	r1, r3, #1
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	005b      	lsls	r3, r3, #1
 80014ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80014b2:	1c59      	adds	r1, r3, #1
 80014b4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80014b8:	400b      	ands	r3, r1
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d00a      	beq.n	80014d4 <HAL_I2C_Init+0x138>
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	1e59      	subs	r1, r3, #1
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80014cc:	3301      	adds	r3, #1
 80014ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014d2:	e051      	b.n	8001578 <HAL_I2C_Init+0x1dc>
 80014d4:	2304      	movs	r3, #4
 80014d6:	e04f      	b.n	8001578 <HAL_I2C_Init+0x1dc>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d111      	bne.n	8001504 <HAL_I2C_Init+0x168>
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	1e58      	subs	r0, r3, #1
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6859      	ldr	r1, [r3, #4]
 80014e8:	460b      	mov	r3, r1
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	440b      	add	r3, r1
 80014ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80014f2:	3301      	adds	r3, #1
 80014f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	bf0c      	ite	eq
 80014fc:	2301      	moveq	r3, #1
 80014fe:	2300      	movne	r3, #0
 8001500:	b2db      	uxtb	r3, r3
 8001502:	e012      	b.n	800152a <HAL_I2C_Init+0x18e>
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	1e58      	subs	r0, r3, #1
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6859      	ldr	r1, [r3, #4]
 800150c:	460b      	mov	r3, r1
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	440b      	add	r3, r1
 8001512:	0099      	lsls	r1, r3, #2
 8001514:	440b      	add	r3, r1
 8001516:	fbb0 f3f3 	udiv	r3, r0, r3
 800151a:	3301      	adds	r3, #1
 800151c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001520:	2b00      	cmp	r3, #0
 8001522:	bf0c      	ite	eq
 8001524:	2301      	moveq	r3, #1
 8001526:	2300      	movne	r3, #0
 8001528:	b2db      	uxtb	r3, r3
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <HAL_I2C_Init+0x196>
 800152e:	2301      	movs	r3, #1
 8001530:	e022      	b.n	8001578 <HAL_I2C_Init+0x1dc>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	689b      	ldr	r3, [r3, #8]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d10e      	bne.n	8001558 <HAL_I2C_Init+0x1bc>
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	1e58      	subs	r0, r3, #1
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6859      	ldr	r1, [r3, #4]
 8001542:	460b      	mov	r3, r1
 8001544:	005b      	lsls	r3, r3, #1
 8001546:	440b      	add	r3, r1
 8001548:	fbb0 f3f3 	udiv	r3, r0, r3
 800154c:	3301      	adds	r3, #1
 800154e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001552:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001556:	e00f      	b.n	8001578 <HAL_I2C_Init+0x1dc>
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	1e58      	subs	r0, r3, #1
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6859      	ldr	r1, [r3, #4]
 8001560:	460b      	mov	r3, r1
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	440b      	add	r3, r1
 8001566:	0099      	lsls	r1, r3, #2
 8001568:	440b      	add	r3, r1
 800156a:	fbb0 f3f3 	udiv	r3, r0, r3
 800156e:	3301      	adds	r3, #1
 8001570:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001574:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001578:	6879      	ldr	r1, [r7, #4]
 800157a:	6809      	ldr	r1, [r1, #0]
 800157c:	4313      	orrs	r3, r2
 800157e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	69da      	ldr	r2, [r3, #28]
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6a1b      	ldr	r3, [r3, #32]
 8001592:	431a      	orrs	r2, r3
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	430a      	orrs	r2, r1
 800159a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80015a6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	6911      	ldr	r1, [r2, #16]
 80015ae:	687a      	ldr	r2, [r7, #4]
 80015b0:	68d2      	ldr	r2, [r2, #12]
 80015b2:	4311      	orrs	r1, r2
 80015b4:	687a      	ldr	r2, [r7, #4]
 80015b6:	6812      	ldr	r2, [r2, #0]
 80015b8:	430b      	orrs	r3, r1
 80015ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	68db      	ldr	r3, [r3, #12]
 80015c2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	695a      	ldr	r2, [r3, #20]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	699b      	ldr	r3, [r3, #24]
 80015ce:	431a      	orrs	r2, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	430a      	orrs	r2, r1
 80015d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f042 0201 	orr.w	r2, r2, #1
 80015e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2200      	movs	r2, #0
 80015ec:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2220      	movs	r2, #32
 80015f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2200      	movs	r2, #0
 80015fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2200      	movs	r2, #0
 8001600:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001604:	2300      	movs	r3, #0
}
 8001606:	4618      	mov	r0, r3
 8001608:	3710      	adds	r7, #16
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	000186a0 	.word	0x000186a0
 8001614:	001e847f 	.word	0x001e847f
 8001618:	003d08ff 	.word	0x003d08ff
 800161c:	431bde83 	.word	0x431bde83
 8001620:	10624dd3 	.word	0x10624dd3

08001624 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b088      	sub	sp, #32
 8001628:	af02      	add	r7, sp, #8
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	607a      	str	r2, [r7, #4]
 800162e:	461a      	mov	r2, r3
 8001630:	460b      	mov	r3, r1
 8001632:	817b      	strh	r3, [r7, #10]
 8001634:	4613      	mov	r3, r2
 8001636:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001638:	f7ff fb3e 	bl	8000cb8 <HAL_GetTick>
 800163c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001644:	b2db      	uxtb	r3, r3
 8001646:	2b20      	cmp	r3, #32
 8001648:	f040 80e0 	bne.w	800180c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	9300      	str	r3, [sp, #0]
 8001650:	2319      	movs	r3, #25
 8001652:	2201      	movs	r2, #1
 8001654:	4970      	ldr	r1, [pc, #448]	@ (8001818 <HAL_I2C_Master_Transmit+0x1f4>)
 8001656:	68f8      	ldr	r0, [r7, #12]
 8001658:	f000 f964 	bl	8001924 <I2C_WaitOnFlagUntilTimeout>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001662:	2302      	movs	r3, #2
 8001664:	e0d3      	b.n	800180e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800166c:	2b01      	cmp	r3, #1
 800166e:	d101      	bne.n	8001674 <HAL_I2C_Master_Transmit+0x50>
 8001670:	2302      	movs	r3, #2
 8001672:	e0cc      	b.n	800180e <HAL_I2C_Master_Transmit+0x1ea>
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	2201      	movs	r2, #1
 8001678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f003 0301 	and.w	r3, r3, #1
 8001686:	2b01      	cmp	r3, #1
 8001688:	d007      	beq.n	800169a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f042 0201 	orr.w	r2, r2, #1
 8001698:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80016a8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	2221      	movs	r2, #33	@ 0x21
 80016ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	2210      	movs	r2, #16
 80016b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	2200      	movs	r2, #0
 80016be:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	687a      	ldr	r2, [r7, #4]
 80016c4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	893a      	ldrh	r2, [r7, #8]
 80016ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80016d0:	b29a      	uxth	r2, r3
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	4a50      	ldr	r2, [pc, #320]	@ (800181c <HAL_I2C_Master_Transmit+0x1f8>)
 80016da:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80016dc:	8979      	ldrh	r1, [r7, #10]
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	6a3a      	ldr	r2, [r7, #32]
 80016e2:	68f8      	ldr	r0, [r7, #12]
 80016e4:	f000 f89c 	bl	8001820 <I2C_MasterRequestWrite>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d001      	beq.n	80016f2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e08d      	b.n	800180e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80016f2:	2300      	movs	r3, #0
 80016f4:	613b      	str	r3, [r7, #16]
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	695b      	ldr	r3, [r3, #20]
 80016fc:	613b      	str	r3, [r7, #16]
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	699b      	ldr	r3, [r3, #24]
 8001704:	613b      	str	r3, [r7, #16]
 8001706:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001708:	e066      	b.n	80017d8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800170a:	697a      	ldr	r2, [r7, #20]
 800170c:	6a39      	ldr	r1, [r7, #32]
 800170e:	68f8      	ldr	r0, [r7, #12]
 8001710:	f000 fa22 	bl	8001b58 <I2C_WaitOnTXEFlagUntilTimeout>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d00d      	beq.n	8001736 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171e:	2b04      	cmp	r3, #4
 8001720:	d107      	bne.n	8001732 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001730:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e06b      	b.n	800180e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800173a:	781a      	ldrb	r2, [r3, #0]
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001746:	1c5a      	adds	r2, r3, #1
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001750:	b29b      	uxth	r3, r3
 8001752:	3b01      	subs	r3, #1
 8001754:	b29a      	uxth	r2, r3
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800175e:	3b01      	subs	r3, #1
 8001760:	b29a      	uxth	r2, r3
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	695b      	ldr	r3, [r3, #20]
 800176c:	f003 0304 	and.w	r3, r3, #4
 8001770:	2b04      	cmp	r3, #4
 8001772:	d11b      	bne.n	80017ac <HAL_I2C_Master_Transmit+0x188>
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001778:	2b00      	cmp	r3, #0
 800177a:	d017      	beq.n	80017ac <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001780:	781a      	ldrb	r2, [r3, #0]
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800178c:	1c5a      	adds	r2, r3, #1
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001796:	b29b      	uxth	r3, r3
 8001798:	3b01      	subs	r3, #1
 800179a:	b29a      	uxth	r2, r3
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017a4:	3b01      	subs	r3, #1
 80017a6:	b29a      	uxth	r2, r3
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80017ac:	697a      	ldr	r2, [r7, #20]
 80017ae:	6a39      	ldr	r1, [r7, #32]
 80017b0:	68f8      	ldr	r0, [r7, #12]
 80017b2:	f000 fa19 	bl	8001be8 <I2C_WaitOnBTFFlagUntilTimeout>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d00d      	beq.n	80017d8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c0:	2b04      	cmp	r3, #4
 80017c2:	d107      	bne.n	80017d4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80017d2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80017d4:	2301      	movs	r3, #1
 80017d6:	e01a      	b.n	800180e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d194      	bne.n	800170a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80017ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	2220      	movs	r2, #32
 80017f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	2200      	movs	r2, #0
 80017fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2200      	movs	r2, #0
 8001804:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001808:	2300      	movs	r3, #0
 800180a:	e000      	b.n	800180e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800180c:	2302      	movs	r3, #2
  }
}
 800180e:	4618      	mov	r0, r3
 8001810:	3718      	adds	r7, #24
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	00100002 	.word	0x00100002
 800181c:	ffff0000 	.word	0xffff0000

08001820 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b088      	sub	sp, #32
 8001824:	af02      	add	r7, sp, #8
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	607a      	str	r2, [r7, #4]
 800182a:	603b      	str	r3, [r7, #0]
 800182c:	460b      	mov	r3, r1
 800182e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001834:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	2b08      	cmp	r3, #8
 800183a:	d006      	beq.n	800184a <I2C_MasterRequestWrite+0x2a>
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d003      	beq.n	800184a <I2C_MasterRequestWrite+0x2a>
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001848:	d108      	bne.n	800185c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001858:	601a      	str	r2, [r3, #0]
 800185a:	e00b      	b.n	8001874 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001860:	2b12      	cmp	r3, #18
 8001862:	d107      	bne.n	8001874 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001872:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	9300      	str	r3, [sp, #0]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2200      	movs	r2, #0
 800187c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001880:	68f8      	ldr	r0, [r7, #12]
 8001882:	f000 f84f 	bl	8001924 <I2C_WaitOnFlagUntilTimeout>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d00d      	beq.n	80018a8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001896:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800189a:	d103      	bne.n	80018a4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018a2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80018a4:	2303      	movs	r3, #3
 80018a6:	e035      	b.n	8001914 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	691b      	ldr	r3, [r3, #16]
 80018ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80018b0:	d108      	bne.n	80018c4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80018b2:	897b      	ldrh	r3, [r7, #10]
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	461a      	mov	r2, r3
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80018c0:	611a      	str	r2, [r3, #16]
 80018c2:	e01b      	b.n	80018fc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80018c4:	897b      	ldrh	r3, [r7, #10]
 80018c6:	11db      	asrs	r3, r3, #7
 80018c8:	b2db      	uxtb	r3, r3
 80018ca:	f003 0306 	and.w	r3, r3, #6
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	f063 030f 	orn	r3, r3, #15
 80018d4:	b2da      	uxtb	r2, r3
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	687a      	ldr	r2, [r7, #4]
 80018e0:	490e      	ldr	r1, [pc, #56]	@ (800191c <I2C_MasterRequestWrite+0xfc>)
 80018e2:	68f8      	ldr	r0, [r7, #12]
 80018e4:	f000 f898 	bl	8001a18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	e010      	b.n	8001914 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80018f2:	897b      	ldrh	r3, [r7, #10]
 80018f4:	b2da      	uxtb	r2, r3
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	687a      	ldr	r2, [r7, #4]
 8001900:	4907      	ldr	r1, [pc, #28]	@ (8001920 <I2C_MasterRequestWrite+0x100>)
 8001902:	68f8      	ldr	r0, [r7, #12]
 8001904:	f000 f888 	bl	8001a18 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001908:	4603      	mov	r3, r0
 800190a:	2b00      	cmp	r3, #0
 800190c:	d001      	beq.n	8001912 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e000      	b.n	8001914 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001912:	2300      	movs	r3, #0
}
 8001914:	4618      	mov	r0, r3
 8001916:	3718      	adds	r7, #24
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	00010008 	.word	0x00010008
 8001920:	00010002 	.word	0x00010002

08001924 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	60f8      	str	r0, [r7, #12]
 800192c:	60b9      	str	r1, [r7, #8]
 800192e:	603b      	str	r3, [r7, #0]
 8001930:	4613      	mov	r3, r2
 8001932:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001934:	e048      	b.n	80019c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800193c:	d044      	beq.n	80019c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800193e:	f7ff f9bb 	bl	8000cb8 <HAL_GetTick>
 8001942:	4602      	mov	r2, r0
 8001944:	69bb      	ldr	r3, [r7, #24]
 8001946:	1ad3      	subs	r3, r2, r3
 8001948:	683a      	ldr	r2, [r7, #0]
 800194a:	429a      	cmp	r2, r3
 800194c:	d302      	bcc.n	8001954 <I2C_WaitOnFlagUntilTimeout+0x30>
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d139      	bne.n	80019c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	0c1b      	lsrs	r3, r3, #16
 8001958:	b2db      	uxtb	r3, r3
 800195a:	2b01      	cmp	r3, #1
 800195c:	d10d      	bne.n	800197a <I2C_WaitOnFlagUntilTimeout+0x56>
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	695b      	ldr	r3, [r3, #20]
 8001964:	43da      	mvns	r2, r3
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	4013      	ands	r3, r2
 800196a:	b29b      	uxth	r3, r3
 800196c:	2b00      	cmp	r3, #0
 800196e:	bf0c      	ite	eq
 8001970:	2301      	moveq	r3, #1
 8001972:	2300      	movne	r3, #0
 8001974:	b2db      	uxtb	r3, r3
 8001976:	461a      	mov	r2, r3
 8001978:	e00c      	b.n	8001994 <I2C_WaitOnFlagUntilTimeout+0x70>
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	699b      	ldr	r3, [r3, #24]
 8001980:	43da      	mvns	r2, r3
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	4013      	ands	r3, r2
 8001986:	b29b      	uxth	r3, r3
 8001988:	2b00      	cmp	r3, #0
 800198a:	bf0c      	ite	eq
 800198c:	2301      	moveq	r3, #1
 800198e:	2300      	movne	r3, #0
 8001990:	b2db      	uxtb	r3, r3
 8001992:	461a      	mov	r2, r3
 8001994:	79fb      	ldrb	r3, [r7, #7]
 8001996:	429a      	cmp	r2, r3
 8001998:	d116      	bne.n	80019c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	2200      	movs	r2, #0
 800199e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	2220      	movs	r2, #32
 80019a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2200      	movs	r2, #0
 80019ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b4:	f043 0220 	orr.w	r2, r3, #32
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	2200      	movs	r2, #0
 80019c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80019c4:	2301      	movs	r3, #1
 80019c6:	e023      	b.n	8001a10 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	0c1b      	lsrs	r3, r3, #16
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d10d      	bne.n	80019ee <I2C_WaitOnFlagUntilTimeout+0xca>
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	695b      	ldr	r3, [r3, #20]
 80019d8:	43da      	mvns	r2, r3
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	4013      	ands	r3, r2
 80019de:	b29b      	uxth	r3, r3
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	bf0c      	ite	eq
 80019e4:	2301      	moveq	r3, #1
 80019e6:	2300      	movne	r3, #0
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	461a      	mov	r2, r3
 80019ec:	e00c      	b.n	8001a08 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	699b      	ldr	r3, [r3, #24]
 80019f4:	43da      	mvns	r2, r3
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	4013      	ands	r3, r2
 80019fa:	b29b      	uxth	r3, r3
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	bf0c      	ite	eq
 8001a00:	2301      	moveq	r3, #1
 8001a02:	2300      	movne	r3, #0
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	461a      	mov	r2, r3
 8001a08:	79fb      	ldrb	r3, [r7, #7]
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	d093      	beq.n	8001936 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001a0e:	2300      	movs	r3, #0
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	3710      	adds	r7, #16
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	60b9      	str	r1, [r7, #8]
 8001a22:	607a      	str	r2, [r7, #4]
 8001a24:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001a26:	e071      	b.n	8001b0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	695b      	ldr	r3, [r3, #20]
 8001a2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a36:	d123      	bne.n	8001a80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001a46:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001a50:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	2200      	movs	r2, #0
 8001a56:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	2220      	movs	r2, #32
 8001a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2200      	movs	r2, #0
 8001a64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6c:	f043 0204 	orr.w	r2, r3, #4
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	2200      	movs	r2, #0
 8001a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e067      	b.n	8001b50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a86:	d041      	beq.n	8001b0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a88:	f7ff f916 	bl	8000cb8 <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d302      	bcc.n	8001a9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d136      	bne.n	8001b0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	0c1b      	lsrs	r3, r3, #16
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d10c      	bne.n	8001ac2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	695b      	ldr	r3, [r3, #20]
 8001aae:	43da      	mvns	r2, r3
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	b29b      	uxth	r3, r3
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	bf14      	ite	ne
 8001aba:	2301      	movne	r3, #1
 8001abc:	2300      	moveq	r3, #0
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	e00b      	b.n	8001ada <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	699b      	ldr	r3, [r3, #24]
 8001ac8:	43da      	mvns	r2, r3
 8001aca:	68bb      	ldr	r3, [r7, #8]
 8001acc:	4013      	ands	r3, r2
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	bf14      	ite	ne
 8001ad4:	2301      	movne	r3, #1
 8001ad6:	2300      	moveq	r3, #0
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d016      	beq.n	8001b0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	2220      	movs	r2, #32
 8001ae8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	2200      	movs	r2, #0
 8001af0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af8:	f043 0220 	orr.w	r2, r3, #32
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	2200      	movs	r2, #0
 8001b04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e021      	b.n	8001b50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	0c1b      	lsrs	r3, r3, #16
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d10c      	bne.n	8001b30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	695b      	ldr	r3, [r3, #20]
 8001b1c:	43da      	mvns	r2, r3
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	4013      	ands	r3, r2
 8001b22:	b29b      	uxth	r3, r3
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	bf14      	ite	ne
 8001b28:	2301      	movne	r3, #1
 8001b2a:	2300      	moveq	r3, #0
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	e00b      	b.n	8001b48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	699b      	ldr	r3, [r3, #24]
 8001b36:	43da      	mvns	r2, r3
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	b29b      	uxth	r3, r3
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	bf14      	ite	ne
 8001b42:	2301      	movne	r3, #1
 8001b44:	2300      	moveq	r3, #0
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	f47f af6d 	bne.w	8001a28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3710      	adds	r7, #16
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001b64:	e034      	b.n	8001bd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001b66:	68f8      	ldr	r0, [r7, #12]
 8001b68:	f000 f886 	bl	8001c78 <I2C_IsAcknowledgeFailed>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e034      	b.n	8001be0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b7c:	d028      	beq.n	8001bd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b7e:	f7ff f89b 	bl	8000cb8 <HAL_GetTick>
 8001b82:	4602      	mov	r2, r0
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	68ba      	ldr	r2, [r7, #8]
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d302      	bcc.n	8001b94 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d11d      	bne.n	8001bd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	695b      	ldr	r3, [r3, #20]
 8001b9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b9e:	2b80      	cmp	r3, #128	@ 0x80
 8001ba0:	d016      	beq.n	8001bd0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	2220      	movs	r2, #32
 8001bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bbc:	f043 0220 	orr.w	r2, r3, #32
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e007      	b.n	8001be0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	695b      	ldr	r3, [r3, #20]
 8001bd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bda:	2b80      	cmp	r3, #128	@ 0x80
 8001bdc:	d1c3      	bne.n	8001b66 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001bde:	2300      	movs	r3, #0
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3710      	adds	r7, #16
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	60f8      	str	r0, [r7, #12]
 8001bf0:	60b9      	str	r1, [r7, #8]
 8001bf2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001bf4:	e034      	b.n	8001c60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001bf6:	68f8      	ldr	r0, [r7, #12]
 8001bf8:	f000 f83e 	bl	8001c78 <I2C_IsAcknowledgeFailed>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e034      	b.n	8001c70 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c0c:	d028      	beq.n	8001c60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c0e:	f7ff f853 	bl	8000cb8 <HAL_GetTick>
 8001c12:	4602      	mov	r2, r0
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	68ba      	ldr	r2, [r7, #8]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d302      	bcc.n	8001c24 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d11d      	bne.n	8001c60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	695b      	ldr	r3, [r3, #20]
 8001c2a:	f003 0304 	and.w	r3, r3, #4
 8001c2e:	2b04      	cmp	r3, #4
 8001c30:	d016      	beq.n	8001c60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	2200      	movs	r2, #0
 8001c36:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	2220      	movs	r2, #32
 8001c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	2200      	movs	r2, #0
 8001c44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4c:	f043 0220 	orr.w	r2, r3, #32
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	2200      	movs	r2, #0
 8001c58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e007      	b.n	8001c70 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	695b      	ldr	r3, [r3, #20]
 8001c66:	f003 0304 	and.w	r3, r3, #4
 8001c6a:	2b04      	cmp	r3, #4
 8001c6c:	d1c3      	bne.n	8001bf6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001c6e:	2300      	movs	r3, #0
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3710      	adds	r7, #16
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}

08001c78 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	695b      	ldr	r3, [r3, #20]
 8001c86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c8e:	d11b      	bne.n	8001cc8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8001c98:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2220      	movs	r2, #32
 8001ca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2200      	movs	r2, #0
 8001cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb4:	f043 0204 	orr.w	r2, r3, #4
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	e000      	b.n	8001cca <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bc80      	pop	{r7}
 8001cd2:	4770      	bx	lr

08001cd4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b086      	sub	sp, #24
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d101      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e272      	b.n	80021cc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0301 	and.w	r3, r3, #1
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	f000 8087 	beq.w	8001e02 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cf4:	4b92      	ldr	r3, [pc, #584]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f003 030c 	and.w	r3, r3, #12
 8001cfc:	2b04      	cmp	r3, #4
 8001cfe:	d00c      	beq.n	8001d1a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d00:	4b8f      	ldr	r3, [pc, #572]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f003 030c 	and.w	r3, r3, #12
 8001d08:	2b08      	cmp	r3, #8
 8001d0a:	d112      	bne.n	8001d32 <HAL_RCC_OscConfig+0x5e>
 8001d0c:	4b8c      	ldr	r3, [pc, #560]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d18:	d10b      	bne.n	8001d32 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d1a:	4b89      	ldr	r3, [pc, #548]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d06c      	beq.n	8001e00 <HAL_RCC_OscConfig+0x12c>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d168      	bne.n	8001e00 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e24c      	b.n	80021cc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d3a:	d106      	bne.n	8001d4a <HAL_RCC_OscConfig+0x76>
 8001d3c:	4b80      	ldr	r3, [pc, #512]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a7f      	ldr	r2, [pc, #508]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001d42:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d46:	6013      	str	r3, [r2, #0]
 8001d48:	e02e      	b.n	8001da8 <HAL_RCC_OscConfig+0xd4>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d10c      	bne.n	8001d6c <HAL_RCC_OscConfig+0x98>
 8001d52:	4b7b      	ldr	r3, [pc, #492]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a7a      	ldr	r2, [pc, #488]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001d58:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d5c:	6013      	str	r3, [r2, #0]
 8001d5e:	4b78      	ldr	r3, [pc, #480]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a77      	ldr	r2, [pc, #476]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001d64:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d68:	6013      	str	r3, [r2, #0]
 8001d6a:	e01d      	b.n	8001da8 <HAL_RCC_OscConfig+0xd4>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d74:	d10c      	bne.n	8001d90 <HAL_RCC_OscConfig+0xbc>
 8001d76:	4b72      	ldr	r3, [pc, #456]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a71      	ldr	r2, [pc, #452]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001d7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d80:	6013      	str	r3, [r2, #0]
 8001d82:	4b6f      	ldr	r3, [pc, #444]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a6e      	ldr	r2, [pc, #440]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001d88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d8c:	6013      	str	r3, [r2, #0]
 8001d8e:	e00b      	b.n	8001da8 <HAL_RCC_OscConfig+0xd4>
 8001d90:	4b6b      	ldr	r3, [pc, #428]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a6a      	ldr	r2, [pc, #424]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001d96:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d9a:	6013      	str	r3, [r2, #0]
 8001d9c:	4b68      	ldr	r3, [pc, #416]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a67      	ldr	r2, [pc, #412]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001da2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001da6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d013      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db0:	f7fe ff82 	bl	8000cb8 <HAL_GetTick>
 8001db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001db6:	e008      	b.n	8001dca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001db8:	f7fe ff7e 	bl	8000cb8 <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	2b64      	cmp	r3, #100	@ 0x64
 8001dc4:	d901      	bls.n	8001dca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e200      	b.n	80021cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dca:	4b5d      	ldr	r3, [pc, #372]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d0f0      	beq.n	8001db8 <HAL_RCC_OscConfig+0xe4>
 8001dd6:	e014      	b.n	8001e02 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd8:	f7fe ff6e 	bl	8000cb8 <HAL_GetTick>
 8001ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dde:	e008      	b.n	8001df2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001de0:	f7fe ff6a 	bl	8000cb8 <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b64      	cmp	r3, #100	@ 0x64
 8001dec:	d901      	bls.n	8001df2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e1ec      	b.n	80021cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001df2:	4b53      	ldr	r3, [pc, #332]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d1f0      	bne.n	8001de0 <HAL_RCC_OscConfig+0x10c>
 8001dfe:	e000      	b.n	8001e02 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f003 0302 	and.w	r3, r3, #2
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d063      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e0e:	4b4c      	ldr	r3, [pc, #304]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	f003 030c 	and.w	r3, r3, #12
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d00b      	beq.n	8001e32 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e1a:	4b49      	ldr	r3, [pc, #292]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	f003 030c 	and.w	r3, r3, #12
 8001e22:	2b08      	cmp	r3, #8
 8001e24:	d11c      	bne.n	8001e60 <HAL_RCC_OscConfig+0x18c>
 8001e26:	4b46      	ldr	r3, [pc, #280]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d116      	bne.n	8001e60 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e32:	4b43      	ldr	r3, [pc, #268]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 0302 	and.w	r3, r3, #2
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d005      	beq.n	8001e4a <HAL_RCC_OscConfig+0x176>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	691b      	ldr	r3, [r3, #16]
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d001      	beq.n	8001e4a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e1c0      	b.n	80021cc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e4a:	4b3d      	ldr	r3, [pc, #244]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	695b      	ldr	r3, [r3, #20]
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	4939      	ldr	r1, [pc, #228]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e5e:	e03a      	b.n	8001ed6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	691b      	ldr	r3, [r3, #16]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d020      	beq.n	8001eaa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e68:	4b36      	ldr	r3, [pc, #216]	@ (8001f44 <HAL_RCC_OscConfig+0x270>)
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e6e:	f7fe ff23 	bl	8000cb8 <HAL_GetTick>
 8001e72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e74:	e008      	b.n	8001e88 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e76:	f7fe ff1f 	bl	8000cb8 <HAL_GetTick>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	2b02      	cmp	r3, #2
 8001e82:	d901      	bls.n	8001e88 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001e84:	2303      	movs	r3, #3
 8001e86:	e1a1      	b.n	80021cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e88:	4b2d      	ldr	r3, [pc, #180]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0302 	and.w	r3, r3, #2
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d0f0      	beq.n	8001e76 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e94:	4b2a      	ldr	r3, [pc, #168]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	695b      	ldr	r3, [r3, #20]
 8001ea0:	00db      	lsls	r3, r3, #3
 8001ea2:	4927      	ldr	r1, [pc, #156]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	600b      	str	r3, [r1, #0]
 8001ea8:	e015      	b.n	8001ed6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eaa:	4b26      	ldr	r3, [pc, #152]	@ (8001f44 <HAL_RCC_OscConfig+0x270>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb0:	f7fe ff02 	bl	8000cb8 <HAL_GetTick>
 8001eb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eb6:	e008      	b.n	8001eca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eb8:	f7fe fefe 	bl	8000cb8 <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e180      	b.n	80021cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eca:	4b1d      	ldr	r3, [pc, #116]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f003 0302 	and.w	r3, r3, #2
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d1f0      	bne.n	8001eb8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0308 	and.w	r3, r3, #8
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d03a      	beq.n	8001f58 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	699b      	ldr	r3, [r3, #24]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d019      	beq.n	8001f1e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001eea:	4b17      	ldr	r3, [pc, #92]	@ (8001f48 <HAL_RCC_OscConfig+0x274>)
 8001eec:	2201      	movs	r2, #1
 8001eee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef0:	f7fe fee2 	bl	8000cb8 <HAL_GetTick>
 8001ef4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ef6:	e008      	b.n	8001f0a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ef8:	f7fe fede 	bl	8000cb8 <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d901      	bls.n	8001f0a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f06:	2303      	movs	r3, #3
 8001f08:	e160      	b.n	80021cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001f40 <HAL_RCC_OscConfig+0x26c>)
 8001f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f0e:	f003 0302 	and.w	r3, r3, #2
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d0f0      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f16:	2001      	movs	r0, #1
 8001f18:	f000 face 	bl	80024b8 <RCC_Delay>
 8001f1c:	e01c      	b.n	8001f58 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f48 <HAL_RCC_OscConfig+0x274>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f24:	f7fe fec8 	bl	8000cb8 <HAL_GetTick>
 8001f28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f2a:	e00f      	b.n	8001f4c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f2c:	f7fe fec4 	bl	8000cb8 <HAL_GetTick>
 8001f30:	4602      	mov	r2, r0
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d908      	bls.n	8001f4c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f3a:	2303      	movs	r3, #3
 8001f3c:	e146      	b.n	80021cc <HAL_RCC_OscConfig+0x4f8>
 8001f3e:	bf00      	nop
 8001f40:	40021000 	.word	0x40021000
 8001f44:	42420000 	.word	0x42420000
 8001f48:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f4c:	4b92      	ldr	r3, [pc, #584]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8001f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f50:	f003 0302 	and.w	r3, r3, #2
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d1e9      	bne.n	8001f2c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 0304 	and.w	r3, r3, #4
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	f000 80a6 	beq.w	80020b2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f66:	2300      	movs	r3, #0
 8001f68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f6a:	4b8b      	ldr	r3, [pc, #556]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8001f6c:	69db      	ldr	r3, [r3, #28]
 8001f6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d10d      	bne.n	8001f92 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f76:	4b88      	ldr	r3, [pc, #544]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8001f78:	69db      	ldr	r3, [r3, #28]
 8001f7a:	4a87      	ldr	r2, [pc, #540]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8001f7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f80:	61d3      	str	r3, [r2, #28]
 8001f82:	4b85      	ldr	r3, [pc, #532]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8001f84:	69db      	ldr	r3, [r3, #28]
 8001f86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f8a:	60bb      	str	r3, [r7, #8]
 8001f8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f92:	4b82      	ldr	r3, [pc, #520]	@ (800219c <HAL_RCC_OscConfig+0x4c8>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d118      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f9e:	4b7f      	ldr	r3, [pc, #508]	@ (800219c <HAL_RCC_OscConfig+0x4c8>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a7e      	ldr	r2, [pc, #504]	@ (800219c <HAL_RCC_OscConfig+0x4c8>)
 8001fa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fa8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001faa:	f7fe fe85 	bl	8000cb8 <HAL_GetTick>
 8001fae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb0:	e008      	b.n	8001fc4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fb2:	f7fe fe81 	bl	8000cb8 <HAL_GetTick>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	2b64      	cmp	r3, #100	@ 0x64
 8001fbe:	d901      	bls.n	8001fc4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	e103      	b.n	80021cc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fc4:	4b75      	ldr	r3, [pc, #468]	@ (800219c <HAL_RCC_OscConfig+0x4c8>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d0f0      	beq.n	8001fb2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d106      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x312>
 8001fd8:	4b6f      	ldr	r3, [pc, #444]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8001fda:	6a1b      	ldr	r3, [r3, #32]
 8001fdc:	4a6e      	ldr	r2, [pc, #440]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8001fde:	f043 0301 	orr.w	r3, r3, #1
 8001fe2:	6213      	str	r3, [r2, #32]
 8001fe4:	e02d      	b.n	8002042 <HAL_RCC_OscConfig+0x36e>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	68db      	ldr	r3, [r3, #12]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d10c      	bne.n	8002008 <HAL_RCC_OscConfig+0x334>
 8001fee:	4b6a      	ldr	r3, [pc, #424]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8001ff0:	6a1b      	ldr	r3, [r3, #32]
 8001ff2:	4a69      	ldr	r2, [pc, #420]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8001ff4:	f023 0301 	bic.w	r3, r3, #1
 8001ff8:	6213      	str	r3, [r2, #32]
 8001ffa:	4b67      	ldr	r3, [pc, #412]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8001ffc:	6a1b      	ldr	r3, [r3, #32]
 8001ffe:	4a66      	ldr	r2, [pc, #408]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8002000:	f023 0304 	bic.w	r3, r3, #4
 8002004:	6213      	str	r3, [r2, #32]
 8002006:	e01c      	b.n	8002042 <HAL_RCC_OscConfig+0x36e>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	2b05      	cmp	r3, #5
 800200e:	d10c      	bne.n	800202a <HAL_RCC_OscConfig+0x356>
 8002010:	4b61      	ldr	r3, [pc, #388]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8002012:	6a1b      	ldr	r3, [r3, #32]
 8002014:	4a60      	ldr	r2, [pc, #384]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8002016:	f043 0304 	orr.w	r3, r3, #4
 800201a:	6213      	str	r3, [r2, #32]
 800201c:	4b5e      	ldr	r3, [pc, #376]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 800201e:	6a1b      	ldr	r3, [r3, #32]
 8002020:	4a5d      	ldr	r2, [pc, #372]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8002022:	f043 0301 	orr.w	r3, r3, #1
 8002026:	6213      	str	r3, [r2, #32]
 8002028:	e00b      	b.n	8002042 <HAL_RCC_OscConfig+0x36e>
 800202a:	4b5b      	ldr	r3, [pc, #364]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 800202c:	6a1b      	ldr	r3, [r3, #32]
 800202e:	4a5a      	ldr	r2, [pc, #360]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8002030:	f023 0301 	bic.w	r3, r3, #1
 8002034:	6213      	str	r3, [r2, #32]
 8002036:	4b58      	ldr	r3, [pc, #352]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8002038:	6a1b      	ldr	r3, [r3, #32]
 800203a:	4a57      	ldr	r2, [pc, #348]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 800203c:	f023 0304 	bic.w	r3, r3, #4
 8002040:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d015      	beq.n	8002076 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800204a:	f7fe fe35 	bl	8000cb8 <HAL_GetTick>
 800204e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002050:	e00a      	b.n	8002068 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002052:	f7fe fe31 	bl	8000cb8 <HAL_GetTick>
 8002056:	4602      	mov	r2, r0
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002060:	4293      	cmp	r3, r2
 8002062:	d901      	bls.n	8002068 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002064:	2303      	movs	r3, #3
 8002066:	e0b1      	b.n	80021cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002068:	4b4b      	ldr	r3, [pc, #300]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 800206a:	6a1b      	ldr	r3, [r3, #32]
 800206c:	f003 0302 	and.w	r3, r3, #2
 8002070:	2b00      	cmp	r3, #0
 8002072:	d0ee      	beq.n	8002052 <HAL_RCC_OscConfig+0x37e>
 8002074:	e014      	b.n	80020a0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002076:	f7fe fe1f 	bl	8000cb8 <HAL_GetTick>
 800207a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800207c:	e00a      	b.n	8002094 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800207e:	f7fe fe1b 	bl	8000cb8 <HAL_GetTick>
 8002082:	4602      	mov	r2, r0
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	1ad3      	subs	r3, r2, r3
 8002088:	f241 3288 	movw	r2, #5000	@ 0x1388
 800208c:	4293      	cmp	r3, r2
 800208e:	d901      	bls.n	8002094 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002090:	2303      	movs	r3, #3
 8002092:	e09b      	b.n	80021cc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002094:	4b40      	ldr	r3, [pc, #256]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8002096:	6a1b      	ldr	r3, [r3, #32]
 8002098:	f003 0302 	and.w	r3, r3, #2
 800209c:	2b00      	cmp	r3, #0
 800209e:	d1ee      	bne.n	800207e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020a0:	7dfb      	ldrb	r3, [r7, #23]
 80020a2:	2b01      	cmp	r3, #1
 80020a4:	d105      	bne.n	80020b2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020a6:	4b3c      	ldr	r3, [pc, #240]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 80020a8:	69db      	ldr	r3, [r3, #28]
 80020aa:	4a3b      	ldr	r2, [pc, #236]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 80020ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80020b0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	69db      	ldr	r3, [r3, #28]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	f000 8087 	beq.w	80021ca <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020bc:	4b36      	ldr	r3, [pc, #216]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f003 030c 	and.w	r3, r3, #12
 80020c4:	2b08      	cmp	r3, #8
 80020c6:	d061      	beq.n	800218c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	69db      	ldr	r3, [r3, #28]
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d146      	bne.n	800215e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020d0:	4b33      	ldr	r3, [pc, #204]	@ (80021a0 <HAL_RCC_OscConfig+0x4cc>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d6:	f7fe fdef 	bl	8000cb8 <HAL_GetTick>
 80020da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020dc:	e008      	b.n	80020f0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020de:	f7fe fdeb 	bl	8000cb8 <HAL_GetTick>
 80020e2:	4602      	mov	r2, r0
 80020e4:	693b      	ldr	r3, [r7, #16]
 80020e6:	1ad3      	subs	r3, r2, r3
 80020e8:	2b02      	cmp	r3, #2
 80020ea:	d901      	bls.n	80020f0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80020ec:	2303      	movs	r3, #3
 80020ee:	e06d      	b.n	80021cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020f0:	4b29      	ldr	r3, [pc, #164]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d1f0      	bne.n	80020de <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6a1b      	ldr	r3, [r3, #32]
 8002100:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002104:	d108      	bne.n	8002118 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002106:	4b24      	ldr	r3, [pc, #144]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	4921      	ldr	r1, [pc, #132]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8002114:	4313      	orrs	r3, r2
 8002116:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002118:	4b1f      	ldr	r3, [pc, #124]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6a19      	ldr	r1, [r3, #32]
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002128:	430b      	orrs	r3, r1
 800212a:	491b      	ldr	r1, [pc, #108]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 800212c:	4313      	orrs	r3, r2
 800212e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002130:	4b1b      	ldr	r3, [pc, #108]	@ (80021a0 <HAL_RCC_OscConfig+0x4cc>)
 8002132:	2201      	movs	r2, #1
 8002134:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002136:	f7fe fdbf 	bl	8000cb8 <HAL_GetTick>
 800213a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800213c:	e008      	b.n	8002150 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800213e:	f7fe fdbb 	bl	8000cb8 <HAL_GetTick>
 8002142:	4602      	mov	r2, r0
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	2b02      	cmp	r3, #2
 800214a:	d901      	bls.n	8002150 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800214c:	2303      	movs	r3, #3
 800214e:	e03d      	b.n	80021cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002150:	4b11      	ldr	r3, [pc, #68]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002158:	2b00      	cmp	r3, #0
 800215a:	d0f0      	beq.n	800213e <HAL_RCC_OscConfig+0x46a>
 800215c:	e035      	b.n	80021ca <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800215e:	4b10      	ldr	r3, [pc, #64]	@ (80021a0 <HAL_RCC_OscConfig+0x4cc>)
 8002160:	2200      	movs	r2, #0
 8002162:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002164:	f7fe fda8 	bl	8000cb8 <HAL_GetTick>
 8002168:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800216a:	e008      	b.n	800217e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800216c:	f7fe fda4 	bl	8000cb8 <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	2b02      	cmp	r3, #2
 8002178:	d901      	bls.n	800217e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800217a:	2303      	movs	r3, #3
 800217c:	e026      	b.n	80021cc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800217e:	4b06      	ldr	r3, [pc, #24]	@ (8002198 <HAL_RCC_OscConfig+0x4c4>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d1f0      	bne.n	800216c <HAL_RCC_OscConfig+0x498>
 800218a:	e01e      	b.n	80021ca <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	69db      	ldr	r3, [r3, #28]
 8002190:	2b01      	cmp	r3, #1
 8002192:	d107      	bne.n	80021a4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	e019      	b.n	80021cc <HAL_RCC_OscConfig+0x4f8>
 8002198:	40021000 	.word	0x40021000
 800219c:	40007000 	.word	0x40007000
 80021a0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021a4:	4b0b      	ldr	r3, [pc, #44]	@ (80021d4 <HAL_RCC_OscConfig+0x500>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6a1b      	ldr	r3, [r3, #32]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d106      	bne.n	80021c6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d001      	beq.n	80021ca <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e000      	b.n	80021cc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80021ca:	2300      	movs	r3, #0
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3718      	adds	r7, #24
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	40021000 	.word	0x40021000

080021d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d101      	bne.n	80021ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	e0d0      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021ec:	4b6a      	ldr	r3, [pc, #424]	@ (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0307 	and.w	r3, r3, #7
 80021f4:	683a      	ldr	r2, [r7, #0]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d910      	bls.n	800221c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021fa:	4b67      	ldr	r3, [pc, #412]	@ (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f023 0207 	bic.w	r2, r3, #7
 8002202:	4965      	ldr	r1, [pc, #404]	@ (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	4313      	orrs	r3, r2
 8002208:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800220a:	4b63      	ldr	r3, [pc, #396]	@ (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0307 	and.w	r3, r3, #7
 8002212:	683a      	ldr	r2, [r7, #0]
 8002214:	429a      	cmp	r2, r3
 8002216:	d001      	beq.n	800221c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e0b8      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0302 	and.w	r3, r3, #2
 8002224:	2b00      	cmp	r3, #0
 8002226:	d020      	beq.n	800226a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0304 	and.w	r3, r3, #4
 8002230:	2b00      	cmp	r3, #0
 8002232:	d005      	beq.n	8002240 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002234:	4b59      	ldr	r3, [pc, #356]	@ (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	4a58      	ldr	r2, [pc, #352]	@ (800239c <HAL_RCC_ClockConfig+0x1c4>)
 800223a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800223e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0308 	and.w	r3, r3, #8
 8002248:	2b00      	cmp	r3, #0
 800224a:	d005      	beq.n	8002258 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800224c:	4b53      	ldr	r3, [pc, #332]	@ (800239c <HAL_RCC_ClockConfig+0x1c4>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	4a52      	ldr	r2, [pc, #328]	@ (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002252:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002256:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002258:	4b50      	ldr	r3, [pc, #320]	@ (800239c <HAL_RCC_ClockConfig+0x1c4>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	494d      	ldr	r1, [pc, #308]	@ (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002266:	4313      	orrs	r3, r2
 8002268:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0301 	and.w	r3, r3, #1
 8002272:	2b00      	cmp	r3, #0
 8002274:	d040      	beq.n	80022f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	2b01      	cmp	r3, #1
 800227c:	d107      	bne.n	800228e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800227e:	4b47      	ldr	r3, [pc, #284]	@ (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d115      	bne.n	80022b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e07f      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	2b02      	cmp	r3, #2
 8002294:	d107      	bne.n	80022a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002296:	4b41      	ldr	r3, [pc, #260]	@ (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d109      	bne.n	80022b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e073      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022a6:	4b3d      	ldr	r3, [pc, #244]	@ (800239c <HAL_RCC_ClockConfig+0x1c4>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0302 	and.w	r3, r3, #2
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d101      	bne.n	80022b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e06b      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022b6:	4b39      	ldr	r3, [pc, #228]	@ (800239c <HAL_RCC_ClockConfig+0x1c4>)
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f023 0203 	bic.w	r2, r3, #3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	4936      	ldr	r1, [pc, #216]	@ (800239c <HAL_RCC_ClockConfig+0x1c4>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022c8:	f7fe fcf6 	bl	8000cb8 <HAL_GetTick>
 80022cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ce:	e00a      	b.n	80022e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022d0:	f7fe fcf2 	bl	8000cb8 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022de:	4293      	cmp	r3, r2
 80022e0:	d901      	bls.n	80022e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e053      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022e6:	4b2d      	ldr	r3, [pc, #180]	@ (800239c <HAL_RCC_ClockConfig+0x1c4>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f003 020c 	and.w	r2, r3, #12
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d1eb      	bne.n	80022d0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022f8:	4b27      	ldr	r3, [pc, #156]	@ (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 0307 	and.w	r3, r3, #7
 8002300:	683a      	ldr	r2, [r7, #0]
 8002302:	429a      	cmp	r2, r3
 8002304:	d210      	bcs.n	8002328 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002306:	4b24      	ldr	r3, [pc, #144]	@ (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f023 0207 	bic.w	r2, r3, #7
 800230e:	4922      	ldr	r1, [pc, #136]	@ (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	4313      	orrs	r3, r2
 8002314:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002316:	4b20      	ldr	r3, [pc, #128]	@ (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0307 	and.w	r3, r3, #7
 800231e:	683a      	ldr	r2, [r7, #0]
 8002320:	429a      	cmp	r2, r3
 8002322:	d001      	beq.n	8002328 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e032      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0304 	and.w	r3, r3, #4
 8002330:	2b00      	cmp	r3, #0
 8002332:	d008      	beq.n	8002346 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002334:	4b19      	ldr	r3, [pc, #100]	@ (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	4916      	ldr	r1, [pc, #88]	@ (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002342:	4313      	orrs	r3, r2
 8002344:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0308 	and.w	r3, r3, #8
 800234e:	2b00      	cmp	r3, #0
 8002350:	d009      	beq.n	8002366 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002352:	4b12      	ldr	r3, [pc, #72]	@ (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	691b      	ldr	r3, [r3, #16]
 800235e:	00db      	lsls	r3, r3, #3
 8002360:	490e      	ldr	r1, [pc, #56]	@ (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002362:	4313      	orrs	r3, r2
 8002364:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002366:	f000 f821 	bl	80023ac <HAL_RCC_GetSysClockFreq>
 800236a:	4602      	mov	r2, r0
 800236c:	4b0b      	ldr	r3, [pc, #44]	@ (800239c <HAL_RCC_ClockConfig+0x1c4>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	091b      	lsrs	r3, r3, #4
 8002372:	f003 030f 	and.w	r3, r3, #15
 8002376:	490a      	ldr	r1, [pc, #40]	@ (80023a0 <HAL_RCC_ClockConfig+0x1c8>)
 8002378:	5ccb      	ldrb	r3, [r1, r3]
 800237a:	fa22 f303 	lsr.w	r3, r2, r3
 800237e:	4a09      	ldr	r2, [pc, #36]	@ (80023a4 <HAL_RCC_ClockConfig+0x1cc>)
 8002380:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002382:	4b09      	ldr	r3, [pc, #36]	@ (80023a8 <HAL_RCC_ClockConfig+0x1d0>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4618      	mov	r0, r3
 8002388:	f7fe fc54 	bl	8000c34 <HAL_InitTick>

  return HAL_OK;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3710      	adds	r7, #16
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	40022000 	.word	0x40022000
 800239c:	40021000 	.word	0x40021000
 80023a0:	08003e84 	.word	0x08003e84
 80023a4:	20000000 	.word	0x20000000
 80023a8:	20000004 	.word	0x20000004

080023ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b087      	sub	sp, #28
 80023b0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023b2:	2300      	movs	r3, #0
 80023b4:	60fb      	str	r3, [r7, #12]
 80023b6:	2300      	movs	r3, #0
 80023b8:	60bb      	str	r3, [r7, #8]
 80023ba:	2300      	movs	r3, #0
 80023bc:	617b      	str	r3, [r7, #20]
 80023be:	2300      	movs	r3, #0
 80023c0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80023c2:	2300      	movs	r3, #0
 80023c4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80023c6:	4b1e      	ldr	r3, [pc, #120]	@ (8002440 <HAL_RCC_GetSysClockFreq+0x94>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f003 030c 	and.w	r3, r3, #12
 80023d2:	2b04      	cmp	r3, #4
 80023d4:	d002      	beq.n	80023dc <HAL_RCC_GetSysClockFreq+0x30>
 80023d6:	2b08      	cmp	r3, #8
 80023d8:	d003      	beq.n	80023e2 <HAL_RCC_GetSysClockFreq+0x36>
 80023da:	e027      	b.n	800242c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023dc:	4b19      	ldr	r3, [pc, #100]	@ (8002444 <HAL_RCC_GetSysClockFreq+0x98>)
 80023de:	613b      	str	r3, [r7, #16]
      break;
 80023e0:	e027      	b.n	8002432 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	0c9b      	lsrs	r3, r3, #18
 80023e6:	f003 030f 	and.w	r3, r3, #15
 80023ea:	4a17      	ldr	r2, [pc, #92]	@ (8002448 <HAL_RCC_GetSysClockFreq+0x9c>)
 80023ec:	5cd3      	ldrb	r3, [r2, r3]
 80023ee:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d010      	beq.n	800241c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80023fa:	4b11      	ldr	r3, [pc, #68]	@ (8002440 <HAL_RCC_GetSysClockFreq+0x94>)
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	0c5b      	lsrs	r3, r3, #17
 8002400:	f003 0301 	and.w	r3, r3, #1
 8002404:	4a11      	ldr	r2, [pc, #68]	@ (800244c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002406:	5cd3      	ldrb	r3, [r2, r3]
 8002408:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a0d      	ldr	r2, [pc, #52]	@ (8002444 <HAL_RCC_GetSysClockFreq+0x98>)
 800240e:	fb03 f202 	mul.w	r2, r3, r2
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	fbb2 f3f3 	udiv	r3, r2, r3
 8002418:	617b      	str	r3, [r7, #20]
 800241a:	e004      	b.n	8002426 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4a0c      	ldr	r2, [pc, #48]	@ (8002450 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002420:	fb02 f303 	mul.w	r3, r2, r3
 8002424:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	613b      	str	r3, [r7, #16]
      break;
 800242a:	e002      	b.n	8002432 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800242c:	4b05      	ldr	r3, [pc, #20]	@ (8002444 <HAL_RCC_GetSysClockFreq+0x98>)
 800242e:	613b      	str	r3, [r7, #16]
      break;
 8002430:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002432:	693b      	ldr	r3, [r7, #16]
}
 8002434:	4618      	mov	r0, r3
 8002436:	371c      	adds	r7, #28
 8002438:	46bd      	mov	sp, r7
 800243a:	bc80      	pop	{r7}
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	40021000 	.word	0x40021000
 8002444:	007a1200 	.word	0x007a1200
 8002448:	08003e9c 	.word	0x08003e9c
 800244c:	08003eac 	.word	0x08003eac
 8002450:	003d0900 	.word	0x003d0900

08002454 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002458:	4b02      	ldr	r3, [pc, #8]	@ (8002464 <HAL_RCC_GetHCLKFreq+0x10>)
 800245a:	681b      	ldr	r3, [r3, #0]
}
 800245c:	4618      	mov	r0, r3
 800245e:	46bd      	mov	sp, r7
 8002460:	bc80      	pop	{r7}
 8002462:	4770      	bx	lr
 8002464:	20000000 	.word	0x20000000

08002468 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800246c:	f7ff fff2 	bl	8002454 <HAL_RCC_GetHCLKFreq>
 8002470:	4602      	mov	r2, r0
 8002472:	4b05      	ldr	r3, [pc, #20]	@ (8002488 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	0a1b      	lsrs	r3, r3, #8
 8002478:	f003 0307 	and.w	r3, r3, #7
 800247c:	4903      	ldr	r1, [pc, #12]	@ (800248c <HAL_RCC_GetPCLK1Freq+0x24>)
 800247e:	5ccb      	ldrb	r3, [r1, r3]
 8002480:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002484:	4618      	mov	r0, r3
 8002486:	bd80      	pop	{r7, pc}
 8002488:	40021000 	.word	0x40021000
 800248c:	08003e94 	.word	0x08003e94

08002490 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002494:	f7ff ffde 	bl	8002454 <HAL_RCC_GetHCLKFreq>
 8002498:	4602      	mov	r2, r0
 800249a:	4b05      	ldr	r3, [pc, #20]	@ (80024b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	0adb      	lsrs	r3, r3, #11
 80024a0:	f003 0307 	and.w	r3, r3, #7
 80024a4:	4903      	ldr	r1, [pc, #12]	@ (80024b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024a6:	5ccb      	ldrb	r3, [r1, r3]
 80024a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	40021000 	.word	0x40021000
 80024b4:	08003e94 	.word	0x08003e94

080024b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b085      	sub	sp, #20
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80024c0:	4b0a      	ldr	r3, [pc, #40]	@ (80024ec <RCC_Delay+0x34>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a0a      	ldr	r2, [pc, #40]	@ (80024f0 <RCC_Delay+0x38>)
 80024c6:	fba2 2303 	umull	r2, r3, r2, r3
 80024ca:	0a5b      	lsrs	r3, r3, #9
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	fb02 f303 	mul.w	r3, r2, r3
 80024d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80024d4:	bf00      	nop
  }
  while (Delay --);
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	1e5a      	subs	r2, r3, #1
 80024da:	60fa      	str	r2, [r7, #12]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d1f9      	bne.n	80024d4 <RCC_Delay+0x1c>
}
 80024e0:	bf00      	nop
 80024e2:	bf00      	nop
 80024e4:	3714      	adds	r7, #20
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bc80      	pop	{r7}
 80024ea:	4770      	bx	lr
 80024ec:	20000000 	.word	0x20000000
 80024f0:	10624dd3 	.word	0x10624dd3

080024f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d101      	bne.n	8002506 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e042      	b.n	800258c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800250c:	b2db      	uxtb	r3, r3
 800250e:	2b00      	cmp	r3, #0
 8002510:	d106      	bne.n	8002520 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2200      	movs	r2, #0
 8002516:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f7fe fa4e 	bl	80009bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2224      	movs	r2, #36	@ 0x24
 8002524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	68da      	ldr	r2, [r3, #12]
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002536:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	f000 fdaf 	bl	800309c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	691a      	ldr	r2, [r3, #16]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800254c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	695a      	ldr	r2, [r3, #20]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800255c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	68da      	ldr	r2, [r3, #12]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800256c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2220      	movs	r2, #32
 8002578:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2220      	movs	r2, #32
 8002580:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800258a:	2300      	movs	r3, #0
}
 800258c:	4618      	mov	r0, r3
 800258e:	3708      	adds	r7, #8
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b08a      	sub	sp, #40	@ 0x28
 8002598:	af02      	add	r7, sp, #8
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	603b      	str	r3, [r7, #0]
 80025a0:	4613      	mov	r3, r2
 80025a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025a4:	2300      	movs	r3, #0
 80025a6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025ae:	b2db      	uxtb	r3, r3
 80025b0:	2b20      	cmp	r3, #32
 80025b2:	d175      	bne.n	80026a0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80025b4:	68bb      	ldr	r3, [r7, #8]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d002      	beq.n	80025c0 <HAL_UART_Transmit+0x2c>
 80025ba:	88fb      	ldrh	r3, [r7, #6]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d101      	bne.n	80025c4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e06e      	b.n	80026a2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	2200      	movs	r2, #0
 80025c8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2221      	movs	r2, #33	@ 0x21
 80025ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80025d2:	f7fe fb71 	bl	8000cb8 <HAL_GetTick>
 80025d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	88fa      	ldrh	r2, [r7, #6]
 80025dc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	88fa      	ldrh	r2, [r7, #6]
 80025e2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025ec:	d108      	bne.n	8002600 <HAL_UART_Transmit+0x6c>
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	691b      	ldr	r3, [r3, #16]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d104      	bne.n	8002600 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80025f6:	2300      	movs	r3, #0
 80025f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	61bb      	str	r3, [r7, #24]
 80025fe:	e003      	b.n	8002608 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002604:	2300      	movs	r3, #0
 8002606:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002608:	e02e      	b.n	8002668 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	9300      	str	r3, [sp, #0]
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	2200      	movs	r2, #0
 8002612:	2180      	movs	r1, #128	@ 0x80
 8002614:	68f8      	ldr	r0, [r7, #12]
 8002616:	f000 fb13 	bl	8002c40 <UART_WaitOnFlagUntilTimeout>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d005      	beq.n	800262c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2220      	movs	r2, #32
 8002624:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002628:	2303      	movs	r3, #3
 800262a:	e03a      	b.n	80026a2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d10b      	bne.n	800264a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	881b      	ldrh	r3, [r3, #0]
 8002636:	461a      	mov	r2, r3
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002640:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	3302      	adds	r3, #2
 8002646:	61bb      	str	r3, [r7, #24]
 8002648:	e007      	b.n	800265a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	781a      	ldrb	r2, [r3, #0]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	3301      	adds	r3, #1
 8002658:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800265e:	b29b      	uxth	r3, r3
 8002660:	3b01      	subs	r3, #1
 8002662:	b29a      	uxth	r2, r3
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800266c:	b29b      	uxth	r3, r3
 800266e:	2b00      	cmp	r3, #0
 8002670:	d1cb      	bne.n	800260a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	9300      	str	r3, [sp, #0]
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	2200      	movs	r2, #0
 800267a:	2140      	movs	r1, #64	@ 0x40
 800267c:	68f8      	ldr	r0, [r7, #12]
 800267e:	f000 fadf 	bl	8002c40 <UART_WaitOnFlagUntilTimeout>
 8002682:	4603      	mov	r3, r0
 8002684:	2b00      	cmp	r3, #0
 8002686:	d005      	beq.n	8002694 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2220      	movs	r2, #32
 800268c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002690:	2303      	movs	r3, #3
 8002692:	e006      	b.n	80026a2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2220      	movs	r2, #32
 8002698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800269c:	2300      	movs	r3, #0
 800269e:	e000      	b.n	80026a2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80026a0:	2302      	movs	r3, #2
  }
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3720      	adds	r7, #32
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}

080026aa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80026aa:	b580      	push	{r7, lr}
 80026ac:	b084      	sub	sp, #16
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	60f8      	str	r0, [r7, #12]
 80026b2:	60b9      	str	r1, [r7, #8]
 80026b4:	4613      	mov	r3, r2
 80026b6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	2b20      	cmp	r3, #32
 80026c2:	d112      	bne.n	80026ea <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d002      	beq.n	80026d0 <HAL_UART_Receive_IT+0x26>
 80026ca:	88fb      	ldrh	r3, [r7, #6]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d101      	bne.n	80026d4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80026d0:	2301      	movs	r3, #1
 80026d2:	e00b      	b.n	80026ec <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2200      	movs	r2, #0
 80026d8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80026da:	88fb      	ldrh	r3, [r7, #6]
 80026dc:	461a      	mov	r2, r3
 80026de:	68b9      	ldr	r1, [r7, #8]
 80026e0:	68f8      	ldr	r0, [r7, #12]
 80026e2:	f000 fb06 	bl	8002cf2 <UART_Start_Receive_IT>
 80026e6:	4603      	mov	r3, r0
 80026e8:	e000      	b.n	80026ec <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80026ea:	2302      	movs	r3, #2
  }
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3710      	adds	r7, #16
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b0ba      	sub	sp, #232	@ 0xe8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800271a:	2300      	movs	r3, #0
 800271c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002720:	2300      	movs	r3, #0
 8002722:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800272a:	f003 030f 	and.w	r3, r3, #15
 800272e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002732:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002736:	2b00      	cmp	r3, #0
 8002738:	d10f      	bne.n	800275a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800273a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800273e:	f003 0320 	and.w	r3, r3, #32
 8002742:	2b00      	cmp	r3, #0
 8002744:	d009      	beq.n	800275a <HAL_UART_IRQHandler+0x66>
 8002746:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800274a:	f003 0320 	and.w	r3, r3, #32
 800274e:	2b00      	cmp	r3, #0
 8002750:	d003      	beq.n	800275a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f000 fbe3 	bl	8002f1e <UART_Receive_IT>
      return;
 8002758:	e25b      	b.n	8002c12 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800275a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800275e:	2b00      	cmp	r3, #0
 8002760:	f000 80de 	beq.w	8002920 <HAL_UART_IRQHandler+0x22c>
 8002764:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	2b00      	cmp	r3, #0
 800276e:	d106      	bne.n	800277e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002770:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002774:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002778:	2b00      	cmp	r3, #0
 800277a:	f000 80d1 	beq.w	8002920 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800277e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	2b00      	cmp	r3, #0
 8002788:	d00b      	beq.n	80027a2 <HAL_UART_IRQHandler+0xae>
 800278a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800278e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002792:	2b00      	cmp	r3, #0
 8002794:	d005      	beq.n	80027a2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800279a:	f043 0201 	orr.w	r2, r3, #1
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027a6:	f003 0304 	and.w	r3, r3, #4
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d00b      	beq.n	80027c6 <HAL_UART_IRQHandler+0xd2>
 80027ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d005      	beq.n	80027c6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027be:	f043 0202 	orr.w	r2, r3, #2
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027ca:	f003 0302 	and.w	r3, r3, #2
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d00b      	beq.n	80027ea <HAL_UART_IRQHandler+0xf6>
 80027d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80027d6:	f003 0301 	and.w	r3, r3, #1
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d005      	beq.n	80027ea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027e2:	f043 0204 	orr.w	r2, r3, #4
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80027ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027ee:	f003 0308 	and.w	r3, r3, #8
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d011      	beq.n	800281a <HAL_UART_IRQHandler+0x126>
 80027f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027fa:	f003 0320 	and.w	r3, r3, #32
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d105      	bne.n	800280e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002802:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002806:	f003 0301 	and.w	r3, r3, #1
 800280a:	2b00      	cmp	r3, #0
 800280c:	d005      	beq.n	800281a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002812:	f043 0208 	orr.w	r2, r3, #8
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800281e:	2b00      	cmp	r3, #0
 8002820:	f000 81f2 	beq.w	8002c08 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002824:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002828:	f003 0320 	and.w	r3, r3, #32
 800282c:	2b00      	cmp	r3, #0
 800282e:	d008      	beq.n	8002842 <HAL_UART_IRQHandler+0x14e>
 8002830:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002834:	f003 0320 	and.w	r3, r3, #32
 8002838:	2b00      	cmp	r3, #0
 800283a:	d002      	beq.n	8002842 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800283c:	6878      	ldr	r0, [r7, #4]
 800283e:	f000 fb6e 	bl	8002f1e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	695b      	ldr	r3, [r3, #20]
 8002848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800284c:	2b00      	cmp	r3, #0
 800284e:	bf14      	ite	ne
 8002850:	2301      	movne	r3, #1
 8002852:	2300      	moveq	r3, #0
 8002854:	b2db      	uxtb	r3, r3
 8002856:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800285e:	f003 0308 	and.w	r3, r3, #8
 8002862:	2b00      	cmp	r3, #0
 8002864:	d103      	bne.n	800286e <HAL_UART_IRQHandler+0x17a>
 8002866:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800286a:	2b00      	cmp	r3, #0
 800286c:	d04f      	beq.n	800290e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f000 fa78 	bl	8002d64 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	695b      	ldr	r3, [r3, #20]
 800287a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800287e:	2b00      	cmp	r3, #0
 8002880:	d041      	beq.n	8002906 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	3314      	adds	r3, #20
 8002888:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800288c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002890:	e853 3f00 	ldrex	r3, [r3]
 8002894:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002898:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800289c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80028a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	3314      	adds	r3, #20
 80028aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80028ae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80028b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80028ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80028be:	e841 2300 	strex	r3, r2, [r1]
 80028c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80028c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d1d9      	bne.n	8002882 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d013      	beq.n	80028fe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028da:	4a7e      	ldr	r2, [pc, #504]	@ (8002ad4 <HAL_UART_IRQHandler+0x3e0>)
 80028dc:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028e2:	4618      	mov	r0, r3
 80028e4:	f7fe fb5e 	bl	8000fa4 <HAL_DMA_Abort_IT>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d016      	beq.n	800291c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80028f8:	4610      	mov	r0, r2
 80028fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028fc:	e00e      	b.n	800291c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f7fd fca4 	bl	800024c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002904:	e00a      	b.n	800291c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f7fd fca0 	bl	800024c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800290c:	e006      	b.n	800291c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f7fd fc9c 	bl	800024c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800291a:	e175      	b.n	8002c08 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800291c:	bf00      	nop
    return;
 800291e:	e173      	b.n	8002c08 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002924:	2b01      	cmp	r3, #1
 8002926:	f040 814f 	bne.w	8002bc8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800292a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800292e:	f003 0310 	and.w	r3, r3, #16
 8002932:	2b00      	cmp	r3, #0
 8002934:	f000 8148 	beq.w	8002bc8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800293c:	f003 0310 	and.w	r3, r3, #16
 8002940:	2b00      	cmp	r3, #0
 8002942:	f000 8141 	beq.w	8002bc8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002946:	2300      	movs	r3, #0
 8002948:	60bb      	str	r3, [r7, #8]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	60bb      	str	r3, [r7, #8]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	60bb      	str	r3, [r7, #8]
 800295a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	695b      	ldr	r3, [r3, #20]
 8002962:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002966:	2b00      	cmp	r3, #0
 8002968:	f000 80b6 	beq.w	8002ad8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002978:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800297c:	2b00      	cmp	r3, #0
 800297e:	f000 8145 	beq.w	8002c0c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002986:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800298a:	429a      	cmp	r2, r3
 800298c:	f080 813e 	bcs.w	8002c0c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002996:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	2b20      	cmp	r3, #32
 80029a0:	f000 8088 	beq.w	8002ab4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	330c      	adds	r3, #12
 80029aa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80029b2:	e853 3f00 	ldrex	r3, [r3]
 80029b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80029ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80029be:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029c2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	330c      	adds	r3, #12
 80029cc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80029d0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80029d4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029d8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80029dc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80029e0:	e841 2300 	strex	r3, r2, [r1]
 80029e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80029e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d1d9      	bne.n	80029a4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	3314      	adds	r3, #20
 80029f6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80029fa:	e853 3f00 	ldrex	r3, [r3]
 80029fe:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002a00:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002a02:	f023 0301 	bic.w	r3, r3, #1
 8002a06:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	3314      	adds	r3, #20
 8002a10:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002a14:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002a18:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a1a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002a1c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002a20:	e841 2300 	strex	r3, r2, [r1]
 8002a24:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002a26:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d1e1      	bne.n	80029f0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	3314      	adds	r3, #20
 8002a32:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a34:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002a36:	e853 3f00 	ldrex	r3, [r3]
 8002a3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002a3c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a3e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	3314      	adds	r3, #20
 8002a4c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002a50:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002a52:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a54:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002a56:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002a58:	e841 2300 	strex	r3, r2, [r1]
 8002a5c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002a5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d1e3      	bne.n	8002a2c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2220      	movs	r2, #32
 8002a68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	330c      	adds	r3, #12
 8002a78:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a7c:	e853 3f00 	ldrex	r3, [r3]
 8002a80:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002a82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002a84:	f023 0310 	bic.w	r3, r3, #16
 8002a88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	330c      	adds	r3, #12
 8002a92:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002a96:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002a98:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a9a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002a9c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002a9e:	e841 2300 	strex	r3, r2, [r1]
 8002aa2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002aa4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d1e3      	bne.n	8002a72 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7fe fa3d 	bl	8000f2e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2202      	movs	r2, #2
 8002ab8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ac2:	b29b      	uxth	r3, r3
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	b29b      	uxth	r3, r3
 8002ac8:	4619      	mov	r1, r3
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f000 f8ad 	bl	8002c2a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002ad0:	e09c      	b.n	8002c0c <HAL_UART_IRQHandler+0x518>
 8002ad2:	bf00      	nop
 8002ad4:	08002e29 	.word	0x08002e29
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	1ad3      	subs	r3, r2, r3
 8002ae4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002aec:	b29b      	uxth	r3, r3
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f000 808e 	beq.w	8002c10 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002af4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	f000 8089 	beq.w	8002c10 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	330c      	adds	r3, #12
 8002b04:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b08:	e853 3f00 	ldrex	r3, [r3]
 8002b0c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002b0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b14:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	330c      	adds	r3, #12
 8002b1e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002b22:	647a      	str	r2, [r7, #68]	@ 0x44
 8002b24:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b26:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002b28:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b2a:	e841 2300 	strex	r3, r2, [r1]
 8002b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002b30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d1e3      	bne.n	8002afe <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	3314      	adds	r3, #20
 8002b3c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b40:	e853 3f00 	ldrex	r3, [r3]
 8002b44:	623b      	str	r3, [r7, #32]
   return(result);
 8002b46:	6a3b      	ldr	r3, [r7, #32]
 8002b48:	f023 0301 	bic.w	r3, r3, #1
 8002b4c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	3314      	adds	r3, #20
 8002b56:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002b5a:	633a      	str	r2, [r7, #48]	@ 0x30
 8002b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002b60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b62:	e841 2300 	strex	r3, r2, [r1]
 8002b66:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d1e3      	bne.n	8002b36 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2220      	movs	r2, #32
 8002b72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	330c      	adds	r3, #12
 8002b82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	e853 3f00 	ldrex	r3, [r3]
 8002b8a:	60fb      	str	r3, [r7, #12]
   return(result);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f023 0310 	bic.w	r3, r3, #16
 8002b92:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	330c      	adds	r3, #12
 8002b9c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002ba0:	61fa      	str	r2, [r7, #28]
 8002ba2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ba4:	69b9      	ldr	r1, [r7, #24]
 8002ba6:	69fa      	ldr	r2, [r7, #28]
 8002ba8:	e841 2300 	strex	r3, r2, [r1]
 8002bac:	617b      	str	r3, [r7, #20]
   return(result);
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d1e3      	bne.n	8002b7c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2202      	movs	r2, #2
 8002bb8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002bba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f000 f832 	bl	8002c2a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002bc6:	e023      	b.n	8002c10 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002bc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d009      	beq.n	8002be8 <HAL_UART_IRQHandler+0x4f4>
 8002bd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002bd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d003      	beq.n	8002be8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f000 f935 	bl	8002e50 <UART_Transmit_IT>
    return;
 8002be6:	e014      	b.n	8002c12 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002be8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002bec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d00e      	beq.n	8002c12 <HAL_UART_IRQHandler+0x51e>
 8002bf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002bf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d008      	beq.n	8002c12 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	f000 f974 	bl	8002eee <UART_EndTransmit_IT>
    return;
 8002c06:	e004      	b.n	8002c12 <HAL_UART_IRQHandler+0x51e>
    return;
 8002c08:	bf00      	nop
 8002c0a:	e002      	b.n	8002c12 <HAL_UART_IRQHandler+0x51e>
      return;
 8002c0c:	bf00      	nop
 8002c0e:	e000      	b.n	8002c12 <HAL_UART_IRQHandler+0x51e>
      return;
 8002c10:	bf00      	nop
  }
}
 8002c12:	37e8      	adds	r7, #232	@ 0xe8
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}

08002c18 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bc80      	pop	{r7}
 8002c28:	4770      	bx	lr

08002c2a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002c2a:	b480      	push	{r7}
 8002c2c:	b083      	sub	sp, #12
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	6078      	str	r0, [r7, #4]
 8002c32:	460b      	mov	r3, r1
 8002c34:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002c36:	bf00      	nop
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bc80      	pop	{r7}
 8002c3e:	4770      	bx	lr

08002c40 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b086      	sub	sp, #24
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	60b9      	str	r1, [r7, #8]
 8002c4a:	603b      	str	r3, [r7, #0]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c50:	e03b      	b.n	8002cca <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c52:	6a3b      	ldr	r3, [r7, #32]
 8002c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c58:	d037      	beq.n	8002cca <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c5a:	f7fe f82d 	bl	8000cb8 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	6a3a      	ldr	r2, [r7, #32]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d302      	bcc.n	8002c70 <UART_WaitOnFlagUntilTimeout+0x30>
 8002c6a:	6a3b      	ldr	r3, [r7, #32]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d101      	bne.n	8002c74 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002c70:	2303      	movs	r3, #3
 8002c72:	e03a      	b.n	8002cea <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68db      	ldr	r3, [r3, #12]
 8002c7a:	f003 0304 	and.w	r3, r3, #4
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d023      	beq.n	8002cca <UART_WaitOnFlagUntilTimeout+0x8a>
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	2b80      	cmp	r3, #128	@ 0x80
 8002c86:	d020      	beq.n	8002cca <UART_WaitOnFlagUntilTimeout+0x8a>
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	2b40      	cmp	r3, #64	@ 0x40
 8002c8c:	d01d      	beq.n	8002cca <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0308 	and.w	r3, r3, #8
 8002c98:	2b08      	cmp	r3, #8
 8002c9a:	d116      	bne.n	8002cca <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	617b      	str	r3, [r7, #20]
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	617b      	str	r3, [r7, #20]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	617b      	str	r3, [r7, #20]
 8002cb0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002cb2:	68f8      	ldr	r0, [r7, #12]
 8002cb4:	f000 f856 	bl	8002d64 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2208      	movs	r2, #8
 8002cbc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002cc6:	2301      	movs	r3, #1
 8002cc8:	e00f      	b.n	8002cea <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	68ba      	ldr	r2, [r7, #8]
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	bf0c      	ite	eq
 8002cda:	2301      	moveq	r3, #1
 8002cdc:	2300      	movne	r3, #0
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	79fb      	ldrb	r3, [r7, #7]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d0b4      	beq.n	8002c52 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ce8:	2300      	movs	r3, #0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3718      	adds	r7, #24
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}

08002cf2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002cf2:	b480      	push	{r7}
 8002cf4:	b085      	sub	sp, #20
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	60f8      	str	r0, [r7, #12]
 8002cfa:	60b9      	str	r1, [r7, #8]
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	68ba      	ldr	r2, [r7, #8]
 8002d04:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	88fa      	ldrh	r2, [r7, #6]
 8002d0a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	88fa      	ldrh	r2, [r7, #6]
 8002d10:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2200      	movs	r2, #0
 8002d16:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2222      	movs	r2, #34	@ 0x22
 8002d1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	691b      	ldr	r3, [r3, #16]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d007      	beq.n	8002d38 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	68da      	ldr	r2, [r3, #12]
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d36:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	695a      	ldr	r2, [r3, #20]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f042 0201 	orr.w	r2, r2, #1
 8002d46:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	68da      	ldr	r2, [r3, #12]
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f042 0220 	orr.w	r2, r2, #32
 8002d56:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002d58:	2300      	movs	r3, #0
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3714      	adds	r7, #20
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bc80      	pop	{r7}
 8002d62:	4770      	bx	lr

08002d64 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b095      	sub	sp, #84	@ 0x54
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	330c      	adds	r3, #12
 8002d72:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d76:	e853 3f00 	ldrex	r3, [r3]
 8002d7a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d7e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d82:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	330c      	adds	r3, #12
 8002d8a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d8c:	643a      	str	r2, [r7, #64]	@ 0x40
 8002d8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d90:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002d92:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002d94:	e841 2300 	strex	r3, r2, [r1]
 8002d98:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002d9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d1e5      	bne.n	8002d6c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	3314      	adds	r3, #20
 8002da6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002da8:	6a3b      	ldr	r3, [r7, #32]
 8002daa:	e853 3f00 	ldrex	r3, [r3]
 8002dae:	61fb      	str	r3, [r7, #28]
   return(result);
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	f023 0301 	bic.w	r3, r3, #1
 8002db6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	3314      	adds	r3, #20
 8002dbe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002dc0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002dc2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dc4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002dc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dc8:	e841 2300 	strex	r3, r2, [r1]
 8002dcc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d1e5      	bne.n	8002da0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d119      	bne.n	8002e10 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	330c      	adds	r3, #12
 8002de2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	e853 3f00 	ldrex	r3, [r3]
 8002dea:	60bb      	str	r3, [r7, #8]
   return(result);
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	f023 0310 	bic.w	r3, r3, #16
 8002df2:	647b      	str	r3, [r7, #68]	@ 0x44
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	330c      	adds	r3, #12
 8002dfa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002dfc:	61ba      	str	r2, [r7, #24]
 8002dfe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e00:	6979      	ldr	r1, [r7, #20]
 8002e02:	69ba      	ldr	r2, [r7, #24]
 8002e04:	e841 2300 	strex	r3, r2, [r1]
 8002e08:	613b      	str	r3, [r7, #16]
   return(result);
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d1e5      	bne.n	8002ddc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2220      	movs	r2, #32
 8002e14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002e1e:	bf00      	nop
 8002e20:	3754      	adds	r7, #84	@ 0x54
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bc80      	pop	{r7}
 8002e26:	4770      	bx	lr

08002e28 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e34:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002e42:	68f8      	ldr	r0, [r7, #12]
 8002e44:	f7fd fa02 	bl	800024c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002e48:	bf00      	nop
 8002e4a:	3710      	adds	r7, #16
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b085      	sub	sp, #20
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	2b21      	cmp	r3, #33	@ 0x21
 8002e62:	d13e      	bne.n	8002ee2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e6c:	d114      	bne.n	8002e98 <UART_Transmit_IT+0x48>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	691b      	ldr	r3, [r3, #16]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d110      	bne.n	8002e98 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a1b      	ldr	r3, [r3, #32]
 8002e7a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	881b      	ldrh	r3, [r3, #0]
 8002e80:	461a      	mov	r2, r3
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e8a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a1b      	ldr	r3, [r3, #32]
 8002e90:	1c9a      	adds	r2, r3, #2
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	621a      	str	r2, [r3, #32]
 8002e96:	e008      	b.n	8002eaa <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6a1b      	ldr	r3, [r3, #32]
 8002e9c:	1c59      	adds	r1, r3, #1
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	6211      	str	r1, [r2, #32]
 8002ea2:	781a      	ldrb	r2, [r3, #0]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002eae:	b29b      	uxth	r3, r3
 8002eb0:	3b01      	subs	r3, #1
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	687a      	ldr	r2, [r7, #4]
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d10f      	bne.n	8002ede <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	68da      	ldr	r2, [r3, #12]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ecc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	68da      	ldr	r2, [r3, #12]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002edc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	e000      	b.n	8002ee4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002ee2:	2302      	movs	r3, #2
  }
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3714      	adds	r7, #20
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bc80      	pop	{r7}
 8002eec:	4770      	bx	lr

08002eee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002eee:	b580      	push	{r7, lr}
 8002ef0:	b082      	sub	sp, #8
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	68da      	ldr	r2, [r3, #12]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f04:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2220      	movs	r2, #32
 8002f0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f7ff fe82 	bl	8002c18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002f14:	2300      	movs	r3, #0
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3708      	adds	r7, #8
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}

08002f1e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002f1e:	b580      	push	{r7, lr}
 8002f20:	b08c      	sub	sp, #48	@ 0x30
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	2b22      	cmp	r3, #34	@ 0x22
 8002f30:	f040 80ae 	bne.w	8003090 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	689b      	ldr	r3, [r3, #8]
 8002f38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f3c:	d117      	bne.n	8002f6e <UART_Receive_IT+0x50>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	691b      	ldr	r3, [r3, #16]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d113      	bne.n	8002f6e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002f46:	2300      	movs	r3, #0
 8002f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f4e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f5c:	b29a      	uxth	r2, r3
 8002f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f60:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f66:	1c9a      	adds	r2, r3, #2
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f6c:	e026      	b.n	8002fbc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f72:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002f74:	2300      	movs	r3, #0
 8002f76:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f80:	d007      	beq.n	8002f92 <UART_Receive_IT+0x74>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d10a      	bne.n	8002fa0 <UART_Receive_IT+0x82>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	691b      	ldr	r3, [r3, #16]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d106      	bne.n	8002fa0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	b2da      	uxtb	r2, r3
 8002f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f9c:	701a      	strb	r2, [r3, #0]
 8002f9e:	e008      	b.n	8002fb2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002fac:	b2da      	uxtb	r2, r3
 8002fae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fb0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb6:	1c5a      	adds	r2, r3, #1
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	4619      	mov	r1, r3
 8002fca:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d15d      	bne.n	800308c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	68da      	ldr	r2, [r3, #12]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f022 0220 	bic.w	r2, r2, #32
 8002fde:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68da      	ldr	r2, [r3, #12]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002fee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	695a      	ldr	r2, [r3, #20]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f022 0201 	bic.w	r2, r2, #1
 8002ffe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2220      	movs	r2, #32
 8003004:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003012:	2b01      	cmp	r3, #1
 8003014:	d135      	bne.n	8003082 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2200      	movs	r2, #0
 800301a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	330c      	adds	r3, #12
 8003022:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	e853 3f00 	ldrex	r3, [r3]
 800302a:	613b      	str	r3, [r7, #16]
   return(result);
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	f023 0310 	bic.w	r3, r3, #16
 8003032:	627b      	str	r3, [r7, #36]	@ 0x24
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	330c      	adds	r3, #12
 800303a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800303c:	623a      	str	r2, [r7, #32]
 800303e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003040:	69f9      	ldr	r1, [r7, #28]
 8003042:	6a3a      	ldr	r2, [r7, #32]
 8003044:	e841 2300 	strex	r3, r2, [r1]
 8003048:	61bb      	str	r3, [r7, #24]
   return(result);
 800304a:	69bb      	ldr	r3, [r7, #24]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d1e5      	bne.n	800301c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0310 	and.w	r3, r3, #16
 800305a:	2b10      	cmp	r3, #16
 800305c:	d10a      	bne.n	8003074 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800305e:	2300      	movs	r3, #0
 8003060:	60fb      	str	r3, [r7, #12]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	60fb      	str	r3, [r7, #12]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	60fb      	str	r3, [r7, #12]
 8003072:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003078:	4619      	mov	r1, r3
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f7ff fdd5 	bl	8002c2a <HAL_UARTEx_RxEventCallback>
 8003080:	e002      	b.n	8003088 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f7fd f8c4 	bl	8000210 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003088:	2300      	movs	r3, #0
 800308a:	e002      	b.n	8003092 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800308c:	2300      	movs	r3, #0
 800308e:	e000      	b.n	8003092 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003090:	2302      	movs	r3, #2
  }
}
 8003092:	4618      	mov	r0, r3
 8003094:	3730      	adds	r7, #48	@ 0x30
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
	...

0800309c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	691b      	ldr	r3, [r3, #16]
 80030aa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	68da      	ldr	r2, [r3, #12]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	430a      	orrs	r2, r1
 80030b8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	689a      	ldr	r2, [r3, #8]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	691b      	ldr	r3, [r3, #16]
 80030c2:	431a      	orrs	r2, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	695b      	ldr	r3, [r3, #20]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80030d6:	f023 030c 	bic.w	r3, r3, #12
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	6812      	ldr	r2, [r2, #0]
 80030de:	68b9      	ldr	r1, [r7, #8]
 80030e0:	430b      	orrs	r3, r1
 80030e2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	695b      	ldr	r3, [r3, #20]
 80030ea:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	699a      	ldr	r2, [r3, #24]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	430a      	orrs	r2, r1
 80030f8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a2c      	ldr	r2, [pc, #176]	@ (80031b0 <UART_SetConfig+0x114>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d103      	bne.n	800310c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003104:	f7ff f9c4 	bl	8002490 <HAL_RCC_GetPCLK2Freq>
 8003108:	60f8      	str	r0, [r7, #12]
 800310a:	e002      	b.n	8003112 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800310c:	f7ff f9ac 	bl	8002468 <HAL_RCC_GetPCLK1Freq>
 8003110:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003112:	68fa      	ldr	r2, [r7, #12]
 8003114:	4613      	mov	r3, r2
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	4413      	add	r3, r2
 800311a:	009a      	lsls	r2, r3, #2
 800311c:	441a      	add	r2, r3
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	fbb2 f3f3 	udiv	r3, r2, r3
 8003128:	4a22      	ldr	r2, [pc, #136]	@ (80031b4 <UART_SetConfig+0x118>)
 800312a:	fba2 2303 	umull	r2, r3, r2, r3
 800312e:	095b      	lsrs	r3, r3, #5
 8003130:	0119      	lsls	r1, r3, #4
 8003132:	68fa      	ldr	r2, [r7, #12]
 8003134:	4613      	mov	r3, r2
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	4413      	add	r3, r2
 800313a:	009a      	lsls	r2, r3, #2
 800313c:	441a      	add	r2, r3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	fbb2 f2f3 	udiv	r2, r2, r3
 8003148:	4b1a      	ldr	r3, [pc, #104]	@ (80031b4 <UART_SetConfig+0x118>)
 800314a:	fba3 0302 	umull	r0, r3, r3, r2
 800314e:	095b      	lsrs	r3, r3, #5
 8003150:	2064      	movs	r0, #100	@ 0x64
 8003152:	fb00 f303 	mul.w	r3, r0, r3
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	011b      	lsls	r3, r3, #4
 800315a:	3332      	adds	r3, #50	@ 0x32
 800315c:	4a15      	ldr	r2, [pc, #84]	@ (80031b4 <UART_SetConfig+0x118>)
 800315e:	fba2 2303 	umull	r2, r3, r2, r3
 8003162:	095b      	lsrs	r3, r3, #5
 8003164:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003168:	4419      	add	r1, r3
 800316a:	68fa      	ldr	r2, [r7, #12]
 800316c:	4613      	mov	r3, r2
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	4413      	add	r3, r2
 8003172:	009a      	lsls	r2, r3, #2
 8003174:	441a      	add	r2, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003180:	4b0c      	ldr	r3, [pc, #48]	@ (80031b4 <UART_SetConfig+0x118>)
 8003182:	fba3 0302 	umull	r0, r3, r3, r2
 8003186:	095b      	lsrs	r3, r3, #5
 8003188:	2064      	movs	r0, #100	@ 0x64
 800318a:	fb00 f303 	mul.w	r3, r0, r3
 800318e:	1ad3      	subs	r3, r2, r3
 8003190:	011b      	lsls	r3, r3, #4
 8003192:	3332      	adds	r3, #50	@ 0x32
 8003194:	4a07      	ldr	r2, [pc, #28]	@ (80031b4 <UART_SetConfig+0x118>)
 8003196:	fba2 2303 	umull	r2, r3, r2, r3
 800319a:	095b      	lsrs	r3, r3, #5
 800319c:	f003 020f 	and.w	r2, r3, #15
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	440a      	add	r2, r1
 80031a6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80031a8:	bf00      	nop
 80031aa:	3710      	adds	r7, #16
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	40013800 	.word	0x40013800
 80031b4:	51eb851f 	.word	0x51eb851f

080031b8 <atoi>:
 80031b8:	220a      	movs	r2, #10
 80031ba:	2100      	movs	r1, #0
 80031bc:	f000 b87a 	b.w	80032b4 <strtol>

080031c0 <_strtol_l.isra.0>:
 80031c0:	2b24      	cmp	r3, #36	@ 0x24
 80031c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031c6:	4686      	mov	lr, r0
 80031c8:	4690      	mov	r8, r2
 80031ca:	d801      	bhi.n	80031d0 <_strtol_l.isra.0+0x10>
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d106      	bne.n	80031de <_strtol_l.isra.0+0x1e>
 80031d0:	f000 f8b6 	bl	8003340 <__errno>
 80031d4:	2316      	movs	r3, #22
 80031d6:	6003      	str	r3, [r0, #0]
 80031d8:	2000      	movs	r0, #0
 80031da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031de:	460d      	mov	r5, r1
 80031e0:	4833      	ldr	r0, [pc, #204]	@ (80032b0 <_strtol_l.isra.0+0xf0>)
 80031e2:	462a      	mov	r2, r5
 80031e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80031e8:	5d06      	ldrb	r6, [r0, r4]
 80031ea:	f016 0608 	ands.w	r6, r6, #8
 80031ee:	d1f8      	bne.n	80031e2 <_strtol_l.isra.0+0x22>
 80031f0:	2c2d      	cmp	r4, #45	@ 0x2d
 80031f2:	d110      	bne.n	8003216 <_strtol_l.isra.0+0x56>
 80031f4:	2601      	movs	r6, #1
 80031f6:	782c      	ldrb	r4, [r5, #0]
 80031f8:	1c95      	adds	r5, r2, #2
 80031fa:	f033 0210 	bics.w	r2, r3, #16
 80031fe:	d115      	bne.n	800322c <_strtol_l.isra.0+0x6c>
 8003200:	2c30      	cmp	r4, #48	@ 0x30
 8003202:	d10d      	bne.n	8003220 <_strtol_l.isra.0+0x60>
 8003204:	782a      	ldrb	r2, [r5, #0]
 8003206:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800320a:	2a58      	cmp	r2, #88	@ 0x58
 800320c:	d108      	bne.n	8003220 <_strtol_l.isra.0+0x60>
 800320e:	786c      	ldrb	r4, [r5, #1]
 8003210:	3502      	adds	r5, #2
 8003212:	2310      	movs	r3, #16
 8003214:	e00a      	b.n	800322c <_strtol_l.isra.0+0x6c>
 8003216:	2c2b      	cmp	r4, #43	@ 0x2b
 8003218:	bf04      	itt	eq
 800321a:	782c      	ldrbeq	r4, [r5, #0]
 800321c:	1c95      	addeq	r5, r2, #2
 800321e:	e7ec      	b.n	80031fa <_strtol_l.isra.0+0x3a>
 8003220:	2b00      	cmp	r3, #0
 8003222:	d1f6      	bne.n	8003212 <_strtol_l.isra.0+0x52>
 8003224:	2c30      	cmp	r4, #48	@ 0x30
 8003226:	bf14      	ite	ne
 8003228:	230a      	movne	r3, #10
 800322a:	2308      	moveq	r3, #8
 800322c:	2200      	movs	r2, #0
 800322e:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8003232:	f10c 3cff 	add.w	ip, ip, #4294967295
 8003236:	fbbc f9f3 	udiv	r9, ip, r3
 800323a:	4610      	mov	r0, r2
 800323c:	fb03 ca19 	mls	sl, r3, r9, ip
 8003240:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8003244:	2f09      	cmp	r7, #9
 8003246:	d80f      	bhi.n	8003268 <_strtol_l.isra.0+0xa8>
 8003248:	463c      	mov	r4, r7
 800324a:	42a3      	cmp	r3, r4
 800324c:	dd1b      	ble.n	8003286 <_strtol_l.isra.0+0xc6>
 800324e:	1c57      	adds	r7, r2, #1
 8003250:	d007      	beq.n	8003262 <_strtol_l.isra.0+0xa2>
 8003252:	4581      	cmp	r9, r0
 8003254:	d314      	bcc.n	8003280 <_strtol_l.isra.0+0xc0>
 8003256:	d101      	bne.n	800325c <_strtol_l.isra.0+0x9c>
 8003258:	45a2      	cmp	sl, r4
 800325a:	db11      	blt.n	8003280 <_strtol_l.isra.0+0xc0>
 800325c:	2201      	movs	r2, #1
 800325e:	fb00 4003 	mla	r0, r0, r3, r4
 8003262:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003266:	e7eb      	b.n	8003240 <_strtol_l.isra.0+0x80>
 8003268:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800326c:	2f19      	cmp	r7, #25
 800326e:	d801      	bhi.n	8003274 <_strtol_l.isra.0+0xb4>
 8003270:	3c37      	subs	r4, #55	@ 0x37
 8003272:	e7ea      	b.n	800324a <_strtol_l.isra.0+0x8a>
 8003274:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8003278:	2f19      	cmp	r7, #25
 800327a:	d804      	bhi.n	8003286 <_strtol_l.isra.0+0xc6>
 800327c:	3c57      	subs	r4, #87	@ 0x57
 800327e:	e7e4      	b.n	800324a <_strtol_l.isra.0+0x8a>
 8003280:	f04f 32ff 	mov.w	r2, #4294967295
 8003284:	e7ed      	b.n	8003262 <_strtol_l.isra.0+0xa2>
 8003286:	1c53      	adds	r3, r2, #1
 8003288:	d108      	bne.n	800329c <_strtol_l.isra.0+0xdc>
 800328a:	2322      	movs	r3, #34	@ 0x22
 800328c:	4660      	mov	r0, ip
 800328e:	f8ce 3000 	str.w	r3, [lr]
 8003292:	f1b8 0f00 	cmp.w	r8, #0
 8003296:	d0a0      	beq.n	80031da <_strtol_l.isra.0+0x1a>
 8003298:	1e69      	subs	r1, r5, #1
 800329a:	e006      	b.n	80032aa <_strtol_l.isra.0+0xea>
 800329c:	b106      	cbz	r6, 80032a0 <_strtol_l.isra.0+0xe0>
 800329e:	4240      	negs	r0, r0
 80032a0:	f1b8 0f00 	cmp.w	r8, #0
 80032a4:	d099      	beq.n	80031da <_strtol_l.isra.0+0x1a>
 80032a6:	2a00      	cmp	r2, #0
 80032a8:	d1f6      	bne.n	8003298 <_strtol_l.isra.0+0xd8>
 80032aa:	f8c8 1000 	str.w	r1, [r8]
 80032ae:	e794      	b.n	80031da <_strtol_l.isra.0+0x1a>
 80032b0:	08003eaf 	.word	0x08003eaf

080032b4 <strtol>:
 80032b4:	4613      	mov	r3, r2
 80032b6:	460a      	mov	r2, r1
 80032b8:	4601      	mov	r1, r0
 80032ba:	4802      	ldr	r0, [pc, #8]	@ (80032c4 <strtol+0x10>)
 80032bc:	6800      	ldr	r0, [r0, #0]
 80032be:	f7ff bf7f 	b.w	80031c0 <_strtol_l.isra.0>
 80032c2:	bf00      	nop
 80032c4:	2000000c 	.word	0x2000000c

080032c8 <siprintf>:
 80032c8:	b40e      	push	{r1, r2, r3}
 80032ca:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80032ce:	b510      	push	{r4, lr}
 80032d0:	2400      	movs	r4, #0
 80032d2:	b09d      	sub	sp, #116	@ 0x74
 80032d4:	ab1f      	add	r3, sp, #124	@ 0x7c
 80032d6:	9002      	str	r0, [sp, #8]
 80032d8:	9006      	str	r0, [sp, #24]
 80032da:	9107      	str	r1, [sp, #28]
 80032dc:	9104      	str	r1, [sp, #16]
 80032de:	4809      	ldr	r0, [pc, #36]	@ (8003304 <siprintf+0x3c>)
 80032e0:	4909      	ldr	r1, [pc, #36]	@ (8003308 <siprintf+0x40>)
 80032e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80032e6:	9105      	str	r1, [sp, #20]
 80032e8:	6800      	ldr	r0, [r0, #0]
 80032ea:	a902      	add	r1, sp, #8
 80032ec:	9301      	str	r3, [sp, #4]
 80032ee:	941b      	str	r4, [sp, #108]	@ 0x6c
 80032f0:	f000 f9b2 	bl	8003658 <_svfiprintf_r>
 80032f4:	9b02      	ldr	r3, [sp, #8]
 80032f6:	701c      	strb	r4, [r3, #0]
 80032f8:	b01d      	add	sp, #116	@ 0x74
 80032fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032fe:	b003      	add	sp, #12
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	2000000c 	.word	0x2000000c
 8003308:	ffff0208 	.word	0xffff0208

0800330c <memset>:
 800330c:	4603      	mov	r3, r0
 800330e:	4402      	add	r2, r0
 8003310:	4293      	cmp	r3, r2
 8003312:	d100      	bne.n	8003316 <memset+0xa>
 8003314:	4770      	bx	lr
 8003316:	f803 1b01 	strb.w	r1, [r3], #1
 800331a:	e7f9      	b.n	8003310 <memset+0x4>

0800331c <strncmp>:
 800331c:	b510      	push	{r4, lr}
 800331e:	b16a      	cbz	r2, 800333c <strncmp+0x20>
 8003320:	3901      	subs	r1, #1
 8003322:	1884      	adds	r4, r0, r2
 8003324:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003328:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800332c:	429a      	cmp	r2, r3
 800332e:	d103      	bne.n	8003338 <strncmp+0x1c>
 8003330:	42a0      	cmp	r0, r4
 8003332:	d001      	beq.n	8003338 <strncmp+0x1c>
 8003334:	2a00      	cmp	r2, #0
 8003336:	d1f5      	bne.n	8003324 <strncmp+0x8>
 8003338:	1ad0      	subs	r0, r2, r3
 800333a:	bd10      	pop	{r4, pc}
 800333c:	4610      	mov	r0, r2
 800333e:	e7fc      	b.n	800333a <strncmp+0x1e>

08003340 <__errno>:
 8003340:	4b01      	ldr	r3, [pc, #4]	@ (8003348 <__errno+0x8>)
 8003342:	6818      	ldr	r0, [r3, #0]
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	2000000c 	.word	0x2000000c

0800334c <__libc_init_array>:
 800334c:	b570      	push	{r4, r5, r6, lr}
 800334e:	2600      	movs	r6, #0
 8003350:	4d0c      	ldr	r5, [pc, #48]	@ (8003384 <__libc_init_array+0x38>)
 8003352:	4c0d      	ldr	r4, [pc, #52]	@ (8003388 <__libc_init_array+0x3c>)
 8003354:	1b64      	subs	r4, r4, r5
 8003356:	10a4      	asrs	r4, r4, #2
 8003358:	42a6      	cmp	r6, r4
 800335a:	d109      	bne.n	8003370 <__libc_init_array+0x24>
 800335c:	f000 fc76 	bl	8003c4c <_init>
 8003360:	2600      	movs	r6, #0
 8003362:	4d0a      	ldr	r5, [pc, #40]	@ (800338c <__libc_init_array+0x40>)
 8003364:	4c0a      	ldr	r4, [pc, #40]	@ (8003390 <__libc_init_array+0x44>)
 8003366:	1b64      	subs	r4, r4, r5
 8003368:	10a4      	asrs	r4, r4, #2
 800336a:	42a6      	cmp	r6, r4
 800336c:	d105      	bne.n	800337a <__libc_init_array+0x2e>
 800336e:	bd70      	pop	{r4, r5, r6, pc}
 8003370:	f855 3b04 	ldr.w	r3, [r5], #4
 8003374:	4798      	blx	r3
 8003376:	3601      	adds	r6, #1
 8003378:	e7ee      	b.n	8003358 <__libc_init_array+0xc>
 800337a:	f855 3b04 	ldr.w	r3, [r5], #4
 800337e:	4798      	blx	r3
 8003380:	3601      	adds	r6, #1
 8003382:	e7f2      	b.n	800336a <__libc_init_array+0x1e>
 8003384:	08003fec 	.word	0x08003fec
 8003388:	08003fec 	.word	0x08003fec
 800338c:	08003fec 	.word	0x08003fec
 8003390:	08003ff0 	.word	0x08003ff0

08003394 <__retarget_lock_acquire_recursive>:
 8003394:	4770      	bx	lr

08003396 <__retarget_lock_release_recursive>:
 8003396:	4770      	bx	lr

08003398 <memcpy>:
 8003398:	440a      	add	r2, r1
 800339a:	4291      	cmp	r1, r2
 800339c:	f100 33ff 	add.w	r3, r0, #4294967295
 80033a0:	d100      	bne.n	80033a4 <memcpy+0xc>
 80033a2:	4770      	bx	lr
 80033a4:	b510      	push	{r4, lr}
 80033a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80033aa:	4291      	cmp	r1, r2
 80033ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80033b0:	d1f9      	bne.n	80033a6 <memcpy+0xe>
 80033b2:	bd10      	pop	{r4, pc}

080033b4 <_free_r>:
 80033b4:	b538      	push	{r3, r4, r5, lr}
 80033b6:	4605      	mov	r5, r0
 80033b8:	2900      	cmp	r1, #0
 80033ba:	d040      	beq.n	800343e <_free_r+0x8a>
 80033bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033c0:	1f0c      	subs	r4, r1, #4
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	bfb8      	it	lt
 80033c6:	18e4      	addlt	r4, r4, r3
 80033c8:	f000 f8de 	bl	8003588 <__malloc_lock>
 80033cc:	4a1c      	ldr	r2, [pc, #112]	@ (8003440 <_free_r+0x8c>)
 80033ce:	6813      	ldr	r3, [r2, #0]
 80033d0:	b933      	cbnz	r3, 80033e0 <_free_r+0x2c>
 80033d2:	6063      	str	r3, [r4, #4]
 80033d4:	6014      	str	r4, [r2, #0]
 80033d6:	4628      	mov	r0, r5
 80033d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80033dc:	f000 b8da 	b.w	8003594 <__malloc_unlock>
 80033e0:	42a3      	cmp	r3, r4
 80033e2:	d908      	bls.n	80033f6 <_free_r+0x42>
 80033e4:	6820      	ldr	r0, [r4, #0]
 80033e6:	1821      	adds	r1, r4, r0
 80033e8:	428b      	cmp	r3, r1
 80033ea:	bf01      	itttt	eq
 80033ec:	6819      	ldreq	r1, [r3, #0]
 80033ee:	685b      	ldreq	r3, [r3, #4]
 80033f0:	1809      	addeq	r1, r1, r0
 80033f2:	6021      	streq	r1, [r4, #0]
 80033f4:	e7ed      	b.n	80033d2 <_free_r+0x1e>
 80033f6:	461a      	mov	r2, r3
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	b10b      	cbz	r3, 8003400 <_free_r+0x4c>
 80033fc:	42a3      	cmp	r3, r4
 80033fe:	d9fa      	bls.n	80033f6 <_free_r+0x42>
 8003400:	6811      	ldr	r1, [r2, #0]
 8003402:	1850      	adds	r0, r2, r1
 8003404:	42a0      	cmp	r0, r4
 8003406:	d10b      	bne.n	8003420 <_free_r+0x6c>
 8003408:	6820      	ldr	r0, [r4, #0]
 800340a:	4401      	add	r1, r0
 800340c:	1850      	adds	r0, r2, r1
 800340e:	4283      	cmp	r3, r0
 8003410:	6011      	str	r1, [r2, #0]
 8003412:	d1e0      	bne.n	80033d6 <_free_r+0x22>
 8003414:	6818      	ldr	r0, [r3, #0]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	4408      	add	r0, r1
 800341a:	6010      	str	r0, [r2, #0]
 800341c:	6053      	str	r3, [r2, #4]
 800341e:	e7da      	b.n	80033d6 <_free_r+0x22>
 8003420:	d902      	bls.n	8003428 <_free_r+0x74>
 8003422:	230c      	movs	r3, #12
 8003424:	602b      	str	r3, [r5, #0]
 8003426:	e7d6      	b.n	80033d6 <_free_r+0x22>
 8003428:	6820      	ldr	r0, [r4, #0]
 800342a:	1821      	adds	r1, r4, r0
 800342c:	428b      	cmp	r3, r1
 800342e:	bf01      	itttt	eq
 8003430:	6819      	ldreq	r1, [r3, #0]
 8003432:	685b      	ldreq	r3, [r3, #4]
 8003434:	1809      	addeq	r1, r1, r0
 8003436:	6021      	streq	r1, [r4, #0]
 8003438:	6063      	str	r3, [r4, #4]
 800343a:	6054      	str	r4, [r2, #4]
 800343c:	e7cb      	b.n	80033d6 <_free_r+0x22>
 800343e:	bd38      	pop	{r3, r4, r5, pc}
 8003440:	200007f4 	.word	0x200007f4

08003444 <sbrk_aligned>:
 8003444:	b570      	push	{r4, r5, r6, lr}
 8003446:	4e0f      	ldr	r6, [pc, #60]	@ (8003484 <sbrk_aligned+0x40>)
 8003448:	460c      	mov	r4, r1
 800344a:	6831      	ldr	r1, [r6, #0]
 800344c:	4605      	mov	r5, r0
 800344e:	b911      	cbnz	r1, 8003456 <sbrk_aligned+0x12>
 8003450:	f000 fba8 	bl	8003ba4 <_sbrk_r>
 8003454:	6030      	str	r0, [r6, #0]
 8003456:	4621      	mov	r1, r4
 8003458:	4628      	mov	r0, r5
 800345a:	f000 fba3 	bl	8003ba4 <_sbrk_r>
 800345e:	1c43      	adds	r3, r0, #1
 8003460:	d103      	bne.n	800346a <sbrk_aligned+0x26>
 8003462:	f04f 34ff 	mov.w	r4, #4294967295
 8003466:	4620      	mov	r0, r4
 8003468:	bd70      	pop	{r4, r5, r6, pc}
 800346a:	1cc4      	adds	r4, r0, #3
 800346c:	f024 0403 	bic.w	r4, r4, #3
 8003470:	42a0      	cmp	r0, r4
 8003472:	d0f8      	beq.n	8003466 <sbrk_aligned+0x22>
 8003474:	1a21      	subs	r1, r4, r0
 8003476:	4628      	mov	r0, r5
 8003478:	f000 fb94 	bl	8003ba4 <_sbrk_r>
 800347c:	3001      	adds	r0, #1
 800347e:	d1f2      	bne.n	8003466 <sbrk_aligned+0x22>
 8003480:	e7ef      	b.n	8003462 <sbrk_aligned+0x1e>
 8003482:	bf00      	nop
 8003484:	200007f0 	.word	0x200007f0

08003488 <_malloc_r>:
 8003488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800348c:	1ccd      	adds	r5, r1, #3
 800348e:	f025 0503 	bic.w	r5, r5, #3
 8003492:	3508      	adds	r5, #8
 8003494:	2d0c      	cmp	r5, #12
 8003496:	bf38      	it	cc
 8003498:	250c      	movcc	r5, #12
 800349a:	2d00      	cmp	r5, #0
 800349c:	4606      	mov	r6, r0
 800349e:	db01      	blt.n	80034a4 <_malloc_r+0x1c>
 80034a0:	42a9      	cmp	r1, r5
 80034a2:	d904      	bls.n	80034ae <_malloc_r+0x26>
 80034a4:	230c      	movs	r3, #12
 80034a6:	6033      	str	r3, [r6, #0]
 80034a8:	2000      	movs	r0, #0
 80034aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80034ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003584 <_malloc_r+0xfc>
 80034b2:	f000 f869 	bl	8003588 <__malloc_lock>
 80034b6:	f8d8 3000 	ldr.w	r3, [r8]
 80034ba:	461c      	mov	r4, r3
 80034bc:	bb44      	cbnz	r4, 8003510 <_malloc_r+0x88>
 80034be:	4629      	mov	r1, r5
 80034c0:	4630      	mov	r0, r6
 80034c2:	f7ff ffbf 	bl	8003444 <sbrk_aligned>
 80034c6:	1c43      	adds	r3, r0, #1
 80034c8:	4604      	mov	r4, r0
 80034ca:	d158      	bne.n	800357e <_malloc_r+0xf6>
 80034cc:	f8d8 4000 	ldr.w	r4, [r8]
 80034d0:	4627      	mov	r7, r4
 80034d2:	2f00      	cmp	r7, #0
 80034d4:	d143      	bne.n	800355e <_malloc_r+0xd6>
 80034d6:	2c00      	cmp	r4, #0
 80034d8:	d04b      	beq.n	8003572 <_malloc_r+0xea>
 80034da:	6823      	ldr	r3, [r4, #0]
 80034dc:	4639      	mov	r1, r7
 80034de:	4630      	mov	r0, r6
 80034e0:	eb04 0903 	add.w	r9, r4, r3
 80034e4:	f000 fb5e 	bl	8003ba4 <_sbrk_r>
 80034e8:	4581      	cmp	r9, r0
 80034ea:	d142      	bne.n	8003572 <_malloc_r+0xea>
 80034ec:	6821      	ldr	r1, [r4, #0]
 80034ee:	4630      	mov	r0, r6
 80034f0:	1a6d      	subs	r5, r5, r1
 80034f2:	4629      	mov	r1, r5
 80034f4:	f7ff ffa6 	bl	8003444 <sbrk_aligned>
 80034f8:	3001      	adds	r0, #1
 80034fa:	d03a      	beq.n	8003572 <_malloc_r+0xea>
 80034fc:	6823      	ldr	r3, [r4, #0]
 80034fe:	442b      	add	r3, r5
 8003500:	6023      	str	r3, [r4, #0]
 8003502:	f8d8 3000 	ldr.w	r3, [r8]
 8003506:	685a      	ldr	r2, [r3, #4]
 8003508:	bb62      	cbnz	r2, 8003564 <_malloc_r+0xdc>
 800350a:	f8c8 7000 	str.w	r7, [r8]
 800350e:	e00f      	b.n	8003530 <_malloc_r+0xa8>
 8003510:	6822      	ldr	r2, [r4, #0]
 8003512:	1b52      	subs	r2, r2, r5
 8003514:	d420      	bmi.n	8003558 <_malloc_r+0xd0>
 8003516:	2a0b      	cmp	r2, #11
 8003518:	d917      	bls.n	800354a <_malloc_r+0xc2>
 800351a:	1961      	adds	r1, r4, r5
 800351c:	42a3      	cmp	r3, r4
 800351e:	6025      	str	r5, [r4, #0]
 8003520:	bf18      	it	ne
 8003522:	6059      	strne	r1, [r3, #4]
 8003524:	6863      	ldr	r3, [r4, #4]
 8003526:	bf08      	it	eq
 8003528:	f8c8 1000 	streq.w	r1, [r8]
 800352c:	5162      	str	r2, [r4, r5]
 800352e:	604b      	str	r3, [r1, #4]
 8003530:	4630      	mov	r0, r6
 8003532:	f000 f82f 	bl	8003594 <__malloc_unlock>
 8003536:	f104 000b 	add.w	r0, r4, #11
 800353a:	1d23      	adds	r3, r4, #4
 800353c:	f020 0007 	bic.w	r0, r0, #7
 8003540:	1ac2      	subs	r2, r0, r3
 8003542:	bf1c      	itt	ne
 8003544:	1a1b      	subne	r3, r3, r0
 8003546:	50a3      	strne	r3, [r4, r2]
 8003548:	e7af      	b.n	80034aa <_malloc_r+0x22>
 800354a:	6862      	ldr	r2, [r4, #4]
 800354c:	42a3      	cmp	r3, r4
 800354e:	bf0c      	ite	eq
 8003550:	f8c8 2000 	streq.w	r2, [r8]
 8003554:	605a      	strne	r2, [r3, #4]
 8003556:	e7eb      	b.n	8003530 <_malloc_r+0xa8>
 8003558:	4623      	mov	r3, r4
 800355a:	6864      	ldr	r4, [r4, #4]
 800355c:	e7ae      	b.n	80034bc <_malloc_r+0x34>
 800355e:	463c      	mov	r4, r7
 8003560:	687f      	ldr	r7, [r7, #4]
 8003562:	e7b6      	b.n	80034d2 <_malloc_r+0x4a>
 8003564:	461a      	mov	r2, r3
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	42a3      	cmp	r3, r4
 800356a:	d1fb      	bne.n	8003564 <_malloc_r+0xdc>
 800356c:	2300      	movs	r3, #0
 800356e:	6053      	str	r3, [r2, #4]
 8003570:	e7de      	b.n	8003530 <_malloc_r+0xa8>
 8003572:	230c      	movs	r3, #12
 8003574:	4630      	mov	r0, r6
 8003576:	6033      	str	r3, [r6, #0]
 8003578:	f000 f80c 	bl	8003594 <__malloc_unlock>
 800357c:	e794      	b.n	80034a8 <_malloc_r+0x20>
 800357e:	6005      	str	r5, [r0, #0]
 8003580:	e7d6      	b.n	8003530 <_malloc_r+0xa8>
 8003582:	bf00      	nop
 8003584:	200007f4 	.word	0x200007f4

08003588 <__malloc_lock>:
 8003588:	4801      	ldr	r0, [pc, #4]	@ (8003590 <__malloc_lock+0x8>)
 800358a:	f7ff bf03 	b.w	8003394 <__retarget_lock_acquire_recursive>
 800358e:	bf00      	nop
 8003590:	200007ec 	.word	0x200007ec

08003594 <__malloc_unlock>:
 8003594:	4801      	ldr	r0, [pc, #4]	@ (800359c <__malloc_unlock+0x8>)
 8003596:	f7ff befe 	b.w	8003396 <__retarget_lock_release_recursive>
 800359a:	bf00      	nop
 800359c:	200007ec 	.word	0x200007ec

080035a0 <__ssputs_r>:
 80035a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035a4:	461f      	mov	r7, r3
 80035a6:	688e      	ldr	r6, [r1, #8]
 80035a8:	4682      	mov	sl, r0
 80035aa:	42be      	cmp	r6, r7
 80035ac:	460c      	mov	r4, r1
 80035ae:	4690      	mov	r8, r2
 80035b0:	680b      	ldr	r3, [r1, #0]
 80035b2:	d82d      	bhi.n	8003610 <__ssputs_r+0x70>
 80035b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80035b8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80035bc:	d026      	beq.n	800360c <__ssputs_r+0x6c>
 80035be:	6965      	ldr	r5, [r4, #20]
 80035c0:	6909      	ldr	r1, [r1, #16]
 80035c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80035c6:	eba3 0901 	sub.w	r9, r3, r1
 80035ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80035ce:	1c7b      	adds	r3, r7, #1
 80035d0:	444b      	add	r3, r9
 80035d2:	106d      	asrs	r5, r5, #1
 80035d4:	429d      	cmp	r5, r3
 80035d6:	bf38      	it	cc
 80035d8:	461d      	movcc	r5, r3
 80035da:	0553      	lsls	r3, r2, #21
 80035dc:	d527      	bpl.n	800362e <__ssputs_r+0x8e>
 80035de:	4629      	mov	r1, r5
 80035e0:	f7ff ff52 	bl	8003488 <_malloc_r>
 80035e4:	4606      	mov	r6, r0
 80035e6:	b360      	cbz	r0, 8003642 <__ssputs_r+0xa2>
 80035e8:	464a      	mov	r2, r9
 80035ea:	6921      	ldr	r1, [r4, #16]
 80035ec:	f7ff fed4 	bl	8003398 <memcpy>
 80035f0:	89a3      	ldrh	r3, [r4, #12]
 80035f2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80035f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035fa:	81a3      	strh	r3, [r4, #12]
 80035fc:	6126      	str	r6, [r4, #16]
 80035fe:	444e      	add	r6, r9
 8003600:	6026      	str	r6, [r4, #0]
 8003602:	463e      	mov	r6, r7
 8003604:	6165      	str	r5, [r4, #20]
 8003606:	eba5 0509 	sub.w	r5, r5, r9
 800360a:	60a5      	str	r5, [r4, #8]
 800360c:	42be      	cmp	r6, r7
 800360e:	d900      	bls.n	8003612 <__ssputs_r+0x72>
 8003610:	463e      	mov	r6, r7
 8003612:	4632      	mov	r2, r6
 8003614:	4641      	mov	r1, r8
 8003616:	6820      	ldr	r0, [r4, #0]
 8003618:	f000 faaa 	bl	8003b70 <memmove>
 800361c:	2000      	movs	r0, #0
 800361e:	68a3      	ldr	r3, [r4, #8]
 8003620:	1b9b      	subs	r3, r3, r6
 8003622:	60a3      	str	r3, [r4, #8]
 8003624:	6823      	ldr	r3, [r4, #0]
 8003626:	4433      	add	r3, r6
 8003628:	6023      	str	r3, [r4, #0]
 800362a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800362e:	462a      	mov	r2, r5
 8003630:	f000 fad6 	bl	8003be0 <_realloc_r>
 8003634:	4606      	mov	r6, r0
 8003636:	2800      	cmp	r0, #0
 8003638:	d1e0      	bne.n	80035fc <__ssputs_r+0x5c>
 800363a:	4650      	mov	r0, sl
 800363c:	6921      	ldr	r1, [r4, #16]
 800363e:	f7ff feb9 	bl	80033b4 <_free_r>
 8003642:	230c      	movs	r3, #12
 8003644:	f8ca 3000 	str.w	r3, [sl]
 8003648:	89a3      	ldrh	r3, [r4, #12]
 800364a:	f04f 30ff 	mov.w	r0, #4294967295
 800364e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003652:	81a3      	strh	r3, [r4, #12]
 8003654:	e7e9      	b.n	800362a <__ssputs_r+0x8a>
	...

08003658 <_svfiprintf_r>:
 8003658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800365c:	4698      	mov	r8, r3
 800365e:	898b      	ldrh	r3, [r1, #12]
 8003660:	4607      	mov	r7, r0
 8003662:	061b      	lsls	r3, r3, #24
 8003664:	460d      	mov	r5, r1
 8003666:	4614      	mov	r4, r2
 8003668:	b09d      	sub	sp, #116	@ 0x74
 800366a:	d510      	bpl.n	800368e <_svfiprintf_r+0x36>
 800366c:	690b      	ldr	r3, [r1, #16]
 800366e:	b973      	cbnz	r3, 800368e <_svfiprintf_r+0x36>
 8003670:	2140      	movs	r1, #64	@ 0x40
 8003672:	f7ff ff09 	bl	8003488 <_malloc_r>
 8003676:	6028      	str	r0, [r5, #0]
 8003678:	6128      	str	r0, [r5, #16]
 800367a:	b930      	cbnz	r0, 800368a <_svfiprintf_r+0x32>
 800367c:	230c      	movs	r3, #12
 800367e:	603b      	str	r3, [r7, #0]
 8003680:	f04f 30ff 	mov.w	r0, #4294967295
 8003684:	b01d      	add	sp, #116	@ 0x74
 8003686:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800368a:	2340      	movs	r3, #64	@ 0x40
 800368c:	616b      	str	r3, [r5, #20]
 800368e:	2300      	movs	r3, #0
 8003690:	9309      	str	r3, [sp, #36]	@ 0x24
 8003692:	2320      	movs	r3, #32
 8003694:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003698:	2330      	movs	r3, #48	@ 0x30
 800369a:	f04f 0901 	mov.w	r9, #1
 800369e:	f8cd 800c 	str.w	r8, [sp, #12]
 80036a2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800383c <_svfiprintf_r+0x1e4>
 80036a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80036aa:	4623      	mov	r3, r4
 80036ac:	469a      	mov	sl, r3
 80036ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80036b2:	b10a      	cbz	r2, 80036b8 <_svfiprintf_r+0x60>
 80036b4:	2a25      	cmp	r2, #37	@ 0x25
 80036b6:	d1f9      	bne.n	80036ac <_svfiprintf_r+0x54>
 80036b8:	ebba 0b04 	subs.w	fp, sl, r4
 80036bc:	d00b      	beq.n	80036d6 <_svfiprintf_r+0x7e>
 80036be:	465b      	mov	r3, fp
 80036c0:	4622      	mov	r2, r4
 80036c2:	4629      	mov	r1, r5
 80036c4:	4638      	mov	r0, r7
 80036c6:	f7ff ff6b 	bl	80035a0 <__ssputs_r>
 80036ca:	3001      	adds	r0, #1
 80036cc:	f000 80a7 	beq.w	800381e <_svfiprintf_r+0x1c6>
 80036d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80036d2:	445a      	add	r2, fp
 80036d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80036d6:	f89a 3000 	ldrb.w	r3, [sl]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f000 809f 	beq.w	800381e <_svfiprintf_r+0x1c6>
 80036e0:	2300      	movs	r3, #0
 80036e2:	f04f 32ff 	mov.w	r2, #4294967295
 80036e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036ea:	f10a 0a01 	add.w	sl, sl, #1
 80036ee:	9304      	str	r3, [sp, #16]
 80036f0:	9307      	str	r3, [sp, #28]
 80036f2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80036f6:	931a      	str	r3, [sp, #104]	@ 0x68
 80036f8:	4654      	mov	r4, sl
 80036fa:	2205      	movs	r2, #5
 80036fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003700:	484e      	ldr	r0, [pc, #312]	@ (800383c <_svfiprintf_r+0x1e4>)
 8003702:	f000 fa5f 	bl	8003bc4 <memchr>
 8003706:	9a04      	ldr	r2, [sp, #16]
 8003708:	b9d8      	cbnz	r0, 8003742 <_svfiprintf_r+0xea>
 800370a:	06d0      	lsls	r0, r2, #27
 800370c:	bf44      	itt	mi
 800370e:	2320      	movmi	r3, #32
 8003710:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003714:	0711      	lsls	r1, r2, #28
 8003716:	bf44      	itt	mi
 8003718:	232b      	movmi	r3, #43	@ 0x2b
 800371a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800371e:	f89a 3000 	ldrb.w	r3, [sl]
 8003722:	2b2a      	cmp	r3, #42	@ 0x2a
 8003724:	d015      	beq.n	8003752 <_svfiprintf_r+0xfa>
 8003726:	4654      	mov	r4, sl
 8003728:	2000      	movs	r0, #0
 800372a:	f04f 0c0a 	mov.w	ip, #10
 800372e:	9a07      	ldr	r2, [sp, #28]
 8003730:	4621      	mov	r1, r4
 8003732:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003736:	3b30      	subs	r3, #48	@ 0x30
 8003738:	2b09      	cmp	r3, #9
 800373a:	d94b      	bls.n	80037d4 <_svfiprintf_r+0x17c>
 800373c:	b1b0      	cbz	r0, 800376c <_svfiprintf_r+0x114>
 800373e:	9207      	str	r2, [sp, #28]
 8003740:	e014      	b.n	800376c <_svfiprintf_r+0x114>
 8003742:	eba0 0308 	sub.w	r3, r0, r8
 8003746:	fa09 f303 	lsl.w	r3, r9, r3
 800374a:	4313      	orrs	r3, r2
 800374c:	46a2      	mov	sl, r4
 800374e:	9304      	str	r3, [sp, #16]
 8003750:	e7d2      	b.n	80036f8 <_svfiprintf_r+0xa0>
 8003752:	9b03      	ldr	r3, [sp, #12]
 8003754:	1d19      	adds	r1, r3, #4
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	9103      	str	r1, [sp, #12]
 800375a:	2b00      	cmp	r3, #0
 800375c:	bfbb      	ittet	lt
 800375e:	425b      	neglt	r3, r3
 8003760:	f042 0202 	orrlt.w	r2, r2, #2
 8003764:	9307      	strge	r3, [sp, #28]
 8003766:	9307      	strlt	r3, [sp, #28]
 8003768:	bfb8      	it	lt
 800376a:	9204      	strlt	r2, [sp, #16]
 800376c:	7823      	ldrb	r3, [r4, #0]
 800376e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003770:	d10a      	bne.n	8003788 <_svfiprintf_r+0x130>
 8003772:	7863      	ldrb	r3, [r4, #1]
 8003774:	2b2a      	cmp	r3, #42	@ 0x2a
 8003776:	d132      	bne.n	80037de <_svfiprintf_r+0x186>
 8003778:	9b03      	ldr	r3, [sp, #12]
 800377a:	3402      	adds	r4, #2
 800377c:	1d1a      	adds	r2, r3, #4
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	9203      	str	r2, [sp, #12]
 8003782:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003786:	9305      	str	r3, [sp, #20]
 8003788:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003840 <_svfiprintf_r+0x1e8>
 800378c:	2203      	movs	r2, #3
 800378e:	4650      	mov	r0, sl
 8003790:	7821      	ldrb	r1, [r4, #0]
 8003792:	f000 fa17 	bl	8003bc4 <memchr>
 8003796:	b138      	cbz	r0, 80037a8 <_svfiprintf_r+0x150>
 8003798:	2240      	movs	r2, #64	@ 0x40
 800379a:	9b04      	ldr	r3, [sp, #16]
 800379c:	eba0 000a 	sub.w	r0, r0, sl
 80037a0:	4082      	lsls	r2, r0
 80037a2:	4313      	orrs	r3, r2
 80037a4:	3401      	adds	r4, #1
 80037a6:	9304      	str	r3, [sp, #16]
 80037a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037ac:	2206      	movs	r2, #6
 80037ae:	4825      	ldr	r0, [pc, #148]	@ (8003844 <_svfiprintf_r+0x1ec>)
 80037b0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80037b4:	f000 fa06 	bl	8003bc4 <memchr>
 80037b8:	2800      	cmp	r0, #0
 80037ba:	d036      	beq.n	800382a <_svfiprintf_r+0x1d2>
 80037bc:	4b22      	ldr	r3, [pc, #136]	@ (8003848 <_svfiprintf_r+0x1f0>)
 80037be:	bb1b      	cbnz	r3, 8003808 <_svfiprintf_r+0x1b0>
 80037c0:	9b03      	ldr	r3, [sp, #12]
 80037c2:	3307      	adds	r3, #7
 80037c4:	f023 0307 	bic.w	r3, r3, #7
 80037c8:	3308      	adds	r3, #8
 80037ca:	9303      	str	r3, [sp, #12]
 80037cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80037ce:	4433      	add	r3, r6
 80037d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80037d2:	e76a      	b.n	80036aa <_svfiprintf_r+0x52>
 80037d4:	460c      	mov	r4, r1
 80037d6:	2001      	movs	r0, #1
 80037d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80037dc:	e7a8      	b.n	8003730 <_svfiprintf_r+0xd8>
 80037de:	2300      	movs	r3, #0
 80037e0:	f04f 0c0a 	mov.w	ip, #10
 80037e4:	4619      	mov	r1, r3
 80037e6:	3401      	adds	r4, #1
 80037e8:	9305      	str	r3, [sp, #20]
 80037ea:	4620      	mov	r0, r4
 80037ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80037f0:	3a30      	subs	r2, #48	@ 0x30
 80037f2:	2a09      	cmp	r2, #9
 80037f4:	d903      	bls.n	80037fe <_svfiprintf_r+0x1a6>
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d0c6      	beq.n	8003788 <_svfiprintf_r+0x130>
 80037fa:	9105      	str	r1, [sp, #20]
 80037fc:	e7c4      	b.n	8003788 <_svfiprintf_r+0x130>
 80037fe:	4604      	mov	r4, r0
 8003800:	2301      	movs	r3, #1
 8003802:	fb0c 2101 	mla	r1, ip, r1, r2
 8003806:	e7f0      	b.n	80037ea <_svfiprintf_r+0x192>
 8003808:	ab03      	add	r3, sp, #12
 800380a:	9300      	str	r3, [sp, #0]
 800380c:	462a      	mov	r2, r5
 800380e:	4638      	mov	r0, r7
 8003810:	4b0e      	ldr	r3, [pc, #56]	@ (800384c <_svfiprintf_r+0x1f4>)
 8003812:	a904      	add	r1, sp, #16
 8003814:	f3af 8000 	nop.w
 8003818:	1c42      	adds	r2, r0, #1
 800381a:	4606      	mov	r6, r0
 800381c:	d1d6      	bne.n	80037cc <_svfiprintf_r+0x174>
 800381e:	89ab      	ldrh	r3, [r5, #12]
 8003820:	065b      	lsls	r3, r3, #25
 8003822:	f53f af2d 	bmi.w	8003680 <_svfiprintf_r+0x28>
 8003826:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003828:	e72c      	b.n	8003684 <_svfiprintf_r+0x2c>
 800382a:	ab03      	add	r3, sp, #12
 800382c:	9300      	str	r3, [sp, #0]
 800382e:	462a      	mov	r2, r5
 8003830:	4638      	mov	r0, r7
 8003832:	4b06      	ldr	r3, [pc, #24]	@ (800384c <_svfiprintf_r+0x1f4>)
 8003834:	a904      	add	r1, sp, #16
 8003836:	f000 f87d 	bl	8003934 <_printf_i>
 800383a:	e7ed      	b.n	8003818 <_svfiprintf_r+0x1c0>
 800383c:	08003faf 	.word	0x08003faf
 8003840:	08003fb5 	.word	0x08003fb5
 8003844:	08003fb9 	.word	0x08003fb9
 8003848:	00000000 	.word	0x00000000
 800384c:	080035a1 	.word	0x080035a1

08003850 <_printf_common>:
 8003850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003854:	4616      	mov	r6, r2
 8003856:	4698      	mov	r8, r3
 8003858:	688a      	ldr	r2, [r1, #8]
 800385a:	690b      	ldr	r3, [r1, #16]
 800385c:	4607      	mov	r7, r0
 800385e:	4293      	cmp	r3, r2
 8003860:	bfb8      	it	lt
 8003862:	4613      	movlt	r3, r2
 8003864:	6033      	str	r3, [r6, #0]
 8003866:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800386a:	460c      	mov	r4, r1
 800386c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003870:	b10a      	cbz	r2, 8003876 <_printf_common+0x26>
 8003872:	3301      	adds	r3, #1
 8003874:	6033      	str	r3, [r6, #0]
 8003876:	6823      	ldr	r3, [r4, #0]
 8003878:	0699      	lsls	r1, r3, #26
 800387a:	bf42      	ittt	mi
 800387c:	6833      	ldrmi	r3, [r6, #0]
 800387e:	3302      	addmi	r3, #2
 8003880:	6033      	strmi	r3, [r6, #0]
 8003882:	6825      	ldr	r5, [r4, #0]
 8003884:	f015 0506 	ands.w	r5, r5, #6
 8003888:	d106      	bne.n	8003898 <_printf_common+0x48>
 800388a:	f104 0a19 	add.w	sl, r4, #25
 800388e:	68e3      	ldr	r3, [r4, #12]
 8003890:	6832      	ldr	r2, [r6, #0]
 8003892:	1a9b      	subs	r3, r3, r2
 8003894:	42ab      	cmp	r3, r5
 8003896:	dc2b      	bgt.n	80038f0 <_printf_common+0xa0>
 8003898:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800389c:	6822      	ldr	r2, [r4, #0]
 800389e:	3b00      	subs	r3, #0
 80038a0:	bf18      	it	ne
 80038a2:	2301      	movne	r3, #1
 80038a4:	0692      	lsls	r2, r2, #26
 80038a6:	d430      	bmi.n	800390a <_printf_common+0xba>
 80038a8:	4641      	mov	r1, r8
 80038aa:	4638      	mov	r0, r7
 80038ac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80038b0:	47c8      	blx	r9
 80038b2:	3001      	adds	r0, #1
 80038b4:	d023      	beq.n	80038fe <_printf_common+0xae>
 80038b6:	6823      	ldr	r3, [r4, #0]
 80038b8:	6922      	ldr	r2, [r4, #16]
 80038ba:	f003 0306 	and.w	r3, r3, #6
 80038be:	2b04      	cmp	r3, #4
 80038c0:	bf14      	ite	ne
 80038c2:	2500      	movne	r5, #0
 80038c4:	6833      	ldreq	r3, [r6, #0]
 80038c6:	f04f 0600 	mov.w	r6, #0
 80038ca:	bf08      	it	eq
 80038cc:	68e5      	ldreq	r5, [r4, #12]
 80038ce:	f104 041a 	add.w	r4, r4, #26
 80038d2:	bf08      	it	eq
 80038d4:	1aed      	subeq	r5, r5, r3
 80038d6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80038da:	bf08      	it	eq
 80038dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80038e0:	4293      	cmp	r3, r2
 80038e2:	bfc4      	itt	gt
 80038e4:	1a9b      	subgt	r3, r3, r2
 80038e6:	18ed      	addgt	r5, r5, r3
 80038e8:	42b5      	cmp	r5, r6
 80038ea:	d11a      	bne.n	8003922 <_printf_common+0xd2>
 80038ec:	2000      	movs	r0, #0
 80038ee:	e008      	b.n	8003902 <_printf_common+0xb2>
 80038f0:	2301      	movs	r3, #1
 80038f2:	4652      	mov	r2, sl
 80038f4:	4641      	mov	r1, r8
 80038f6:	4638      	mov	r0, r7
 80038f8:	47c8      	blx	r9
 80038fa:	3001      	adds	r0, #1
 80038fc:	d103      	bne.n	8003906 <_printf_common+0xb6>
 80038fe:	f04f 30ff 	mov.w	r0, #4294967295
 8003902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003906:	3501      	adds	r5, #1
 8003908:	e7c1      	b.n	800388e <_printf_common+0x3e>
 800390a:	2030      	movs	r0, #48	@ 0x30
 800390c:	18e1      	adds	r1, r4, r3
 800390e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003912:	1c5a      	adds	r2, r3, #1
 8003914:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003918:	4422      	add	r2, r4
 800391a:	3302      	adds	r3, #2
 800391c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003920:	e7c2      	b.n	80038a8 <_printf_common+0x58>
 8003922:	2301      	movs	r3, #1
 8003924:	4622      	mov	r2, r4
 8003926:	4641      	mov	r1, r8
 8003928:	4638      	mov	r0, r7
 800392a:	47c8      	blx	r9
 800392c:	3001      	adds	r0, #1
 800392e:	d0e6      	beq.n	80038fe <_printf_common+0xae>
 8003930:	3601      	adds	r6, #1
 8003932:	e7d9      	b.n	80038e8 <_printf_common+0x98>

08003934 <_printf_i>:
 8003934:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003938:	7e0f      	ldrb	r7, [r1, #24]
 800393a:	4691      	mov	r9, r2
 800393c:	2f78      	cmp	r7, #120	@ 0x78
 800393e:	4680      	mov	r8, r0
 8003940:	460c      	mov	r4, r1
 8003942:	469a      	mov	sl, r3
 8003944:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003946:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800394a:	d807      	bhi.n	800395c <_printf_i+0x28>
 800394c:	2f62      	cmp	r7, #98	@ 0x62
 800394e:	d80a      	bhi.n	8003966 <_printf_i+0x32>
 8003950:	2f00      	cmp	r7, #0
 8003952:	f000 80d1 	beq.w	8003af8 <_printf_i+0x1c4>
 8003956:	2f58      	cmp	r7, #88	@ 0x58
 8003958:	f000 80b8 	beq.w	8003acc <_printf_i+0x198>
 800395c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003960:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003964:	e03a      	b.n	80039dc <_printf_i+0xa8>
 8003966:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800396a:	2b15      	cmp	r3, #21
 800396c:	d8f6      	bhi.n	800395c <_printf_i+0x28>
 800396e:	a101      	add	r1, pc, #4	@ (adr r1, 8003974 <_printf_i+0x40>)
 8003970:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003974:	080039cd 	.word	0x080039cd
 8003978:	080039e1 	.word	0x080039e1
 800397c:	0800395d 	.word	0x0800395d
 8003980:	0800395d 	.word	0x0800395d
 8003984:	0800395d 	.word	0x0800395d
 8003988:	0800395d 	.word	0x0800395d
 800398c:	080039e1 	.word	0x080039e1
 8003990:	0800395d 	.word	0x0800395d
 8003994:	0800395d 	.word	0x0800395d
 8003998:	0800395d 	.word	0x0800395d
 800399c:	0800395d 	.word	0x0800395d
 80039a0:	08003adf 	.word	0x08003adf
 80039a4:	08003a0b 	.word	0x08003a0b
 80039a8:	08003a99 	.word	0x08003a99
 80039ac:	0800395d 	.word	0x0800395d
 80039b0:	0800395d 	.word	0x0800395d
 80039b4:	08003b01 	.word	0x08003b01
 80039b8:	0800395d 	.word	0x0800395d
 80039bc:	08003a0b 	.word	0x08003a0b
 80039c0:	0800395d 	.word	0x0800395d
 80039c4:	0800395d 	.word	0x0800395d
 80039c8:	08003aa1 	.word	0x08003aa1
 80039cc:	6833      	ldr	r3, [r6, #0]
 80039ce:	1d1a      	adds	r2, r3, #4
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	6032      	str	r2, [r6, #0]
 80039d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80039d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80039dc:	2301      	movs	r3, #1
 80039de:	e09c      	b.n	8003b1a <_printf_i+0x1e6>
 80039e0:	6833      	ldr	r3, [r6, #0]
 80039e2:	6820      	ldr	r0, [r4, #0]
 80039e4:	1d19      	adds	r1, r3, #4
 80039e6:	6031      	str	r1, [r6, #0]
 80039e8:	0606      	lsls	r6, r0, #24
 80039ea:	d501      	bpl.n	80039f0 <_printf_i+0xbc>
 80039ec:	681d      	ldr	r5, [r3, #0]
 80039ee:	e003      	b.n	80039f8 <_printf_i+0xc4>
 80039f0:	0645      	lsls	r5, r0, #25
 80039f2:	d5fb      	bpl.n	80039ec <_printf_i+0xb8>
 80039f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80039f8:	2d00      	cmp	r5, #0
 80039fa:	da03      	bge.n	8003a04 <_printf_i+0xd0>
 80039fc:	232d      	movs	r3, #45	@ 0x2d
 80039fe:	426d      	negs	r5, r5
 8003a00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a04:	230a      	movs	r3, #10
 8003a06:	4858      	ldr	r0, [pc, #352]	@ (8003b68 <_printf_i+0x234>)
 8003a08:	e011      	b.n	8003a2e <_printf_i+0xfa>
 8003a0a:	6821      	ldr	r1, [r4, #0]
 8003a0c:	6833      	ldr	r3, [r6, #0]
 8003a0e:	0608      	lsls	r0, r1, #24
 8003a10:	f853 5b04 	ldr.w	r5, [r3], #4
 8003a14:	d402      	bmi.n	8003a1c <_printf_i+0xe8>
 8003a16:	0649      	lsls	r1, r1, #25
 8003a18:	bf48      	it	mi
 8003a1a:	b2ad      	uxthmi	r5, r5
 8003a1c:	2f6f      	cmp	r7, #111	@ 0x6f
 8003a1e:	6033      	str	r3, [r6, #0]
 8003a20:	bf14      	ite	ne
 8003a22:	230a      	movne	r3, #10
 8003a24:	2308      	moveq	r3, #8
 8003a26:	4850      	ldr	r0, [pc, #320]	@ (8003b68 <_printf_i+0x234>)
 8003a28:	2100      	movs	r1, #0
 8003a2a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003a2e:	6866      	ldr	r6, [r4, #4]
 8003a30:	2e00      	cmp	r6, #0
 8003a32:	60a6      	str	r6, [r4, #8]
 8003a34:	db05      	blt.n	8003a42 <_printf_i+0x10e>
 8003a36:	6821      	ldr	r1, [r4, #0]
 8003a38:	432e      	orrs	r6, r5
 8003a3a:	f021 0104 	bic.w	r1, r1, #4
 8003a3e:	6021      	str	r1, [r4, #0]
 8003a40:	d04b      	beq.n	8003ada <_printf_i+0x1a6>
 8003a42:	4616      	mov	r6, r2
 8003a44:	fbb5 f1f3 	udiv	r1, r5, r3
 8003a48:	fb03 5711 	mls	r7, r3, r1, r5
 8003a4c:	5dc7      	ldrb	r7, [r0, r7]
 8003a4e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003a52:	462f      	mov	r7, r5
 8003a54:	42bb      	cmp	r3, r7
 8003a56:	460d      	mov	r5, r1
 8003a58:	d9f4      	bls.n	8003a44 <_printf_i+0x110>
 8003a5a:	2b08      	cmp	r3, #8
 8003a5c:	d10b      	bne.n	8003a76 <_printf_i+0x142>
 8003a5e:	6823      	ldr	r3, [r4, #0]
 8003a60:	07df      	lsls	r7, r3, #31
 8003a62:	d508      	bpl.n	8003a76 <_printf_i+0x142>
 8003a64:	6923      	ldr	r3, [r4, #16]
 8003a66:	6861      	ldr	r1, [r4, #4]
 8003a68:	4299      	cmp	r1, r3
 8003a6a:	bfde      	ittt	le
 8003a6c:	2330      	movle	r3, #48	@ 0x30
 8003a6e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003a72:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003a76:	1b92      	subs	r2, r2, r6
 8003a78:	6122      	str	r2, [r4, #16]
 8003a7a:	464b      	mov	r3, r9
 8003a7c:	4621      	mov	r1, r4
 8003a7e:	4640      	mov	r0, r8
 8003a80:	f8cd a000 	str.w	sl, [sp]
 8003a84:	aa03      	add	r2, sp, #12
 8003a86:	f7ff fee3 	bl	8003850 <_printf_common>
 8003a8a:	3001      	adds	r0, #1
 8003a8c:	d14a      	bne.n	8003b24 <_printf_i+0x1f0>
 8003a8e:	f04f 30ff 	mov.w	r0, #4294967295
 8003a92:	b004      	add	sp, #16
 8003a94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a98:	6823      	ldr	r3, [r4, #0]
 8003a9a:	f043 0320 	orr.w	r3, r3, #32
 8003a9e:	6023      	str	r3, [r4, #0]
 8003aa0:	2778      	movs	r7, #120	@ 0x78
 8003aa2:	4832      	ldr	r0, [pc, #200]	@ (8003b6c <_printf_i+0x238>)
 8003aa4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003aa8:	6823      	ldr	r3, [r4, #0]
 8003aaa:	6831      	ldr	r1, [r6, #0]
 8003aac:	061f      	lsls	r7, r3, #24
 8003aae:	f851 5b04 	ldr.w	r5, [r1], #4
 8003ab2:	d402      	bmi.n	8003aba <_printf_i+0x186>
 8003ab4:	065f      	lsls	r7, r3, #25
 8003ab6:	bf48      	it	mi
 8003ab8:	b2ad      	uxthmi	r5, r5
 8003aba:	6031      	str	r1, [r6, #0]
 8003abc:	07d9      	lsls	r1, r3, #31
 8003abe:	bf44      	itt	mi
 8003ac0:	f043 0320 	orrmi.w	r3, r3, #32
 8003ac4:	6023      	strmi	r3, [r4, #0]
 8003ac6:	b11d      	cbz	r5, 8003ad0 <_printf_i+0x19c>
 8003ac8:	2310      	movs	r3, #16
 8003aca:	e7ad      	b.n	8003a28 <_printf_i+0xf4>
 8003acc:	4826      	ldr	r0, [pc, #152]	@ (8003b68 <_printf_i+0x234>)
 8003ace:	e7e9      	b.n	8003aa4 <_printf_i+0x170>
 8003ad0:	6823      	ldr	r3, [r4, #0]
 8003ad2:	f023 0320 	bic.w	r3, r3, #32
 8003ad6:	6023      	str	r3, [r4, #0]
 8003ad8:	e7f6      	b.n	8003ac8 <_printf_i+0x194>
 8003ada:	4616      	mov	r6, r2
 8003adc:	e7bd      	b.n	8003a5a <_printf_i+0x126>
 8003ade:	6833      	ldr	r3, [r6, #0]
 8003ae0:	6825      	ldr	r5, [r4, #0]
 8003ae2:	1d18      	adds	r0, r3, #4
 8003ae4:	6961      	ldr	r1, [r4, #20]
 8003ae6:	6030      	str	r0, [r6, #0]
 8003ae8:	062e      	lsls	r6, r5, #24
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	d501      	bpl.n	8003af2 <_printf_i+0x1be>
 8003aee:	6019      	str	r1, [r3, #0]
 8003af0:	e002      	b.n	8003af8 <_printf_i+0x1c4>
 8003af2:	0668      	lsls	r0, r5, #25
 8003af4:	d5fb      	bpl.n	8003aee <_printf_i+0x1ba>
 8003af6:	8019      	strh	r1, [r3, #0]
 8003af8:	2300      	movs	r3, #0
 8003afa:	4616      	mov	r6, r2
 8003afc:	6123      	str	r3, [r4, #16]
 8003afe:	e7bc      	b.n	8003a7a <_printf_i+0x146>
 8003b00:	6833      	ldr	r3, [r6, #0]
 8003b02:	2100      	movs	r1, #0
 8003b04:	1d1a      	adds	r2, r3, #4
 8003b06:	6032      	str	r2, [r6, #0]
 8003b08:	681e      	ldr	r6, [r3, #0]
 8003b0a:	6862      	ldr	r2, [r4, #4]
 8003b0c:	4630      	mov	r0, r6
 8003b0e:	f000 f859 	bl	8003bc4 <memchr>
 8003b12:	b108      	cbz	r0, 8003b18 <_printf_i+0x1e4>
 8003b14:	1b80      	subs	r0, r0, r6
 8003b16:	6060      	str	r0, [r4, #4]
 8003b18:	6863      	ldr	r3, [r4, #4]
 8003b1a:	6123      	str	r3, [r4, #16]
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b22:	e7aa      	b.n	8003a7a <_printf_i+0x146>
 8003b24:	4632      	mov	r2, r6
 8003b26:	4649      	mov	r1, r9
 8003b28:	4640      	mov	r0, r8
 8003b2a:	6923      	ldr	r3, [r4, #16]
 8003b2c:	47d0      	blx	sl
 8003b2e:	3001      	adds	r0, #1
 8003b30:	d0ad      	beq.n	8003a8e <_printf_i+0x15a>
 8003b32:	6823      	ldr	r3, [r4, #0]
 8003b34:	079b      	lsls	r3, r3, #30
 8003b36:	d413      	bmi.n	8003b60 <_printf_i+0x22c>
 8003b38:	68e0      	ldr	r0, [r4, #12]
 8003b3a:	9b03      	ldr	r3, [sp, #12]
 8003b3c:	4298      	cmp	r0, r3
 8003b3e:	bfb8      	it	lt
 8003b40:	4618      	movlt	r0, r3
 8003b42:	e7a6      	b.n	8003a92 <_printf_i+0x15e>
 8003b44:	2301      	movs	r3, #1
 8003b46:	4632      	mov	r2, r6
 8003b48:	4649      	mov	r1, r9
 8003b4a:	4640      	mov	r0, r8
 8003b4c:	47d0      	blx	sl
 8003b4e:	3001      	adds	r0, #1
 8003b50:	d09d      	beq.n	8003a8e <_printf_i+0x15a>
 8003b52:	3501      	adds	r5, #1
 8003b54:	68e3      	ldr	r3, [r4, #12]
 8003b56:	9903      	ldr	r1, [sp, #12]
 8003b58:	1a5b      	subs	r3, r3, r1
 8003b5a:	42ab      	cmp	r3, r5
 8003b5c:	dcf2      	bgt.n	8003b44 <_printf_i+0x210>
 8003b5e:	e7eb      	b.n	8003b38 <_printf_i+0x204>
 8003b60:	2500      	movs	r5, #0
 8003b62:	f104 0619 	add.w	r6, r4, #25
 8003b66:	e7f5      	b.n	8003b54 <_printf_i+0x220>
 8003b68:	08003fc0 	.word	0x08003fc0
 8003b6c:	08003fd1 	.word	0x08003fd1

08003b70 <memmove>:
 8003b70:	4288      	cmp	r0, r1
 8003b72:	b510      	push	{r4, lr}
 8003b74:	eb01 0402 	add.w	r4, r1, r2
 8003b78:	d902      	bls.n	8003b80 <memmove+0x10>
 8003b7a:	4284      	cmp	r4, r0
 8003b7c:	4623      	mov	r3, r4
 8003b7e:	d807      	bhi.n	8003b90 <memmove+0x20>
 8003b80:	1e43      	subs	r3, r0, #1
 8003b82:	42a1      	cmp	r1, r4
 8003b84:	d008      	beq.n	8003b98 <memmove+0x28>
 8003b86:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b8a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003b8e:	e7f8      	b.n	8003b82 <memmove+0x12>
 8003b90:	4601      	mov	r1, r0
 8003b92:	4402      	add	r2, r0
 8003b94:	428a      	cmp	r2, r1
 8003b96:	d100      	bne.n	8003b9a <memmove+0x2a>
 8003b98:	bd10      	pop	{r4, pc}
 8003b9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003b9e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003ba2:	e7f7      	b.n	8003b94 <memmove+0x24>

08003ba4 <_sbrk_r>:
 8003ba4:	b538      	push	{r3, r4, r5, lr}
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	4d05      	ldr	r5, [pc, #20]	@ (8003bc0 <_sbrk_r+0x1c>)
 8003baa:	4604      	mov	r4, r0
 8003bac:	4608      	mov	r0, r1
 8003bae:	602b      	str	r3, [r5, #0]
 8003bb0:	f7fc ffc8 	bl	8000b44 <_sbrk>
 8003bb4:	1c43      	adds	r3, r0, #1
 8003bb6:	d102      	bne.n	8003bbe <_sbrk_r+0x1a>
 8003bb8:	682b      	ldr	r3, [r5, #0]
 8003bba:	b103      	cbz	r3, 8003bbe <_sbrk_r+0x1a>
 8003bbc:	6023      	str	r3, [r4, #0]
 8003bbe:	bd38      	pop	{r3, r4, r5, pc}
 8003bc0:	200007e8 	.word	0x200007e8

08003bc4 <memchr>:
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	b510      	push	{r4, lr}
 8003bc8:	b2c9      	uxtb	r1, r1
 8003bca:	4402      	add	r2, r0
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	4618      	mov	r0, r3
 8003bd0:	d101      	bne.n	8003bd6 <memchr+0x12>
 8003bd2:	2000      	movs	r0, #0
 8003bd4:	e003      	b.n	8003bde <memchr+0x1a>
 8003bd6:	7804      	ldrb	r4, [r0, #0]
 8003bd8:	3301      	adds	r3, #1
 8003bda:	428c      	cmp	r4, r1
 8003bdc:	d1f6      	bne.n	8003bcc <memchr+0x8>
 8003bde:	bd10      	pop	{r4, pc}

08003be0 <_realloc_r>:
 8003be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003be4:	4607      	mov	r7, r0
 8003be6:	4614      	mov	r4, r2
 8003be8:	460d      	mov	r5, r1
 8003bea:	b921      	cbnz	r1, 8003bf6 <_realloc_r+0x16>
 8003bec:	4611      	mov	r1, r2
 8003bee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003bf2:	f7ff bc49 	b.w	8003488 <_malloc_r>
 8003bf6:	b92a      	cbnz	r2, 8003c04 <_realloc_r+0x24>
 8003bf8:	f7ff fbdc 	bl	80033b4 <_free_r>
 8003bfc:	4625      	mov	r5, r4
 8003bfe:	4628      	mov	r0, r5
 8003c00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c04:	f000 f81a 	bl	8003c3c <_malloc_usable_size_r>
 8003c08:	4284      	cmp	r4, r0
 8003c0a:	4606      	mov	r6, r0
 8003c0c:	d802      	bhi.n	8003c14 <_realloc_r+0x34>
 8003c0e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003c12:	d8f4      	bhi.n	8003bfe <_realloc_r+0x1e>
 8003c14:	4621      	mov	r1, r4
 8003c16:	4638      	mov	r0, r7
 8003c18:	f7ff fc36 	bl	8003488 <_malloc_r>
 8003c1c:	4680      	mov	r8, r0
 8003c1e:	b908      	cbnz	r0, 8003c24 <_realloc_r+0x44>
 8003c20:	4645      	mov	r5, r8
 8003c22:	e7ec      	b.n	8003bfe <_realloc_r+0x1e>
 8003c24:	42b4      	cmp	r4, r6
 8003c26:	4622      	mov	r2, r4
 8003c28:	4629      	mov	r1, r5
 8003c2a:	bf28      	it	cs
 8003c2c:	4632      	movcs	r2, r6
 8003c2e:	f7ff fbb3 	bl	8003398 <memcpy>
 8003c32:	4629      	mov	r1, r5
 8003c34:	4638      	mov	r0, r7
 8003c36:	f7ff fbbd 	bl	80033b4 <_free_r>
 8003c3a:	e7f1      	b.n	8003c20 <_realloc_r+0x40>

08003c3c <_malloc_usable_size_r>:
 8003c3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c40:	1f18      	subs	r0, r3, #4
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	bfbc      	itt	lt
 8003c46:	580b      	ldrlt	r3, [r1, r0]
 8003c48:	18c0      	addlt	r0, r0, r3
 8003c4a:	4770      	bx	lr

08003c4c <_init>:
 8003c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c4e:	bf00      	nop
 8003c50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c52:	bc08      	pop	{r3}
 8003c54:	469e      	mov	lr, r3
 8003c56:	4770      	bx	lr

08003c58 <_fini>:
 8003c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c5a:	bf00      	nop
 8003c5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c5e:	bc08      	pop	{r3}
 8003c60:	469e      	mov	lr, r3
 8003c62:	4770      	bx	lr
