
nucleo_l433_rover_arduino_port.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d334  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c8c  0800d4c8  0800d4c8  0001d4c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e154  0800e154  00020210  2**0
                  CONTENTS
  4 .ARM          00000008  0800e154  0800e154  0001e154  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e15c  0800e15c  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800e15c  0800e15c  0001e15c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e164  0800e164  0001e164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0800e168  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005f0  20000210  0800e378  00020210  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000800  0800e378  00020800  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f898  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000400a  00000000  00000000  0003fad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e8  00000000  00000000  00043ae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001360  00000000  00000000  00044fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028a8f  00000000  00000000  00046330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a3a3  00000000  00000000  0006edbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e565e  00000000  00000000  00089162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016e7c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007074  00000000  00000000  0016e810  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000210 	.word	0x20000210
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d4ac 	.word	0x0800d4ac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000214 	.word	0x20000214
 80001cc:	0800d4ac 	.word	0x0800d4ac

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800101e:	4b0c      	ldr	r3, [pc, #48]	; (8001050 <MX_DMA_Init+0x38>)
 8001020:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001022:	4a0b      	ldr	r2, [pc, #44]	; (8001050 <MX_DMA_Init+0x38>)
 8001024:	f043 0301 	orr.w	r3, r3, #1
 8001028:	6493      	str	r3, [r2, #72]	; 0x48
 800102a:	4b09      	ldr	r3, [pc, #36]	; (8001050 <MX_DMA_Init+0x38>)
 800102c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	607b      	str	r3, [r7, #4]
 8001034:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001036:	2200      	movs	r2, #0
 8001038:	2100      	movs	r1, #0
 800103a:	2010      	movs	r0, #16
 800103c:	f002 f843 	bl	80030c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001040:	2010      	movs	r0, #16
 8001042:	f002 f85c 	bl	80030fe <HAL_NVIC_EnableIRQ>

}
 8001046:	bf00      	nop
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	40021000 	.word	0x40021000

08001054 <MX_GPIO_Init>:
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
     PB8   ------> S_TIM16_CH1
*/
void MX_GPIO_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b08a      	sub	sp, #40	; 0x28
 8001058:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105a:	f107 0314 	add.w	r3, r7, #20
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	609a      	str	r2, [r3, #8]
 8001066:	60da      	str	r2, [r3, #12]
 8001068:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800106a:	4b5c      	ldr	r3, [pc, #368]	; (80011dc <MX_GPIO_Init+0x188>)
 800106c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800106e:	4a5b      	ldr	r2, [pc, #364]	; (80011dc <MX_GPIO_Init+0x188>)
 8001070:	f043 0304 	orr.w	r3, r3, #4
 8001074:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001076:	4b59      	ldr	r3, [pc, #356]	; (80011dc <MX_GPIO_Init+0x188>)
 8001078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800107a:	f003 0304 	and.w	r3, r3, #4
 800107e:	613b      	str	r3, [r7, #16]
 8001080:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001082:	4b56      	ldr	r3, [pc, #344]	; (80011dc <MX_GPIO_Init+0x188>)
 8001084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001086:	4a55      	ldr	r2, [pc, #340]	; (80011dc <MX_GPIO_Init+0x188>)
 8001088:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800108c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800108e:	4b53      	ldr	r3, [pc, #332]	; (80011dc <MX_GPIO_Init+0x188>)
 8001090:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001092:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001096:	60fb      	str	r3, [r7, #12]
 8001098:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800109a:	4b50      	ldr	r3, [pc, #320]	; (80011dc <MX_GPIO_Init+0x188>)
 800109c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800109e:	4a4f      	ldr	r2, [pc, #316]	; (80011dc <MX_GPIO_Init+0x188>)
 80010a0:	f043 0301 	orr.w	r3, r3, #1
 80010a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010a6:	4b4d      	ldr	r3, [pc, #308]	; (80011dc <MX_GPIO_Init+0x188>)
 80010a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010aa:	f003 0301 	and.w	r3, r3, #1
 80010ae:	60bb      	str	r3, [r7, #8]
 80010b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010b2:	4b4a      	ldr	r3, [pc, #296]	; (80011dc <MX_GPIO_Init+0x188>)
 80010b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b6:	4a49      	ldr	r2, [pc, #292]	; (80011dc <MX_GPIO_Init+0x188>)
 80010b8:	f043 0302 	orr.w	r3, r3, #2
 80010bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010be:	4b47      	ldr	r3, [pc, #284]	; (80011dc <MX_GPIO_Init+0x188>)
 80010c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c2:	f003 0302 	and.w	r3, r3, #2
 80010c6:	607b      	str	r3, [r7, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin|SPI3_CS_D9_Pin
 80010ca:	2200      	movs	r2, #0
 80010cc:	f248 11b0 	movw	r1, #33200	; 0x81b0
 80010d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010d4:	f002 fb8e 	bl	80037f4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|CYTRON_DIR_1_Pin|SPI2_CS_D8_Pin, GPIO_PIN_RESET);
 80010d8:	2200      	movs	r2, #0
 80010da:	f242 0160 	movw	r1, #8288	; 0x2060
 80010de:	4840      	ldr	r0, [pc, #256]	; (80011e0 <MX_GPIO_Init+0x18c>)
 80010e0:	f002 fb88 	bl	80037f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80010e4:	2200      	movs	r2, #0
 80010e6:	2180      	movs	r1, #128	; 0x80
 80010e8:	483e      	ldr	r0, [pc, #248]	; (80011e4 <MX_GPIO_Init+0x190>)
 80010ea:	f002 fb83 	bl	80037f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010f4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80010f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010fe:	f107 0314 	add.w	r3, r7, #20
 8001102:	4619      	mov	r1, r3
 8001104:	4837      	ldr	r0, [pc, #220]	; (80011e4 <MX_GPIO_Init+0x190>)
 8001106:	f002 f9fb 	bl	8003500 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PA15 */
  GPIO_InitStruct.Pin = SMPS_EN_Pin|SMPS_V1_Pin|SMPS_SW_Pin|SPI3_CS_D9_Pin
 800110a:	f248 13b0 	movw	r3, #33200	; 0x81b0
 800110e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001110:	2301      	movs	r3, #1
 8001112:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001118:	2300      	movs	r3, #0
 800111a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800111c:	f107 0314 	add.w	r3, r7, #20
 8001120:	4619      	mov	r1, r3
 8001122:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001126:	f002 f9eb 	bl	8003500 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SMPS_PG_Pin;
 800112a:	2340      	movs	r3, #64	; 0x40
 800112c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800112e:	2300      	movs	r3, #0
 8001130:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001132:	2301      	movs	r3, #1
 8001134:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SMPS_PG_GPIO_Port, &GPIO_InitStruct);
 8001136:	f107 0314 	add.w	r3, r7, #20
 800113a:	4619      	mov	r1, r3
 800113c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001140:	f002 f9de 	bl	8003500 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|CYTRON_DIR_1_Pin|SPI2_CS_D8_Pin;
 8001144:	f242 0360 	movw	r3, #8288	; 0x2060
 8001148:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800114a:	2301      	movs	r3, #1
 800114c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114e:	2300      	movs	r3, #0
 8001150:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001152:	2300      	movs	r3, #0
 8001154:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001156:	f107 0314 	add.w	r3, r7, #20
 800115a:	4619      	mov	r1, r3
 800115c:	4820      	ldr	r0, [pc, #128]	; (80011e0 <MX_GPIO_Init+0x18c>)
 800115e:	f002 f9cf 	bl	8003500 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001162:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001166:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001168:	2302      	movs	r3, #2
 800116a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001170:	2303      	movs	r3, #3
 8001172:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001174:	2305      	movs	r3, #5
 8001176:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001178:	f107 0314 	add.w	r3, r7, #20
 800117c:	4619      	mov	r1, r3
 800117e:	4818      	ldr	r0, [pc, #96]	; (80011e0 <MX_GPIO_Init+0x18c>)
 8001180:	f002 f9be 	bl	8003500 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001184:	2380      	movs	r3, #128	; 0x80
 8001186:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001188:	2301      	movs	r3, #1
 800118a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118c:	2300      	movs	r3, #0
 800118e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001190:	2300      	movs	r3, #0
 8001192:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001194:	f107 0314 	add.w	r3, r7, #20
 8001198:	4619      	mov	r1, r3
 800119a:	4812      	ldr	r0, [pc, #72]	; (80011e4 <MX_GPIO_Init+0x190>)
 800119c:	f002 f9b0 	bl	8003500 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80011a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a6:	2302      	movs	r3, #2
 80011a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011aa:	2300      	movs	r3, #0
 80011ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ae:	2300      	movs	r3, #0
 80011b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 80011b2:	230e      	movs	r3, #14
 80011b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b6:	f107 0314 	add.w	r3, r7, #20
 80011ba:	4619      	mov	r1, r3
 80011bc:	4808      	ldr	r0, [pc, #32]	; (80011e0 <MX_GPIO_Init+0x18c>)
 80011be:	f002 f99f 	bl	8003500 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80011c2:	2200      	movs	r2, #0
 80011c4:	2101      	movs	r1, #1
 80011c6:	2028      	movs	r0, #40	; 0x28
 80011c8:	f001 ff7d 	bl	80030c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80011cc:	2028      	movs	r0, #40	; 0x28
 80011ce:	f001 ff96 	bl	80030fe <HAL_NVIC_EnableIRQ>

}
 80011d2:	bf00      	nop
 80011d4:	3728      	adds	r7, #40	; 0x28
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40021000 	.word	0x40021000
 80011e0:	48000400 	.word	0x48000400
 80011e4:	48000800 	.word	0x48000800

080011e8 <_ZN3PinC1Ev>:
    uint16_t pin;
    bool valid;
    TIM_HandleTypeDef* p_tim;
    unsigned int tim_channel;

    Pin() : port(nullptr), pin(0), valid(false), p_tim(nullptr), tim_channel(0) {}
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2200      	movs	r2, #0
 80011f4:	601a      	str	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2200      	movs	r2, #0
 80011fa:	809a      	strh	r2, [r3, #4]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2200      	movs	r2, #0
 8001200:	719a      	strb	r2, [r3, #6]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2200      	movs	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2200      	movs	r2, #0
 800120c:	60da      	str	r2, [r3, #12]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4618      	mov	r0, r3
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <_ZN3PinC1EP12GPIO_TypeDeft>:
    Pin(GPIO_TypeDef* p, uint16_t pn) : port(p), pin(pn), valid(true), p_tim(nullptr), tim_channel(0) {} // no timer
 800121c:	b480      	push	{r7}
 800121e:	b085      	sub	sp, #20
 8001220:	af00      	add	r7, sp, #0
 8001222:	60f8      	str	r0, [r7, #12]
 8001224:	60b9      	str	r1, [r7, #8]
 8001226:	4613      	mov	r3, r2
 8001228:	80fb      	strh	r3, [r7, #6]
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	68ba      	ldr	r2, [r7, #8]
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	88fa      	ldrh	r2, [r7, #6]
 8001234:	809a      	strh	r2, [r3, #4]
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	2201      	movs	r2, #1
 800123a:	719a      	strb	r2, [r3, #6]
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	2200      	movs	r2, #0
 8001246:	60da      	str	r2, [r3, #12]
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	4618      	mov	r0, r3
 800124c:	3714      	adds	r7, #20
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <_ZN3PinC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefj>:
    Pin(GPIO_TypeDef* p, uint16_t pn, TIM_HandleTypeDef* t, unsigned int c) : port(p), pin(pn), valid(true), p_tim(t), tim_channel(c) {}
 8001256:	b480      	push	{r7}
 8001258:	b085      	sub	sp, #20
 800125a:	af00      	add	r7, sp, #0
 800125c:	60f8      	str	r0, [r7, #12]
 800125e:	60b9      	str	r1, [r7, #8]
 8001260:	603b      	str	r3, [r7, #0]
 8001262:	4613      	mov	r3, r2
 8001264:	80fb      	strh	r3, [r7, #6]
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	68ba      	ldr	r2, [r7, #8]
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	88fa      	ldrh	r2, [r7, #6]
 8001270:	809a      	strh	r2, [r3, #4]
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	2201      	movs	r2, #1
 8001276:	719a      	strb	r2, [r3, #6]
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	683a      	ldr	r2, [r7, #0]
 800127c:	609a      	str	r2, [r3, #8]
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	69ba      	ldr	r2, [r7, #24]
 8001282:	60da      	str	r2, [r3, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	4618      	mov	r0, r3
 8001288:	3714      	adds	r7, #20
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
	...

08001294 <_Z5printPKc>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void print(const char* s){
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
//	#ifdef PRINT
	HAL_StatusTypeDef code = HAL_UART_Transmit(&huart2, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7fe ffa1 	bl	80001e4 <strlen>
 80012a2:	4603      	mov	r3, r0
 80012a4:	b29a      	uxth	r2, r3
 80012a6:	f04f 33ff 	mov.w	r3, #4294967295
 80012aa:	6879      	ldr	r1, [r7, #4]
 80012ac:	4804      	ldr	r0, [pc, #16]	; (80012c0 <_Z5printPKc+0x2c>)
 80012ae:	f005 f96d 	bl	800658c <HAL_UART_Transmit>
 80012b2:	4603      	mov	r3, r0
 80012b4:	73fb      	strb	r3, [r7, #15]
//	#endif
}
 80012b6:	bf00      	nop
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	2000071c 	.word	0x2000071c

080012c4 <printf>:
int printf(const char* s, ...){
 80012c4:	b40f      	push	{r0, r1, r2, r3}
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b0c2      	sub	sp, #264	; 0x108
 80012ca:	af00      	add	r7, sp, #0
	char buffer[256];
//	#ifdef PRINT
	va_list args;
	va_start(args, s);
 80012cc:	f507 728a 	add.w	r2, r7, #276	; 0x114
 80012d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80012d4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80012d8:	601a      	str	r2, [r3, #0]
	vsprintf(buffer, s, args);
 80012da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80012de:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80012e2:	f107 0008 	add.w	r0, r7, #8
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 80012ec:	f008 fef4 	bl	800a0d8 <vsiprintf>
	perror(buffer);
 80012f0:	f107 0308 	add.w	r3, r7, #8
 80012f4:	4618      	mov	r0, r3
 80012f6:	f007 fd51 	bl	8008d9c <perror>
	print(buffer);
 80012fa:	f107 0308 	add.w	r3, r7, #8
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff ffc8 	bl	8001294 <_Z5printPKc>
	va_end(args);
//	#endif
	return strlen(buffer);
 8001304:	f107 0308 	add.w	r3, r7, #8
 8001308:	4618      	mov	r0, r3
 800130a:	f7fe ff6b 	bl	80001e4 <strlen>
 800130e:	4603      	mov	r3, r0
}
 8001310:	4618      	mov	r0, r3
 8001312:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001316:	46bd      	mov	sp, r7
 8001318:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800131c:	b004      	add	sp, #16
 800131e:	4770      	bx	lr

08001320 <_Z12print_CYTRONPc>:
//Pin AMT22_1(GPIOC, GPIO_PIN_7);
RoverArmMotor Waist(&hspi1, CYTRON_PWM_1, CYTRON_DIR_1, AMT22_1, CYTRON, 0, 359.99f);



void print_CYTRON(char* msg){
 8001320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001324:	b08f      	sub	sp, #60	; 0x3c
 8001326:	af0a      	add	r7, sp, #40	; 0x28
 8001328:	60f8      	str	r0, [r7, #12]
  current_angle = Wrist_Roll.get_current_angle();
 800132a:	481f      	ldr	r0, [pc, #124]	; (80013a8 <_Z12print_CYTRONPc+0x88>)
 800132c:	f001 fa12 	bl	8002754 <_ZN13RoverArmMotor17get_current_angleEv>
 8001330:	eeb0 7a40 	vmov.f32	s14, s0
 8001334:	eef0 7a60 	vmov.f32	s15, s1
 8001338:	4b1c      	ldr	r3, [pc, #112]	; (80013ac <_Z12print_CYTRONPc+0x8c>)
 800133a:	ed83 7b00 	vstr	d7, [r3]
  current_angle_sw = Wrist_Roll.get_current_angle_sw();
 800133e:	481a      	ldr	r0, [pc, #104]	; (80013a8 <_Z12print_CYTRONPc+0x88>)
 8001340:	f001 fa4e 	bl	80027e0 <_ZN13RoverArmMotor20get_current_angle_swEv>
 8001344:	eeb0 7a40 	vmov.f32	s14, s0
 8001348:	eef0 7a60 	vmov.f32	s15, s1
 800134c:	4b18      	ldr	r3, [pc, #96]	; (80013b0 <_Z12print_CYTRONPc+0x90>)
 800134e:	ed83 7b00 	vstr	d7, [r3]
  printf("%s angle_raw %.2f, angle_sw %.2f, setpoint %.2f, zero_sw %.2f, _outputSum %.2f, output %.2f\r\n", 
 8001352:	4b16      	ldr	r3, [pc, #88]	; (80013ac <_Z12print_CYTRONPc+0x8c>)
 8001354:	ed93 7b00 	vldr	d7, [r3]
 8001358:	ed87 7b00 	vstr	d7, [r7]
 800135c:	4b14      	ldr	r3, [pc, #80]	; (80013b0 <_Z12print_CYTRONPc+0x90>)
 800135e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001362:	4911      	ldr	r1, [pc, #68]	; (80013a8 <_Z12print_CYTRONPc+0x88>)
 8001364:	e9d1 0150 	ldrd	r0, r1, [r1, #320]	; 0x140
 8001368:	4c0f      	ldr	r4, [pc, #60]	; (80013a8 <_Z12print_CYTRONPc+0x88>)
 800136a:	e9d4 4558 	ldrd	r4, r5, [r4, #352]	; 0x160
 800136e:	4e0e      	ldr	r6, [pc, #56]	; (80013a8 <_Z12print_CYTRONPc+0x88>)
 8001370:	e9d6 8914 	ldrd	r8, r9, [r6, #80]	; 0x50
    msg, current_angle, current_angle_sw, Wrist_Roll.setpoint, Wrist_Roll.zero_angle_sw,
    Wrist_Roll.internalPIDInstance._outputSum, *Wrist_Roll.internalPIDInstance._myOutput);
 8001374:	4e0c      	ldr	r6, [pc, #48]	; (80013a8 <_Z12print_CYTRONPc+0x88>)
 8001376:	6c76      	ldr	r6, [r6, #68]	; 0x44
  printf("%s angle_raw %.2f, angle_sw %.2f, setpoint %.2f, zero_sw %.2f, _outputSum %.2f, output %.2f\r\n", 
 8001378:	e9d6 ab00 	ldrd	sl, fp, [r6]
 800137c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8001380:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8001384:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001388:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800138c:	e9cd 2300 	strd	r2, r3, [sp]
 8001390:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001394:	68f9      	ldr	r1, [r7, #12]
 8001396:	4807      	ldr	r0, [pc, #28]	; (80013b4 <_Z12print_CYTRONPc+0x94>)
 8001398:	f7ff ff94 	bl	80012c4 <printf>
}
 800139c:	bf00      	nop
 800139e:	3714      	adds	r7, #20
 80013a0:	46bd      	mov	sp, r7
 80013a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80013a6:	bf00      	nop
 80013a8:	20000278 	.word	0x20000278
 80013ac:	20000230 	.word	0x20000230
 80013b0:	20000238 	.word	0x20000238
 80013b4:	0800d4c8 	.word	0x0800d4c8

080013b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b086      	sub	sp, #24
 80013bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013be:	f001 fd07 	bl	8002dd0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013c2:	f000 f8a1 	bl	8001508 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013c6:	f7ff fe45 	bl	8001054 <MX_GPIO_Init>
  MX_DMA_Init();
 80013ca:	f7ff fe25 	bl	8001018 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80013ce:	f000 fe8d 	bl	80020ec <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80013d2:	f000 fa83 	bl	80018dc <MX_SPI1_Init>
//  MX_SPI2_Init();
  MX_SPI3_Init();
 80013d6:	f000 fabf 	bl	8001958 <MX_SPI3_Init>
  MX_TIM1_Init();
 80013da:	f000 fcb3 	bl	8001d44 <MX_TIM1_Init>
  MX_TIM2_Init();
 80013de:	f000 fd5d 	bl	8001e9c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  uint16_t encoderData_1 = 99;
 80013e2:	2363      	movs	r3, #99	; 0x63
 80013e4:	82fb      	strh	r3, [r7, #22]
  uint16_t encoderData_2 = 99;
 80013e6:	2363      	movs	r3, #99	; 0x63
 80013e8:	82bb      	strh	r3, [r7, #20]
  uint16_t encoderData_3 = 99;
 80013ea:	2363      	movs	r3, #99	; 0x63
 80013ec:	827b      	strh	r3, [r7, #18]
  uint16_t encoder_max = 0;
 80013ee:	2300      	movs	r3, #0
 80013f0:	823b      	strh	r3, [r7, #16]
  uint16_t encoder_min = 4100;
 80013f2:	f241 0304 	movw	r3, #4100	; 0x1004
 80013f6:	81fb      	strh	r3, [r7, #14]
  HAL_TIM_Base_Start(&htim1);
 80013f8:	4835      	ldr	r0, [pc, #212]	; (80014d0 <main+0x118>)
 80013fa:	f004 f88f 	bl	800551c <HAL_TIM_Base_Start>

  /*---AMT22 setup---*/
  // resetAMT22(&hspi1, GPIOC, GPIO_PIN_7, &htim1);

  /*---SERVO setup---*/
  int32_t  CH2_ESC = 1500-1;
 80013fe:	f240 53db 	movw	r3, #1499	; 0x5db
 8001402:	60bb      	str	r3, [r7, #8]
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001404:	2104      	movs	r1, #4
 8001406:	4832      	ldr	r0, [pc, #200]	; (80014d0 <main+0x118>)
 8001408:	f004 f936 	bl	8005678 <HAL_TIM_PWM_Start>
  HAL_Delay(500);
 800140c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001410:	f001 fd5a 	bl	8002ec8 <HAL_Delay>
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 1500-1);
 8001414:	4b2e      	ldr	r3, [pc, #184]	; (80014d0 <main+0x118>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f240 52db 	movw	r2, #1499	; 0x5db
 800141c:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_Delay(500);
 800141e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001422:	f001 fd51 	bl	8002ec8 <HAL_Delay>




  /*---CYTRON setup---*/
  int32_t  CH2_DC = 0;
 8001426:	2300      	movs	r3, #0
 8001428:	607b      	str	r3, [r7, #4]
  // HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
  // __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
  HAL_Delay(10);
 800142a:	200a      	movs	r0, #10
 800142c:	f001 fd4c 	bl	8002ec8 <HAL_Delay>
  Wrist_Roll.wrist_waist = 1;
 8001430:	4b28      	ldr	r3, [pc, #160]	; (80014d4 <main+0x11c>)
 8001432:	2201      	movs	r2, #1
 8001434:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
  Wrist_Roll.begin(aggKp, aggKi, aggKd, regKp, regKi, regKd);
 8001438:	4b27      	ldr	r3, [pc, #156]	; (80014d8 <main+0x120>)
 800143a:	ed93 7b00 	vldr	d7, [r3]
 800143e:	4b27      	ldr	r3, [pc, #156]	; (80014dc <main+0x124>)
 8001440:	ed93 6b00 	vldr	d6, [r3]
 8001444:	4b26      	ldr	r3, [pc, #152]	; (80014e0 <main+0x128>)
 8001446:	ed93 2b00 	vldr	d2, [r3]
 800144a:	4b26      	ldr	r3, [pc, #152]	; (80014e4 <main+0x12c>)
 800144c:	ed93 3b00 	vldr	d3, [r3]
 8001450:	4b25      	ldr	r3, [pc, #148]	; (80014e8 <main+0x130>)
 8001452:	ed93 4b00 	vldr	d4, [r3]
 8001456:	4b25      	ldr	r3, [pc, #148]	; (80014ec <main+0x134>)
 8001458:	ed93 5b00 	vldr	d5, [r3]
 800145c:	eeb0 1a46 	vmov.f32	s2, s12
 8001460:	eef0 1a66 	vmov.f32	s3, s13
 8001464:	eeb0 0a47 	vmov.f32	s0, s14
 8001468:	eef0 0a67 	vmov.f32	s1, s15
 800146c:	4819      	ldr	r0, [pc, #100]	; (80014d4 <main+0x11c>)
 800146e:	f000 ffe3 	bl	8002438 <_ZN13RoverArmMotor5beginEdddddd>
  Wrist_Roll.setAngleLimits(2, 120.0f); //for angle limits test
 8001472:	ed9f 1b13 	vldr	d1, [pc, #76]	; 80014c0 <main+0x108>
 8001476:	ed9f 0b14 	vldr	d0, [pc, #80]	; 80014c8 <main+0x110>
 800147a:	4816      	ldr	r0, [pc, #88]	; (80014d4 <main+0x11c>)
 800147c:	f001 f91d 	bl	80026ba <_ZN13RoverArmMotor14setAngleLimitsEdd>
  // __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 70);
  // current_angle = Wrist_Roll.get_current_angle();
  // printf("current angle is %f\r\n, current_angle");
  // Wrist_Roll.newSetpoint(current_angle + 150);

  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 30);
 8001480:	4b1b      	ldr	r3, [pc, #108]	; (80014f0 <main+0x138>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	221e      	movs	r2, #30
 8001486:	639a      	str	r2, [r3, #56]	; 0x38
  while(!brakeSet){
 8001488:	4b1a      	ldr	r3, [pc, #104]	; (80014f4 <main+0x13c>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d103      	bne.n	8001498 <main+0xe0>
    print_CYTRON("BRAKE");
 8001490:	4819      	ldr	r0, [pc, #100]	; (80014f8 <main+0x140>)
 8001492:	f7ff ff45 	bl	8001320 <_Z12print_CYTRONPc>
  while(!brakeSet){
 8001496:	e7f7      	b.n	8001488 <main+0xd0>
    // printf("waiting for brake set\r\n");
  }
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 8001498:	4b15      	ldr	r3, [pc, #84]	; (80014f0 <main+0x138>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	2200      	movs	r2, #0
 800149e:	639a      	str	r2, [r3, #56]	; 0x38

  /*---UART setup---*/
  HAL_UART_Receive_IT(&huart2, rx_data, 1);
 80014a0:	2201      	movs	r2, #1
 80014a2:	4916      	ldr	r1, [pc, #88]	; (80014fc <main+0x144>)
 80014a4:	4816      	ldr	r0, [pc, #88]	; (8001500 <main+0x148>)
 80014a6:	f005 f905 	bl	80066b4 <HAL_UART_Receive_IT>
  //  char buffer[50];
  //  sprintf(buffer, "0.1 0.2 0.3"); // Example string with three float values separated by spaces
  //  sscanf(buffer, "%lf %lf %lf", &kP, &kI, &kD); // Parse the float values
  //  printf("kP: %lf, kI: %lf, kD: %lf\r\n", kP, kI, kD); // Print the float values
  
     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 80014aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014ae:	4815      	ldr	r0, [pc, #84]	; (8001504 <main+0x14c>)
 80014b0:	f002 f9b8 	bl	8003824 <HAL_GPIO_TogglePin>
     HAL_Delay(200);
 80014b4:	20c8      	movs	r0, #200	; 0xc8
 80014b6:	f001 fd07 	bl	8002ec8 <HAL_Delay>
     HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 80014ba:	e7f6      	b.n	80014aa <main+0xf2>
 80014bc:	f3af 8000 	nop.w
 80014c0:	00000000 	.word	0x00000000
 80014c4:	405e0000 	.word	0x405e0000
 80014c8:	00000000 	.word	0x00000000
 80014cc:	40000000 	.word	0x40000000
 80014d0:	20000684 	.word	0x20000684
 80014d4:	20000278 	.word	0x20000278
 80014d8:	20000000 	.word	0x20000000
 80014dc:	20000008 	.word	0x20000008
 80014e0:	20000010 	.word	0x20000010
 80014e4:	20000018 	.word	0x20000018
 80014e8:	20000020 	.word	0x20000020
 80014ec:	20000028 	.word	0x20000028
 80014f0:	200006d0 	.word	0x200006d0
 80014f4:	20000240 	.word	0x20000240
 80014f8:	0800d528 	.word	0x0800d528
 80014fc:	20000560 	.word	0x20000560
 8001500:	2000071c 	.word	0x2000071c
 8001504:	48000400 	.word	0x48000400

08001508 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b096      	sub	sp, #88	; 0x58
 800150c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800150e:	f107 0314 	add.w	r3, r7, #20
 8001512:	2244      	movs	r2, #68	; 0x44
 8001514:	2100      	movs	r1, #0
 8001516:	4618      	mov	r0, r3
 8001518:	f006 fc44 	bl	8007da4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800151c:	463b      	mov	r3, r7
 800151e:	2200      	movs	r2, #0
 8001520:	601a      	str	r2, [r3, #0]
 8001522:	605a      	str	r2, [r3, #4]
 8001524:	609a      	str	r2, [r3, #8]
 8001526:	60da      	str	r2, [r3, #12]
 8001528:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800152a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800152e:	f002 f9b9 	bl	80038a4 <HAL_PWREx_ControlVoltageScaling>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	bf14      	ite	ne
 8001538:	2301      	movne	r3, #1
 800153a:	2300      	moveq	r3, #0
 800153c:	b2db      	uxtb	r3, r3
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 8001542:	f000 f91f 	bl	8001784 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001546:	2302      	movs	r3, #2
 8001548:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800154a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800154e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001550:	2310      	movs	r3, #16
 8001552:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001554:	2302      	movs	r3, #2
 8001556:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001558:	2302      	movs	r3, #2
 800155a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800155c:	2301      	movs	r3, #1
 800155e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001560:	230a      	movs	r3, #10
 8001562:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001564:	2307      	movs	r3, #7
 8001566:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001568:	2302      	movs	r3, #2
 800156a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800156c:	2302      	movs	r3, #2
 800156e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001570:	f107 0314 	add.w	r3, r7, #20
 8001574:	4618      	mov	r0, r3
 8001576:	f002 f9eb 	bl	8003950 <HAL_RCC_OscConfig>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	bf14      	ite	ne
 8001580:	2301      	movne	r3, #1
 8001582:	2300      	moveq	r3, #0
 8001584:	b2db      	uxtb	r3, r3
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <_Z18SystemClock_Configv+0x86>
  {
    Error_Handler();
 800158a:	f000 f8fb 	bl	8001784 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800158e:	230f      	movs	r3, #15
 8001590:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001592:	2303      	movs	r3, #3
 8001594:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001596:	2300      	movs	r3, #0
 8001598:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800159a:	2300      	movs	r3, #0
 800159c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800159e:	2300      	movs	r3, #0
 80015a0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80015a2:	463b      	mov	r3, r7
 80015a4:	2104      	movs	r1, #4
 80015a6:	4618      	mov	r0, r3
 80015a8:	f002 fde6 	bl	8004178 <HAL_RCC_ClockConfig>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	bf14      	ite	ne
 80015b2:	2301      	movne	r3, #1
 80015b4:	2300      	moveq	r3, #0
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <_Z18SystemClock_Configv+0xb8>
  {
    Error_Handler();
 80015bc:	f000 f8e2 	bl	8001784 <Error_Handler>
  }
}
 80015c0:	bf00      	nop
 80015c2:	3758      	adds	r7, #88	; 0x58
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
// External Interrupt ISR Handler CallBackFun
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	4603      	mov	r3, r0
 80015d0:	80fb      	strh	r3, [r7, #6]
  // if(!brakeSet) {
    if(GPIO_Pin == B1_Pin) // INT Source is pin A9
 80015d2:	88fb      	ldrh	r3, [r7, #6]
 80015d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80015d8:	d115      	bne.n	8001606 <HAL_GPIO_EXTI_Callback+0x3e>
    {
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);  // set encoder stationary
 80015da:	4b0c      	ldr	r3, [pc, #48]	; (800160c <HAL_GPIO_EXTI_Callback+0x44>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2200      	movs	r2, #0
 80015e0:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(100);  
 80015e2:	2064      	movs	r0, #100	; 0x64
 80015e4:	f001 fc70 	bl	8002ec8 <HAL_Delay>
      button_counter++;
 80015e8:	4b09      	ldr	r3, [pc, #36]	; (8001610 <HAL_GPIO_EXTI_Callback+0x48>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	3301      	adds	r3, #1
 80015ee:	4a08      	ldr	r2, [pc, #32]	; (8001610 <HAL_GPIO_EXTI_Callback+0x48>)
 80015f0:	6013      	str	r3, [r2, #0]
      Wrist_Roll.set_zero_angle_sw();
 80015f2:	4808      	ldr	r0, [pc, #32]	; (8001614 <HAL_GPIO_EXTI_Callback+0x4c>)
 80015f4:	f001 f885 	bl	8002702 <_ZN13RoverArmMotor17set_zero_angle_swEv>
      brakeSet = 1;
 80015f8:	4b07      	ldr	r3, [pc, #28]	; (8001618 <HAL_GPIO_EXTI_Callback+0x50>)
 80015fa:	2201      	movs	r2, #1
 80015fc:	601a      	str	r2, [r3, #0]
      HAL_Delay(100);
 80015fe:	2064      	movs	r0, #100	; 0x64
 8001600:	f001 fc62 	bl	8002ec8 <HAL_Delay>
      return;
 8001604:	bf00      	nop
    }
  // }
}
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	200006d0 	.word	0x200006d0
 8001610:	200003e0 	.word	0x200003e0
 8001614:	20000278 	.word	0x20000278
 8001618:	20000240 	.word	0x20000240

0800161c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800161c:	b5b0      	push	{r4, r5, r7, lr}
 800161e:	b086      	sub	sp, #24
 8001620:	af04      	add	r7, sp, #16
 8001622:	6078      	str	r0, [r7, #4]
  // if(huart->Instance == USART2)
  // {
    if(rx_index < RX_BUFFER_SIZE - 1) // check if buffer is not full
 8001624:	4b48      	ldr	r3, [pc, #288]	; (8001748 <HAL_UART_RxCpltCallback+0x12c>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2b1c      	cmp	r3, #28
 800162a:	d85d      	bhi.n	80016e8 <HAL_UART_RxCpltCallback+0xcc>
    {
      rx_buffer[rx_index++] = (uint8_t)rx_data[0]; // add received byte to buffer
 800162c:	4b46      	ldr	r3, [pc, #280]	; (8001748 <HAL_UART_RxCpltCallback+0x12c>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	1c5a      	adds	r2, r3, #1
 8001632:	4945      	ldr	r1, [pc, #276]	; (8001748 <HAL_UART_RxCpltCallback+0x12c>)
 8001634:	600a      	str	r2, [r1, #0]
 8001636:	4a45      	ldr	r2, [pc, #276]	; (800174c <HAL_UART_RxCpltCallback+0x130>)
 8001638:	7811      	ldrb	r1, [r2, #0]
 800163a:	4a45      	ldr	r2, [pc, #276]	; (8001750 <HAL_UART_RxCpltCallback+0x134>)
 800163c:	54d1      	strb	r1, [r2, r3]
      if(rx_data[0] == '\n' || rx_data[0] == '\r') // check for Enter key
 800163e:	4b43      	ldr	r3, [pc, #268]	; (800174c <HAL_UART_RxCpltCallback+0x130>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	2b0a      	cmp	r3, #10
 8001644:	d003      	beq.n	800164e <HAL_UART_RxCpltCallback+0x32>
 8001646:	4b41      	ldr	r3, [pc, #260]	; (800174c <HAL_UART_RxCpltCallback+0x130>)
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2b0d      	cmp	r3, #13
 800164c:	d172      	bne.n	8001734 <HAL_UART_RxCpltCallback+0x118>
      {
        rx_buffer[rx_index] = '\0'; // add null terminator to make it a string
 800164e:	4b3e      	ldr	r3, [pc, #248]	; (8001748 <HAL_UART_RxCpltCallback+0x12c>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a3f      	ldr	r2, [pc, #252]	; (8001750 <HAL_UART_RxCpltCallback+0x134>)
 8001654:	2100      	movs	r1, #0
 8001656:	54d1      	strb	r1, [r2, r3]
        rx_index = 0; // reset buffer index
 8001658:	4b3b      	ldr	r3, [pc, #236]	; (8001748 <HAL_UART_RxCpltCallback+0x12c>)
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
        // do something with the received data
        sscanf(rx_buffer, "%s %lf %lf %lf", command_buffer, &Kp, &Ki, &Kd);
 800165e:	4b3d      	ldr	r3, [pc, #244]	; (8001754 <HAL_UART_RxCpltCallback+0x138>)
 8001660:	9301      	str	r3, [sp, #4]
 8001662:	4b3d      	ldr	r3, [pc, #244]	; (8001758 <HAL_UART_RxCpltCallback+0x13c>)
 8001664:	9300      	str	r3, [sp, #0]
 8001666:	4b3d      	ldr	r3, [pc, #244]	; (800175c <HAL_UART_RxCpltCallback+0x140>)
 8001668:	4a3d      	ldr	r2, [pc, #244]	; (8001760 <HAL_UART_RxCpltCallback+0x144>)
 800166a:	493e      	ldr	r1, [pc, #248]	; (8001764 <HAL_UART_RxCpltCallback+0x148>)
 800166c:	4838      	ldr	r0, [pc, #224]	; (8001750 <HAL_UART_RxCpltCallback+0x134>)
 800166e:	f007 fc17 	bl	8008ea0 <siscanf>
        //check if commmand_buffer is "pid"
        if(strcmp(command_buffer, "pid") == 0)
 8001672:	493d      	ldr	r1, [pc, #244]	; (8001768 <HAL_UART_RxCpltCallback+0x14c>)
 8001674:	483a      	ldr	r0, [pc, #232]	; (8001760 <HAL_UART_RxCpltCallback+0x144>)
 8001676:	f7fe fdab 	bl	80001d0 <strcmp>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d12f      	bne.n	80016e0 <HAL_UART_RxCpltCallback+0xc4>
        {
          Wrist_Roll.set_PID_params(Kp, Ki, Kd, Kp, Ki, Kd);
 8001680:	4b36      	ldr	r3, [pc, #216]	; (800175c <HAL_UART_RxCpltCallback+0x140>)
 8001682:	ed93 7b00 	vldr	d7, [r3]
 8001686:	4b34      	ldr	r3, [pc, #208]	; (8001758 <HAL_UART_RxCpltCallback+0x13c>)
 8001688:	ed93 6b00 	vldr	d6, [r3]
 800168c:	4b31      	ldr	r3, [pc, #196]	; (8001754 <HAL_UART_RxCpltCallback+0x138>)
 800168e:	ed93 2b00 	vldr	d2, [r3]
 8001692:	4b32      	ldr	r3, [pc, #200]	; (800175c <HAL_UART_RxCpltCallback+0x140>)
 8001694:	ed93 3b00 	vldr	d3, [r3]
 8001698:	4b2f      	ldr	r3, [pc, #188]	; (8001758 <HAL_UART_RxCpltCallback+0x13c>)
 800169a:	ed93 4b00 	vldr	d4, [r3]
 800169e:	4b2d      	ldr	r3, [pc, #180]	; (8001754 <HAL_UART_RxCpltCallback+0x138>)
 80016a0:	ed93 5b00 	vldr	d5, [r3]
 80016a4:	eeb0 1a46 	vmov.f32	s2, s12
 80016a8:	eef0 1a66 	vmov.f32	s3, s13
 80016ac:	eeb0 0a47 	vmov.f32	s0, s14
 80016b0:	eef0 0a67 	vmov.f32	s1, s15
 80016b4:	482d      	ldr	r0, [pc, #180]	; (800176c <HAL_UART_RxCpltCallback+0x150>)
 80016b6:	f000 ffb5 	bl	8002624 <_ZN13RoverArmMotor14set_PID_paramsEdddddd>
          printf("set to Kp: %lf, Ki: %lf, Kd: %lf\r\n", Kp, Ki, Kd);
 80016ba:	4b28      	ldr	r3, [pc, #160]	; (800175c <HAL_UART_RxCpltCallback+0x140>)
 80016bc:	e9d3 4500 	ldrd	r4, r5, [r3]
 80016c0:	4b25      	ldr	r3, [pc, #148]	; (8001758 <HAL_UART_RxCpltCallback+0x13c>)
 80016c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c6:	4923      	ldr	r1, [pc, #140]	; (8001754 <HAL_UART_RxCpltCallback+0x138>)
 80016c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80016cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80016d0:	e9cd 2300 	strd	r2, r3, [sp]
 80016d4:	4622      	mov	r2, r4
 80016d6:	462b      	mov	r3, r5
 80016d8:	4825      	ldr	r0, [pc, #148]	; (8001770 <HAL_UART_RxCpltCallback+0x154>)
 80016da:	f7ff fdf3 	bl	80012c4 <printf>
 80016de:	e029      	b.n	8001734 <HAL_UART_RxCpltCallback+0x118>
        }
        else {
          printf("invalid command\r\n");
 80016e0:	4824      	ldr	r0, [pc, #144]	; (8001774 <HAL_UART_RxCpltCallback+0x158>)
 80016e2:	f7ff fdef 	bl	80012c4 <printf>
 80016e6:	e025      	b.n	8001734 <HAL_UART_RxCpltCallback+0x118>
        }
        
      }
    }
    else if (rx_index == RX_BUFFER_SIZE - 1) // buffer is full
 80016e8:	4b17      	ldr	r3, [pc, #92]	; (8001748 <HAL_UART_RxCpltCallback+0x12c>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2b1d      	cmp	r3, #29
 80016ee:	d121      	bne.n	8001734 <HAL_UART_RxCpltCallback+0x118>
    {
      rx_buffer[rx_index] = '\0'; // add null terminator to make it a string
 80016f0:	4b15      	ldr	r3, [pc, #84]	; (8001748 <HAL_UART_RxCpltCallback+0x12c>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a16      	ldr	r2, [pc, #88]	; (8001750 <HAL_UART_RxCpltCallback+0x134>)
 80016f6:	2100      	movs	r1, #0
 80016f8:	54d1      	strb	r1, [r2, r3]
      rx_index = 0; // reset buffer index
 80016fa:	4b13      	ldr	r3, [pc, #76]	; (8001748 <HAL_UART_RxCpltCallback+0x12c>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
      // do something with the received data
      sscanf(rx_buffer, "%lf %lf %lf\n", &Kp, &Ki, &Kd);
 8001700:	4b14      	ldr	r3, [pc, #80]	; (8001754 <HAL_UART_RxCpltCallback+0x138>)
 8001702:	9300      	str	r3, [sp, #0]
 8001704:	4b14      	ldr	r3, [pc, #80]	; (8001758 <HAL_UART_RxCpltCallback+0x13c>)
 8001706:	4a15      	ldr	r2, [pc, #84]	; (800175c <HAL_UART_RxCpltCallback+0x140>)
 8001708:	491b      	ldr	r1, [pc, #108]	; (8001778 <HAL_UART_RxCpltCallback+0x15c>)
 800170a:	4811      	ldr	r0, [pc, #68]	; (8001750 <HAL_UART_RxCpltCallback+0x134>)
 800170c:	f007 fbc8 	bl	8008ea0 <siscanf>
      printf("Kp: %lf, Ki: %lf, Kd: %lf\r\n", Kp, Ki, Kd);
 8001710:	4b12      	ldr	r3, [pc, #72]	; (800175c <HAL_UART_RxCpltCallback+0x140>)
 8001712:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001716:	4b10      	ldr	r3, [pc, #64]	; (8001758 <HAL_UART_RxCpltCallback+0x13c>)
 8001718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171c:	490d      	ldr	r1, [pc, #52]	; (8001754 <HAL_UART_RxCpltCallback+0x138>)
 800171e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001722:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001726:	e9cd 2300 	strd	r2, r3, [sp]
 800172a:	4622      	mov	r2, r4
 800172c:	462b      	mov	r3, r5
 800172e:	4813      	ldr	r0, [pc, #76]	; (800177c <HAL_UART_RxCpltCallback+0x160>)
 8001730:	f7ff fdc8 	bl	80012c4 <printf>
    }
  // }
  HAL_UART_Receive_IT(&huart2, rx_data, 1); // start listening for next byte
 8001734:	2201      	movs	r2, #1
 8001736:	4905      	ldr	r1, [pc, #20]	; (800174c <HAL_UART_RxCpltCallback+0x130>)
 8001738:	4811      	ldr	r0, [pc, #68]	; (8001780 <HAL_UART_RxCpltCallback+0x164>)
 800173a:	f004 ffbb 	bl	80066b4 <HAL_UART_Receive_IT>
}
 800173e:	bf00      	nop
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bdb0      	pop	{r4, r5, r7, pc}
 8001746:	bf00      	nop
 8001748:	20000588 	.word	0x20000588
 800174c:	20000560 	.word	0x20000560
 8001750:	20000568 	.word	0x20000568
 8001754:	200005b0 	.word	0x200005b0
 8001758:	200005a8 	.word	0x200005a8
 800175c:	200005a0 	.word	0x200005a0
 8001760:	2000058c 	.word	0x2000058c
 8001764:	0800d530 	.word	0x0800d530
 8001768:	0800d540 	.word	0x0800d540
 800176c:	20000278 	.word	0x20000278
 8001770:	0800d544 	.word	0x0800d544
 8001774:	0800d568 	.word	0x0800d568
 8001778:	0800d57c 	.word	0x0800d57c
 800177c:	0800d58c 	.word	0x0800d58c
 8001780:	2000071c 	.word	0x2000071c

08001784 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001788:	b672      	cpsid	i
}
 800178a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800178c:	e7fe      	b.n	800178c <Error_Handler+0x8>
	...

08001790 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001790:	b5b0      	push	{r4, r5, r7, lr}
 8001792:	b09a      	sub	sp, #104	; 0x68
 8001794:	af10      	add	r7, sp, #64	; 0x40
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2b01      	cmp	r3, #1
 800179e:	d172      	bne.n	8001886 <_Z41__static_initialization_and_destruction_0ii+0xf6>
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d16d      	bne.n	8001886 <_Z41__static_initialization_and_destruction_0ii+0xf6>
Pin CYTRON_DIR_1(CYTRON_DIR_1_GPIO_Port, CYTRON_DIR_1_Pin);
 80017aa:	2220      	movs	r2, #32
 80017ac:	493c      	ldr	r1, [pc, #240]	; (80018a0 <_Z41__static_initialization_and_destruction_0ii+0x110>)
 80017ae:	483d      	ldr	r0, [pc, #244]	; (80018a4 <_Z41__static_initialization_and_destruction_0ii+0x114>)
 80017b0:	f7ff fd34 	bl	800121c <_ZN3PinC1EP12GPIO_TypeDeft>
Pin CYTRON_PWM_1(CYTRON_PWM_1_GPIO_Port, CYTRON_PWM_1_Pin, &htim2, TIM_CHANNEL_2);
 80017b4:	2304      	movs	r3, #4
 80017b6:	9300      	str	r3, [sp, #0]
 80017b8:	4b3b      	ldr	r3, [pc, #236]	; (80018a8 <_Z41__static_initialization_and_destruction_0ii+0x118>)
 80017ba:	2208      	movs	r2, #8
 80017bc:	4938      	ldr	r1, [pc, #224]	; (80018a0 <_Z41__static_initialization_and_destruction_0ii+0x110>)
 80017be:	483b      	ldr	r0, [pc, #236]	; (80018ac <_Z41__static_initialization_and_destruction_0ii+0x11c>)
 80017c0:	f7ff fd49 	bl	8001256 <_ZN3PinC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefj>
Pin AMT22_1(GPIOC, GPIO_PIN_7);
 80017c4:	2280      	movs	r2, #128	; 0x80
 80017c6:	493a      	ldr	r1, [pc, #232]	; (80018b0 <_Z41__static_initialization_and_destruction_0ii+0x120>)
 80017c8:	483a      	ldr	r0, [pc, #232]	; (80018b4 <_Z41__static_initialization_and_destruction_0ii+0x124>)
 80017ca:	f7ff fd27 	bl	800121c <_ZN3PinC1EP12GPIO_TypeDeft>
RoverArmMotor Wrist_Roll(&hspi1, CYTRON_PWM_1, CYTRON_DIR_1, AMT22_1, CYTRON, 0, 359.99f);
 80017ce:	f107 0308 	add.w	r3, r7, #8
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff fd08 	bl	80011e8 <_ZN3PinC1Ev>
 80017d8:	4c34      	ldr	r4, [pc, #208]	; (80018ac <_Z41__static_initialization_and_destruction_0ii+0x11c>)
 80017da:	ad0b      	add	r5, sp, #44	; 0x2c
 80017dc:	f107 0308 	add.w	r3, r7, #8
 80017e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017e2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80017e6:	2300      	movs	r3, #0
 80017e8:	930a      	str	r3, [sp, #40]	; 0x28
 80017ea:	4b32      	ldr	r3, [pc, #200]	; (80018b4 <_Z41__static_initialization_and_destruction_0ii+0x124>)
 80017ec:	ad06      	add	r5, sp, #24
 80017ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017f0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80017f4:	4b2b      	ldr	r3, [pc, #172]	; (80018a4 <_Z41__static_initialization_and_destruction_0ii+0x114>)
 80017f6:	ad02      	add	r5, sp, #8
 80017f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017fa:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80017fe:	466a      	mov	r2, sp
 8001800:	f104 0308 	add.w	r3, r4, #8
 8001804:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001808:	e882 0003 	stmia.w	r2, {r0, r1}
 800180c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001810:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8001890 <_Z41__static_initialization_and_destruction_0ii+0x100>
 8001814:	ed9f 0b20 	vldr	d0, [pc, #128]	; 8001898 <_Z41__static_initialization_and_destruction_0ii+0x108>
 8001818:	4927      	ldr	r1, [pc, #156]	; (80018b8 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 800181a:	4828      	ldr	r0, [pc, #160]	; (80018bc <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 800181c:	f000 fd65 	bl	80022ea <_ZN13RoverArmMotorC1EP19__SPI_HandleTypeDef3PinS2_S2_iddS2_>
Pin SERVO_PWM_1(SERVO_PWM_1_GPIO_Port, SERVO_PWM_1_Pin, &htim1, TIM_CHANNEL_2);
 8001820:	2304      	movs	r3, #4
 8001822:	9300      	str	r3, [sp, #0]
 8001824:	4b26      	ldr	r3, [pc, #152]	; (80018c0 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 8001826:	f44f 7200 	mov.w	r2, #512	; 0x200
 800182a:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800182e:	4825      	ldr	r0, [pc, #148]	; (80018c4 <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8001830:	f7ff fd11 	bl	8001256 <_ZN3PinC1EP12GPIO_TypeDeftP17TIM_HandleTypeDefj>
RoverArmMotor Waist(&hspi1, CYTRON_PWM_1, CYTRON_DIR_1, AMT22_1, CYTRON, 0, 359.99f);
 8001834:	f107 0318 	add.w	r3, r7, #24
 8001838:	4618      	mov	r0, r3
 800183a:	f7ff fcd5 	bl	80011e8 <_ZN3PinC1Ev>
 800183e:	4c1b      	ldr	r4, [pc, #108]	; (80018ac <_Z41__static_initialization_and_destruction_0ii+0x11c>)
 8001840:	ad0b      	add	r5, sp, #44	; 0x2c
 8001842:	f107 0318 	add.w	r3, r7, #24
 8001846:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001848:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800184c:	2300      	movs	r3, #0
 800184e:	930a      	str	r3, [sp, #40]	; 0x28
 8001850:	4b18      	ldr	r3, [pc, #96]	; (80018b4 <_Z41__static_initialization_and_destruction_0ii+0x124>)
 8001852:	ad06      	add	r5, sp, #24
 8001854:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001856:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800185a:	4b12      	ldr	r3, [pc, #72]	; (80018a4 <_Z41__static_initialization_and_destruction_0ii+0x114>)
 800185c:	ad02      	add	r5, sp, #8
 800185e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001860:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001864:	466a      	mov	r2, sp
 8001866:	f104 0308 	add.w	r3, r4, #8
 800186a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800186e:	e882 0003 	stmia.w	r2, {r0, r1}
 8001872:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001876:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8001890 <_Z41__static_initialization_and_destruction_0ii+0x100>
 800187a:	ed9f 0b07 	vldr	d0, [pc, #28]	; 8001898 <_Z41__static_initialization_and_destruction_0ii+0x108>
 800187e:	490e      	ldr	r1, [pc, #56]	; (80018b8 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 8001880:	4811      	ldr	r0, [pc, #68]	; (80018c8 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 8001882:	f000 fd32 	bl	80022ea <_ZN13RoverArmMotorC1EP19__SPI_HandleTypeDef3PinS2_S2_iddS2_>
}
 8001886:	bf00      	nop
 8001888:	3728      	adds	r7, #40	; 0x28
 800188a:	46bd      	mov	sp, r7
 800188c:	bdb0      	pop	{r4, r5, r7, pc}
 800188e:	bf00      	nop
 8001890:	00000000 	.word	0x00000000
 8001894:	40767fd7 	.word	0x40767fd7
	...
 80018a0:	48000400 	.word	0x48000400
 80018a4:	20000244 	.word	0x20000244
 80018a8:	200006d0 	.word	0x200006d0
 80018ac:	20000254 	.word	0x20000254
 80018b0:	48000800 	.word	0x48000800
 80018b4:	20000264 	.word	0x20000264
 80018b8:	200005b8 	.word	0x200005b8
 80018bc:	20000278 	.word	0x20000278
 80018c0:	20000684 	.word	0x20000684
 80018c4:	200003e4 	.word	0x200003e4
 80018c8:	200003f8 	.word	0x200003f8

080018cc <_GLOBAL__sub_I_aggKp>:
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80018d4:	2001      	movs	r0, #1
 80018d6:	f7ff ff5b 	bl	8001790 <_Z41__static_initialization_and_destruction_0ii>
 80018da:	bd80      	pop	{r7, pc}

080018dc <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80018e0:	4b1b      	ldr	r3, [pc, #108]	; (8001950 <MX_SPI1_Init+0x74>)
 80018e2:	4a1c      	ldr	r2, [pc, #112]	; (8001954 <MX_SPI1_Init+0x78>)
 80018e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018e6:	4b1a      	ldr	r3, [pc, #104]	; (8001950 <MX_SPI1_Init+0x74>)
 80018e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80018ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018ee:	4b18      	ldr	r3, [pc, #96]	; (8001950 <MX_SPI1_Init+0x74>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018f4:	4b16      	ldr	r3, [pc, #88]	; (8001950 <MX_SPI1_Init+0x74>)
 80018f6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80018fa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018fc:	4b14      	ldr	r3, [pc, #80]	; (8001950 <MX_SPI1_Init+0x74>)
 80018fe:	2200      	movs	r2, #0
 8001900:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001902:	4b13      	ldr	r3, [pc, #76]	; (8001950 <MX_SPI1_Init+0x74>)
 8001904:	2200      	movs	r2, #0
 8001906:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001908:	4b11      	ldr	r3, [pc, #68]	; (8001950 <MX_SPI1_Init+0x74>)
 800190a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800190e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001910:	4b0f      	ldr	r3, [pc, #60]	; (8001950 <MX_SPI1_Init+0x74>)
 8001912:	2228      	movs	r2, #40	; 0x28
 8001914:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001916:	4b0e      	ldr	r3, [pc, #56]	; (8001950 <MX_SPI1_Init+0x74>)
 8001918:	2200      	movs	r2, #0
 800191a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800191c:	4b0c      	ldr	r3, [pc, #48]	; (8001950 <MX_SPI1_Init+0x74>)
 800191e:	2200      	movs	r2, #0
 8001920:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001922:	4b0b      	ldr	r3, [pc, #44]	; (8001950 <MX_SPI1_Init+0x74>)
 8001924:	2200      	movs	r2, #0
 8001926:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001928:	4b09      	ldr	r3, [pc, #36]	; (8001950 <MX_SPI1_Init+0x74>)
 800192a:	2207      	movs	r2, #7
 800192c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800192e:	4b08      	ldr	r3, [pc, #32]	; (8001950 <MX_SPI1_Init+0x74>)
 8001930:	2200      	movs	r2, #0
 8001932:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001934:	4b06      	ldr	r3, [pc, #24]	; (8001950 <MX_SPI1_Init+0x74>)
 8001936:	2208      	movs	r2, #8
 8001938:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800193a:	4805      	ldr	r0, [pc, #20]	; (8001950 <MX_SPI1_Init+0x74>)
 800193c:	f003 f97c 	bl	8004c38 <HAL_SPI_Init>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001946:	f7ff ff1d 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800194a:	bf00      	nop
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	200005b8 	.word	0x200005b8
 8001954:	40013000 	.word	0x40013000

08001958 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800195c:	4b1b      	ldr	r3, [pc, #108]	; (80019cc <MX_SPI3_Init+0x74>)
 800195e:	4a1c      	ldr	r2, [pc, #112]	; (80019d0 <MX_SPI3_Init+0x78>)
 8001960:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001962:	4b1a      	ldr	r3, [pc, #104]	; (80019cc <MX_SPI3_Init+0x74>)
 8001964:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001968:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800196a:	4b18      	ldr	r3, [pc, #96]	; (80019cc <MX_SPI3_Init+0x74>)
 800196c:	2200      	movs	r2, #0
 800196e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001970:	4b16      	ldr	r3, [pc, #88]	; (80019cc <MX_SPI3_Init+0x74>)
 8001972:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001976:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001978:	4b14      	ldr	r3, [pc, #80]	; (80019cc <MX_SPI3_Init+0x74>)
 800197a:	2200      	movs	r2, #0
 800197c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800197e:	4b13      	ldr	r3, [pc, #76]	; (80019cc <MX_SPI3_Init+0x74>)
 8001980:	2200      	movs	r2, #0
 8001982:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001984:	4b11      	ldr	r3, [pc, #68]	; (80019cc <MX_SPI3_Init+0x74>)
 8001986:	f44f 7200 	mov.w	r2, #512	; 0x200
 800198a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800198c:	4b0f      	ldr	r3, [pc, #60]	; (80019cc <MX_SPI3_Init+0x74>)
 800198e:	2220      	movs	r2, #32
 8001990:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001992:	4b0e      	ldr	r3, [pc, #56]	; (80019cc <MX_SPI3_Init+0x74>)
 8001994:	2200      	movs	r2, #0
 8001996:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001998:	4b0c      	ldr	r3, [pc, #48]	; (80019cc <MX_SPI3_Init+0x74>)
 800199a:	2200      	movs	r2, #0
 800199c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800199e:	4b0b      	ldr	r3, [pc, #44]	; (80019cc <MX_SPI3_Init+0x74>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80019a4:	4b09      	ldr	r3, [pc, #36]	; (80019cc <MX_SPI3_Init+0x74>)
 80019a6:	2207      	movs	r2, #7
 80019a8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80019aa:	4b08      	ldr	r3, [pc, #32]	; (80019cc <MX_SPI3_Init+0x74>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80019b0:	4b06      	ldr	r3, [pc, #24]	; (80019cc <MX_SPI3_Init+0x74>)
 80019b2:	2208      	movs	r2, #8
 80019b4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80019b6:	4805      	ldr	r0, [pc, #20]	; (80019cc <MX_SPI3_Init+0x74>)
 80019b8:	f003 f93e 	bl	8004c38 <HAL_SPI_Init>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80019c2:	f7ff fedf 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80019c6:	bf00      	nop
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	2000061c 	.word	0x2000061c
 80019d0:	40003c00 	.word	0x40003c00

080019d4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b08c      	sub	sp, #48	; 0x30
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019dc:	f107 031c 	add.w	r3, r7, #28
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	60da      	str	r2, [r3, #12]
 80019ea:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a2f      	ldr	r2, [pc, #188]	; (8001ab0 <HAL_SPI_MspInit+0xdc>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d12a      	bne.n	8001a4c <HAL_SPI_MspInit+0x78>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80019f6:	4b2f      	ldr	r3, [pc, #188]	; (8001ab4 <HAL_SPI_MspInit+0xe0>)
 80019f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019fa:	4a2e      	ldr	r2, [pc, #184]	; (8001ab4 <HAL_SPI_MspInit+0xe0>)
 80019fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a00:	6613      	str	r3, [r2, #96]	; 0x60
 8001a02:	4b2c      	ldr	r3, [pc, #176]	; (8001ab4 <HAL_SPI_MspInit+0xe0>)
 8001a04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a0a:	61bb      	str	r3, [r7, #24]
 8001a0c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a0e:	4b29      	ldr	r3, [pc, #164]	; (8001ab4 <HAL_SPI_MspInit+0xe0>)
 8001a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a12:	4a28      	ldr	r2, [pc, #160]	; (8001ab4 <HAL_SPI_MspInit+0xe0>)
 8001a14:	f043 0301 	orr.w	r3, r3, #1
 8001a18:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a1a:	4b26      	ldr	r3, [pc, #152]	; (8001ab4 <HAL_SPI_MspInit+0xe0>)
 8001a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a1e:	f003 0301 	and.w	r3, r3, #1
 8001a22:	617b      	str	r3, [r7, #20]
 8001a24:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA11     ------> SPI1_MISO
    PA12     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_12;
 8001a26:	f641 0302 	movw	r3, #6146	; 0x1802
 8001a2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a34:	2303      	movs	r3, #3
 8001a36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a38:	2305      	movs	r3, #5
 8001a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a3c:	f107 031c 	add.w	r3, r7, #28
 8001a40:	4619      	mov	r1, r3
 8001a42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a46:	f001 fd5b 	bl	8003500 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001a4a:	e02d      	b.n	8001aa8 <HAL_SPI_MspInit+0xd4>
  else if(spiHandle->Instance==SPI3)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a19      	ldr	r2, [pc, #100]	; (8001ab8 <HAL_SPI_MspInit+0xe4>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d128      	bne.n	8001aa8 <HAL_SPI_MspInit+0xd4>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001a56:	4b17      	ldr	r3, [pc, #92]	; (8001ab4 <HAL_SPI_MspInit+0xe0>)
 8001a58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a5a:	4a16      	ldr	r2, [pc, #88]	; (8001ab4 <HAL_SPI_MspInit+0xe0>)
 8001a5c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a60:	6593      	str	r3, [r2, #88]	; 0x58
 8001a62:	4b14      	ldr	r3, [pc, #80]	; (8001ab4 <HAL_SPI_MspInit+0xe0>)
 8001a64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a66:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a6a:	613b      	str	r3, [r7, #16]
 8001a6c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a6e:	4b11      	ldr	r3, [pc, #68]	; (8001ab4 <HAL_SPI_MspInit+0xe0>)
 8001a70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a72:	4a10      	ldr	r2, [pc, #64]	; (8001ab4 <HAL_SPI_MspInit+0xe0>)
 8001a74:	f043 0304 	orr.w	r3, r3, #4
 8001a78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a7a:	4b0e      	ldr	r3, [pc, #56]	; (8001ab4 <HAL_SPI_MspInit+0xe0>)
 8001a7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a7e:	f003 0304 	and.w	r3, r3, #4
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001a86:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001a8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a90:	2300      	movs	r3, #0
 8001a92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a94:	2303      	movs	r3, #3
 8001a96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001a98:	2306      	movs	r3, #6
 8001a9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a9c:	f107 031c 	add.w	r3, r7, #28
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4806      	ldr	r0, [pc, #24]	; (8001abc <HAL_SPI_MspInit+0xe8>)
 8001aa4:	f001 fd2c 	bl	8003500 <HAL_GPIO_Init>
}
 8001aa8:	bf00      	nop
 8001aaa:	3730      	adds	r7, #48	; 0x30
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	40013000 	.word	0x40013000
 8001ab4:	40021000 	.word	0x40021000
 8001ab8:	40003c00 	.word	0x40003c00
 8001abc:	48000800 	.word	0x48000800

08001ac0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b083      	sub	sp, #12
 8001ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ac6:	4b0f      	ldr	r3, [pc, #60]	; (8001b04 <HAL_MspInit+0x44>)
 8001ac8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001aca:	4a0e      	ldr	r2, [pc, #56]	; (8001b04 <HAL_MspInit+0x44>)
 8001acc:	f043 0301 	orr.w	r3, r3, #1
 8001ad0:	6613      	str	r3, [r2, #96]	; 0x60
 8001ad2:	4b0c      	ldr	r3, [pc, #48]	; (8001b04 <HAL_MspInit+0x44>)
 8001ad4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ad6:	f003 0301 	and.w	r3, r3, #1
 8001ada:	607b      	str	r3, [r7, #4]
 8001adc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ade:	4b09      	ldr	r3, [pc, #36]	; (8001b04 <HAL_MspInit+0x44>)
 8001ae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ae2:	4a08      	ldr	r2, [pc, #32]	; (8001b04 <HAL_MspInit+0x44>)
 8001ae4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ae8:	6593      	str	r3, [r2, #88]	; 0x58
 8001aea:	4b06      	ldr	r3, [pc, #24]	; (8001b04 <HAL_MspInit+0x44>)
 8001aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001af2:	603b      	str	r3, [r7, #0]
 8001af4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001af6:	bf00      	nop
 8001af8:	370c      	adds	r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	40021000 	.word	0x40021000

08001b08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b0c:	e7fe      	b.n	8001b0c <NMI_Handler+0x4>

08001b0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b12:	e7fe      	b.n	8001b12 <HardFault_Handler+0x4>

08001b14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b18:	e7fe      	b.n	8001b18 <MemManage_Handler+0x4>

08001b1a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b1a:	b480      	push	{r7}
 8001b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b1e:	e7fe      	b.n	8001b1e <BusFault_Handler+0x4>

08001b20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b24:	e7fe      	b.n	8001b24 <UsageFault_Handler+0x4>

08001b26 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b26:	b480      	push	{r7}
 8001b28:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b2a:	bf00      	nop
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr

08001b34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b38:	bf00      	nop
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr

08001b42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b42:	b480      	push	{r7}
 8001b44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b46:	bf00      	nop
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr

08001b50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b54:	f001 f998 	bl	8002e88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b58:	bf00      	nop
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001b60:	4802      	ldr	r0, [pc, #8]	; (8001b6c <DMA1_Channel6_IRQHandler+0x10>)
 8001b62:	f001 fc1e 	bl	80033a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001b66:	bf00      	nop
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	200007a0 	.word	0x200007a0

08001b70 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001b74:	4802      	ldr	r0, [pc, #8]	; (8001b80 <USART2_IRQHandler+0x10>)
 8001b76:	f004 fdf3 	bl	8006760 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	2000071c 	.word	0x2000071c

08001b84 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001b88:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001b8c:	f001 fe64 	bl	8003858 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b90:	bf00      	nop
 8001b92:	bd80      	pop	{r7, pc}

08001b94 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  return 1;
 8001b98:	2301      	movs	r3, #1
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr

08001ba4 <_kill>:

int _kill(int pid, int sig)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001bae:	f006 f8c7 	bl	8007d40 <__errno>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2216      	movs	r2, #22
 8001bb6:	601a      	str	r2, [r3, #0]
  return -1;
 8001bb8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <_exit>:

void _exit (int status)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001bcc:	f04f 31ff 	mov.w	r1, #4294967295
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f7ff ffe7 	bl	8001ba4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bd6:	e7fe      	b.n	8001bd6 <_exit+0x12>

08001bd8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b086      	sub	sp, #24
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	60f8      	str	r0, [r7, #12]
 8001be0:	60b9      	str	r1, [r7, #8]
 8001be2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be4:	2300      	movs	r3, #0
 8001be6:	617b      	str	r3, [r7, #20]
 8001be8:	e00a      	b.n	8001c00 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bea:	f3af 8000 	nop.w
 8001bee:	4601      	mov	r1, r0
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	1c5a      	adds	r2, r3, #1
 8001bf4:	60ba      	str	r2, [r7, #8]
 8001bf6:	b2ca      	uxtb	r2, r1
 8001bf8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	617b      	str	r3, [r7, #20]
 8001c00:	697a      	ldr	r2, [r7, #20]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	dbf0      	blt.n	8001bea <_read+0x12>
  }

  return len;
 8001c08:	687b      	ldr	r3, [r7, #4]
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3718      	adds	r7, #24
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}

08001c12 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c12:	b580      	push	{r7, lr}
 8001c14:	b086      	sub	sp, #24
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	60f8      	str	r0, [r7, #12]
 8001c1a:	60b9      	str	r1, [r7, #8]
 8001c1c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c1e:	2300      	movs	r3, #0
 8001c20:	617b      	str	r3, [r7, #20]
 8001c22:	e009      	b.n	8001c38 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	1c5a      	adds	r2, r3, #1
 8001c28:	60ba      	str	r2, [r7, #8]
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	3301      	adds	r3, #1
 8001c36:	617b      	str	r3, [r7, #20]
 8001c38:	697a      	ldr	r2, [r7, #20]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	dbf1      	blt.n	8001c24 <_write+0x12>
  }
  return len;
 8001c40:	687b      	ldr	r3, [r7, #4]
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3718      	adds	r7, #24
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}

08001c4a <_close>:

int _close(int file)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b083      	sub	sp, #12
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	370c      	adds	r7, #12
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr

08001c62 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c62:	b480      	push	{r7}
 8001c64:	b083      	sub	sp, #12
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	6078      	str	r0, [r7, #4]
 8001c6a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c72:	605a      	str	r2, [r3, #4]
  return 0;
 8001c74:	2300      	movs	r3, #0
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr

08001c82 <_isatty>:

int _isatty(int file)
{
 8001c82:	b480      	push	{r7}
 8001c84:	b083      	sub	sp, #12
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c8a:	2301      	movs	r3, #1
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	370c      	adds	r7, #12
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr

08001c98 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	60b9      	str	r1, [r7, #8]
 8001ca2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ca4:	2300      	movs	r3, #0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3714      	adds	r7, #20
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
	...

08001cb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cbc:	4a14      	ldr	r2, [pc, #80]	; (8001d10 <_sbrk+0x5c>)
 8001cbe:	4b15      	ldr	r3, [pc, #84]	; (8001d14 <_sbrk+0x60>)
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cc8:	4b13      	ldr	r3, [pc, #76]	; (8001d18 <_sbrk+0x64>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d102      	bne.n	8001cd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cd0:	4b11      	ldr	r3, [pc, #68]	; (8001d18 <_sbrk+0x64>)
 8001cd2:	4a12      	ldr	r2, [pc, #72]	; (8001d1c <_sbrk+0x68>)
 8001cd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cd6:	4b10      	ldr	r3, [pc, #64]	; (8001d18 <_sbrk+0x64>)
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4413      	add	r3, r2
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d207      	bcs.n	8001cf4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ce4:	f006 f82c 	bl	8007d40 <__errno>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	220c      	movs	r2, #12
 8001cec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cee:	f04f 33ff 	mov.w	r3, #4294967295
 8001cf2:	e009      	b.n	8001d08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cf4:	4b08      	ldr	r3, [pc, #32]	; (8001d18 <_sbrk+0x64>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cfa:	4b07      	ldr	r3, [pc, #28]	; (8001d18 <_sbrk+0x64>)
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4413      	add	r3, r2
 8001d02:	4a05      	ldr	r2, [pc, #20]	; (8001d18 <_sbrk+0x64>)
 8001d04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d06:	68fb      	ldr	r3, [r7, #12]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3718      	adds	r7, #24
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	20010000 	.word	0x20010000
 8001d14:	00000400 	.word	0x00000400
 8001d18:	20000680 	.word	0x20000680
 8001d1c:	20000800 	.word	0x20000800

08001d20 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d24:	4b06      	ldr	r3, [pc, #24]	; (8001d40 <SystemInit+0x20>)
 8001d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d2a:	4a05      	ldr	r2, [pc, #20]	; (8001d40 <SystemInit+0x20>)
 8001d2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001d34:	bf00      	nop
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	e000ed00 	.word	0xe000ed00

08001d44 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b09a      	sub	sp, #104	; 0x68
 8001d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d4a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001d4e:	2200      	movs	r2, #0
 8001d50:	601a      	str	r2, [r3, #0]
 8001d52:	605a      	str	r2, [r3, #4]
 8001d54:	609a      	str	r2, [r3, #8]
 8001d56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d58:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]
 8001d60:	605a      	str	r2, [r3, #4]
 8001d62:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d64:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	60da      	str	r2, [r3, #12]
 8001d72:	611a      	str	r2, [r3, #16]
 8001d74:	615a      	str	r2, [r3, #20]
 8001d76:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d78:	1d3b      	adds	r3, r7, #4
 8001d7a:	222c      	movs	r2, #44	; 0x2c
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f006 f810 	bl	8007da4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d84:	4b43      	ldr	r3, [pc, #268]	; (8001e94 <MX_TIM1_Init+0x150>)
 8001d86:	4a44      	ldr	r2, [pc, #272]	; (8001e98 <MX_TIM1_Init+0x154>)
 8001d88:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 8001d8a:	4b42      	ldr	r3, [pc, #264]	; (8001e94 <MX_TIM1_Init+0x150>)
 8001d8c:	224f      	movs	r2, #79	; 0x4f
 8001d8e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d90:	4b40      	ldr	r3, [pc, #256]	; (8001e94 <MX_TIM1_Init+0x150>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2500-1;
 8001d96:	4b3f      	ldr	r3, [pc, #252]	; (8001e94 <MX_TIM1_Init+0x150>)
 8001d98:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8001d9c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d9e:	4b3d      	ldr	r3, [pc, #244]	; (8001e94 <MX_TIM1_Init+0x150>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001da4:	4b3b      	ldr	r3, [pc, #236]	; (8001e94 <MX_TIM1_Init+0x150>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001daa:	4b3a      	ldr	r3, [pc, #232]	; (8001e94 <MX_TIM1_Init+0x150>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001db0:	4838      	ldr	r0, [pc, #224]	; (8001e94 <MX_TIM1_Init+0x150>)
 8001db2:	f003 fb5b 	bl	800546c <HAL_TIM_Base_Init>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001dbc:	f7ff fce2 	bl	8001784 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dc4:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001dc6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001dca:	4619      	mov	r1, r3
 8001dcc:	4831      	ldr	r0, [pc, #196]	; (8001e94 <MX_TIM1_Init+0x150>)
 8001dce:	f003 fe45 	bl	8005a5c <HAL_TIM_ConfigClockSource>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d001      	beq.n	8001ddc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001dd8:	f7ff fcd4 	bl	8001784 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ddc:	482d      	ldr	r0, [pc, #180]	; (8001e94 <MX_TIM1_Init+0x150>)
 8001dde:	f003 fbe9 	bl	80055b4 <HAL_TIM_PWM_Init>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001de8:	f7ff fccc 	bl	8001784 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dec:	2300      	movs	r3, #0
 8001dee:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001df0:	2300      	movs	r3, #0
 8001df2:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001df4:	2300      	movs	r3, #0
 8001df6:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001df8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	4825      	ldr	r0, [pc, #148]	; (8001e94 <MX_TIM1_Init+0x150>)
 8001e00:	f004 fa98 	bl	8006334 <HAL_TIMEx_MasterConfigSynchronization>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001e0a:	f7ff fcbb 	bl	8001784 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e0e:	2360      	movs	r3, #96	; 0x60
 8001e10:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001e12:	2300      	movs	r3, #0
 8001e14:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e16:	2300      	movs	r3, #0
 8001e18:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e22:	2300      	movs	r3, #0
 8001e24:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e26:	2300      	movs	r3, #0
 8001e28:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e2a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001e2e:	2204      	movs	r2, #4
 8001e30:	4619      	mov	r1, r3
 8001e32:	4818      	ldr	r0, [pc, #96]	; (8001e94 <MX_TIM1_Init+0x150>)
 8001e34:	f003 fcfe 	bl	8005834 <HAL_TIM_PWM_ConfigChannel>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001e3e:	f7ff fca1 	bl	8001784 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e42:	2300      	movs	r3, #0
 8001e44:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e46:	2300      	movs	r3, #0
 8001e48:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e52:	2300      	movs	r3, #0
 8001e54:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e56:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e5a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001e60:	2300      	movs	r3, #0
 8001e62:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001e64:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e68:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001e72:	1d3b      	adds	r3, r7, #4
 8001e74:	4619      	mov	r1, r3
 8001e76:	4807      	ldr	r0, [pc, #28]	; (8001e94 <MX_TIM1_Init+0x150>)
 8001e78:	f004 fac2 	bl	8006400 <HAL_TIMEx_ConfigBreakDeadTime>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001e82:	f7ff fc7f 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001e86:	4803      	ldr	r0, [pc, #12]	; (8001e94 <MX_TIM1_Init+0x150>)
 8001e88:	f000 f8d4 	bl	8002034 <HAL_TIM_MspPostInit>

}
 8001e8c:	bf00      	nop
 8001e8e:	3768      	adds	r7, #104	; 0x68
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20000684 	.word	0x20000684
 8001e98:	40012c00 	.word	0x40012c00

08001e9c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b08e      	sub	sp, #56	; 0x38
 8001ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ea2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	601a      	str	r2, [r3, #0]
 8001eaa:	605a      	str	r2, [r3, #4]
 8001eac:	609a      	str	r2, [r3, #8]
 8001eae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eb0:	f107 031c 	add.w	r3, r7, #28
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ebc:	463b      	mov	r3, r7
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	601a      	str	r2, [r3, #0]
 8001ec2:	605a      	str	r2, [r3, #4]
 8001ec4:	609a      	str	r2, [r3, #8]
 8001ec6:	60da      	str	r2, [r3, #12]
 8001ec8:	611a      	str	r2, [r3, #16]
 8001eca:	615a      	str	r2, [r3, #20]
 8001ecc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ece:	4b2d      	ldr	r3, [pc, #180]	; (8001f84 <MX_TIM2_Init+0xe8>)
 8001ed0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ed4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 80-1;
 8001ed6:	4b2b      	ldr	r3, [pc, #172]	; (8001f84 <MX_TIM2_Init+0xe8>)
 8001ed8:	224f      	movs	r2, #79	; 0x4f
 8001eda:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001edc:	4b29      	ldr	r3, [pc, #164]	; (8001f84 <MX_TIM2_Init+0xe8>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001ee2:	4b28      	ldr	r3, [pc, #160]	; (8001f84 <MX_TIM2_Init+0xe8>)
 8001ee4:	2263      	movs	r2, #99	; 0x63
 8001ee6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ee8:	4b26      	ldr	r3, [pc, #152]	; (8001f84 <MX_TIM2_Init+0xe8>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001eee:	4b25      	ldr	r3, [pc, #148]	; (8001f84 <MX_TIM2_Init+0xe8>)
 8001ef0:	2280      	movs	r2, #128	; 0x80
 8001ef2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ef4:	4823      	ldr	r0, [pc, #140]	; (8001f84 <MX_TIM2_Init+0xe8>)
 8001ef6:	f003 fab9 	bl	800546c <HAL_TIM_Base_Init>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d001      	beq.n	8001f04 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001f00:	f7ff fc40 	bl	8001784 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f08:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001f0e:	4619      	mov	r1, r3
 8001f10:	481c      	ldr	r0, [pc, #112]	; (8001f84 <MX_TIM2_Init+0xe8>)
 8001f12:	f003 fda3 	bl	8005a5c <HAL_TIM_ConfigClockSource>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d001      	beq.n	8001f20 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001f1c:	f7ff fc32 	bl	8001784 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001f20:	4818      	ldr	r0, [pc, #96]	; (8001f84 <MX_TIM2_Init+0xe8>)
 8001f22:	f003 fb47 	bl	80055b4 <HAL_TIM_PWM_Init>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001f2c:	f7ff fc2a 	bl	8001784 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f30:	2300      	movs	r3, #0
 8001f32:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f34:	2300      	movs	r3, #0
 8001f36:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f38:	f107 031c 	add.w	r3, r7, #28
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	4811      	ldr	r0, [pc, #68]	; (8001f84 <MX_TIM2_Init+0xe8>)
 8001f40:	f004 f9f8 	bl	8006334 <HAL_TIMEx_MasterConfigSynchronization>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001f4a:	f7ff fc1b 	bl	8001784 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f4e:	2360      	movs	r3, #96	; 0x60
 8001f50:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001f52:	2300      	movs	r3, #0
 8001f54:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f56:	2300      	movs	r3, #0
 8001f58:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f5e:	463b      	mov	r3, r7
 8001f60:	2204      	movs	r2, #4
 8001f62:	4619      	mov	r1, r3
 8001f64:	4807      	ldr	r0, [pc, #28]	; (8001f84 <MX_TIM2_Init+0xe8>)
 8001f66:	f003 fc65 	bl	8005834 <HAL_TIM_PWM_ConfigChannel>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001f70:	f7ff fc08 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001f74:	4803      	ldr	r0, [pc, #12]	; (8001f84 <MX_TIM2_Init+0xe8>)
 8001f76:	f000 f85d 	bl	8002034 <HAL_TIM_MspPostInit>

}
 8001f7a:	bf00      	nop
 8001f7c:	3738      	adds	r7, #56	; 0x38
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	200006d0 	.word	0x200006d0

08001f88 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b08a      	sub	sp, #40	; 0x28
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f90:	f107 0314 	add.w	r3, r7, #20
 8001f94:	2200      	movs	r2, #0
 8001f96:	601a      	str	r2, [r3, #0]
 8001f98:	605a      	str	r2, [r3, #4]
 8001f9a:	609a      	str	r2, [r3, #8]
 8001f9c:	60da      	str	r2, [r3, #12]
 8001f9e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a20      	ldr	r2, [pc, #128]	; (8002028 <HAL_TIM_Base_MspInit+0xa0>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d10c      	bne.n	8001fc4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001faa:	4b20      	ldr	r3, [pc, #128]	; (800202c <HAL_TIM_Base_MspInit+0xa4>)
 8001fac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fae:	4a1f      	ldr	r2, [pc, #124]	; (800202c <HAL_TIM_Base_MspInit+0xa4>)
 8001fb0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001fb4:	6613      	str	r3, [r2, #96]	; 0x60
 8001fb6:	4b1d      	ldr	r3, [pc, #116]	; (800202c <HAL_TIM_Base_MspInit+0xa4>)
 8001fb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001fbe:	613b      	str	r3, [r7, #16]
 8001fc0:	693b      	ldr	r3, [r7, #16]

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001fc2:	e02d      	b.n	8002020 <HAL_TIM_Base_MspInit+0x98>
  else if(tim_baseHandle->Instance==TIM2)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fcc:	d128      	bne.n	8002020 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fce:	4b17      	ldr	r3, [pc, #92]	; (800202c <HAL_TIM_Base_MspInit+0xa4>)
 8001fd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fd2:	4a16      	ldr	r2, [pc, #88]	; (800202c <HAL_TIM_Base_MspInit+0xa4>)
 8001fd4:	f043 0301 	orr.w	r3, r3, #1
 8001fd8:	6593      	str	r3, [r2, #88]	; 0x58
 8001fda:	4b14      	ldr	r3, [pc, #80]	; (800202c <HAL_TIM_Base_MspInit+0xa4>)
 8001fdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fde:	f003 0301 	and.w	r3, r3, #1
 8001fe2:	60fb      	str	r3, [r7, #12]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fe6:	4b11      	ldr	r3, [pc, #68]	; (800202c <HAL_TIM_Base_MspInit+0xa4>)
 8001fe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fea:	4a10      	ldr	r2, [pc, #64]	; (800202c <HAL_TIM_Base_MspInit+0xa4>)
 8001fec:	f043 0302 	orr.w	r3, r3, #2
 8001ff0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ff2:	4b0e      	ldr	r3, [pc, #56]	; (800202c <HAL_TIM_Base_MspInit+0xa4>)
 8001ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ff6:	f003 0302 	and.w	r3, r3, #2
 8001ffa:	60bb      	str	r3, [r7, #8]
 8001ffc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ffe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002002:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002004:	2302      	movs	r3, #2
 8002006:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002008:	2300      	movs	r3, #0
 800200a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800200c:	2300      	movs	r3, #0
 800200e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002010:	2301      	movs	r3, #1
 8002012:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002014:	f107 0314 	add.w	r3, r7, #20
 8002018:	4619      	mov	r1, r3
 800201a:	4805      	ldr	r0, [pc, #20]	; (8002030 <HAL_TIM_Base_MspInit+0xa8>)
 800201c:	f001 fa70 	bl	8003500 <HAL_GPIO_Init>
}
 8002020:	bf00      	nop
 8002022:	3728      	adds	r7, #40	; 0x28
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40012c00 	.word	0x40012c00
 800202c:	40021000 	.word	0x40021000
 8002030:	48000400 	.word	0x48000400

08002034 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b08a      	sub	sp, #40	; 0x28
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800203c:	f107 0314 	add.w	r3, r7, #20
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	605a      	str	r2, [r3, #4]
 8002046:	609a      	str	r2, [r3, #8]
 8002048:	60da      	str	r2, [r3, #12]
 800204a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a23      	ldr	r2, [pc, #140]	; (80020e0 <HAL_TIM_MspPostInit+0xac>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d11e      	bne.n	8002094 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002056:	4b23      	ldr	r3, [pc, #140]	; (80020e4 <HAL_TIM_MspPostInit+0xb0>)
 8002058:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800205a:	4a22      	ldr	r2, [pc, #136]	; (80020e4 <HAL_TIM_MspPostInit+0xb0>)
 800205c:	f043 0301 	orr.w	r3, r3, #1
 8002060:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002062:	4b20      	ldr	r3, [pc, #128]	; (80020e4 <HAL_TIM_MspPostInit+0xb0>)
 8002064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002066:	f003 0301 	and.w	r3, r3, #1
 800206a:	613b      	str	r3, [r7, #16]
 800206c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = SERVO_PWM_1_Pin;
 800206e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002072:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002074:	2302      	movs	r3, #2
 8002076:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002078:	2300      	movs	r3, #0
 800207a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800207c:	2300      	movs	r3, #0
 800207e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002080:	2301      	movs	r3, #1
 8002082:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SERVO_PWM_1_GPIO_Port, &GPIO_InitStruct);
 8002084:	f107 0314 	add.w	r3, r7, #20
 8002088:	4619      	mov	r1, r3
 800208a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800208e:	f001 fa37 	bl	8003500 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002092:	e020      	b.n	80020d6 <HAL_TIM_MspPostInit+0xa2>
  else if(timHandle->Instance==TIM2)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800209c:	d11b      	bne.n	80020d6 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800209e:	4b11      	ldr	r3, [pc, #68]	; (80020e4 <HAL_TIM_MspPostInit+0xb0>)
 80020a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020a2:	4a10      	ldr	r2, [pc, #64]	; (80020e4 <HAL_TIM_MspPostInit+0xb0>)
 80020a4:	f043 0302 	orr.w	r3, r3, #2
 80020a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020aa:	4b0e      	ldr	r3, [pc, #56]	; (80020e4 <HAL_TIM_MspPostInit+0xb0>)
 80020ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	60fb      	str	r3, [r7, #12]
 80020b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CYTRON_PWM_1_Pin;
 80020b6:	2308      	movs	r3, #8
 80020b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ba:	2302      	movs	r3, #2
 80020bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c2:	2300      	movs	r3, #0
 80020c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80020c6:	2301      	movs	r3, #1
 80020c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(CYTRON_PWM_1_GPIO_Port, &GPIO_InitStruct);
 80020ca:	f107 0314 	add.w	r3, r7, #20
 80020ce:	4619      	mov	r1, r3
 80020d0:	4805      	ldr	r0, [pc, #20]	; (80020e8 <HAL_TIM_MspPostInit+0xb4>)
 80020d2:	f001 fa15 	bl	8003500 <HAL_GPIO_Init>
}
 80020d6:	bf00      	nop
 80020d8:	3728      	adds	r7, #40	; 0x28
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	40012c00 	.word	0x40012c00
 80020e4:	40021000 	.word	0x40021000
 80020e8:	48000400 	.word	0x48000400

080020ec <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80020f0:	4b14      	ldr	r3, [pc, #80]	; (8002144 <MX_USART2_UART_Init+0x58>)
 80020f2:	4a15      	ldr	r2, [pc, #84]	; (8002148 <MX_USART2_UART_Init+0x5c>)
 80020f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80020f6:	4b13      	ldr	r3, [pc, #76]	; (8002144 <MX_USART2_UART_Init+0x58>)
 80020f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80020fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80020fe:	4b11      	ldr	r3, [pc, #68]	; (8002144 <MX_USART2_UART_Init+0x58>)
 8002100:	2200      	movs	r2, #0
 8002102:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002104:	4b0f      	ldr	r3, [pc, #60]	; (8002144 <MX_USART2_UART_Init+0x58>)
 8002106:	2200      	movs	r2, #0
 8002108:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800210a:	4b0e      	ldr	r3, [pc, #56]	; (8002144 <MX_USART2_UART_Init+0x58>)
 800210c:	2200      	movs	r2, #0
 800210e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002110:	4b0c      	ldr	r3, [pc, #48]	; (8002144 <MX_USART2_UART_Init+0x58>)
 8002112:	220c      	movs	r2, #12
 8002114:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002116:	4b0b      	ldr	r3, [pc, #44]	; (8002144 <MX_USART2_UART_Init+0x58>)
 8002118:	2200      	movs	r2, #0
 800211a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800211c:	4b09      	ldr	r3, [pc, #36]	; (8002144 <MX_USART2_UART_Init+0x58>)
 800211e:	2200      	movs	r2, #0
 8002120:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002122:	4b08      	ldr	r3, [pc, #32]	; (8002144 <MX_USART2_UART_Init+0x58>)
 8002124:	2200      	movs	r2, #0
 8002126:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002128:	4b06      	ldr	r3, [pc, #24]	; (8002144 <MX_USART2_UART_Init+0x58>)
 800212a:	2200      	movs	r2, #0
 800212c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800212e:	4805      	ldr	r0, [pc, #20]	; (8002144 <MX_USART2_UART_Init+0x58>)
 8002130:	f004 f9de 	bl	80064f0 <HAL_UART_Init>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800213a:	f7ff fb23 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800213e:	bf00      	nop
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	2000071c 	.word	0x2000071c
 8002148:	40004400 	.word	0x40004400

0800214c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b0a2      	sub	sp, #136	; 0x88
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002154:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	605a      	str	r2, [r3, #4]
 800215e:	609a      	str	r2, [r3, #8]
 8002160:	60da      	str	r2, [r3, #12]
 8002162:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002164:	f107 0314 	add.w	r3, r7, #20
 8002168:	2260      	movs	r2, #96	; 0x60
 800216a:	2100      	movs	r1, #0
 800216c:	4618      	mov	r0, r3
 800216e:	f005 fe19 	bl	8007da4 <memset>
  if(uartHandle->Instance==USART2)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a38      	ldr	r2, [pc, #224]	; (8002258 <HAL_UART_MspInit+0x10c>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d169      	bne.n	8002250 <HAL_UART_MspInit+0x104>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800217c:	2302      	movs	r3, #2
 800217e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002180:	2300      	movs	r3, #0
 8002182:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002184:	f107 0314 	add.w	r3, r7, #20
 8002188:	4618      	mov	r0, r3
 800218a:	f002 fa19 	bl	80045c0 <HAL_RCCEx_PeriphCLKConfig>
 800218e:	4603      	mov	r3, r0
 8002190:	2b00      	cmp	r3, #0
 8002192:	d001      	beq.n	8002198 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002194:	f7ff faf6 	bl	8001784 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002198:	4b30      	ldr	r3, [pc, #192]	; (800225c <HAL_UART_MspInit+0x110>)
 800219a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800219c:	4a2f      	ldr	r2, [pc, #188]	; (800225c <HAL_UART_MspInit+0x110>)
 800219e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021a2:	6593      	str	r3, [r2, #88]	; 0x58
 80021a4:	4b2d      	ldr	r3, [pc, #180]	; (800225c <HAL_UART_MspInit+0x110>)
 80021a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ac:	613b      	str	r3, [r7, #16]
 80021ae:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b0:	4b2a      	ldr	r3, [pc, #168]	; (800225c <HAL_UART_MspInit+0x110>)
 80021b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021b4:	4a29      	ldr	r2, [pc, #164]	; (800225c <HAL_UART_MspInit+0x110>)
 80021b6:	f043 0301 	orr.w	r3, r3, #1
 80021ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021bc:	4b27      	ldr	r3, [pc, #156]	; (800225c <HAL_UART_MspInit+0x110>)
 80021be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021c0:	f003 0301 	and.w	r3, r3, #1
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80021c8:	230c      	movs	r3, #12
 80021ca:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021cc:	2302      	movs	r3, #2
 80021ce:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d4:	2303      	movs	r3, #3
 80021d6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021da:	2307      	movs	r3, #7
 80021dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80021e4:	4619      	mov	r1, r3
 80021e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021ea:	f001 f989 	bl	8003500 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80021ee:	4b1c      	ldr	r3, [pc, #112]	; (8002260 <HAL_UART_MspInit+0x114>)
 80021f0:	4a1c      	ldr	r2, [pc, #112]	; (8002264 <HAL_UART_MspInit+0x118>)
 80021f2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 80021f4:	4b1a      	ldr	r3, [pc, #104]	; (8002260 <HAL_UART_MspInit+0x114>)
 80021f6:	2202      	movs	r2, #2
 80021f8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021fa:	4b19      	ldr	r3, [pc, #100]	; (8002260 <HAL_UART_MspInit+0x114>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002200:	4b17      	ldr	r3, [pc, #92]	; (8002260 <HAL_UART_MspInit+0x114>)
 8002202:	2200      	movs	r2, #0
 8002204:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002206:	4b16      	ldr	r3, [pc, #88]	; (8002260 <HAL_UART_MspInit+0x114>)
 8002208:	2280      	movs	r2, #128	; 0x80
 800220a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800220c:	4b14      	ldr	r3, [pc, #80]	; (8002260 <HAL_UART_MspInit+0x114>)
 800220e:	2200      	movs	r2, #0
 8002210:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002212:	4b13      	ldr	r3, [pc, #76]	; (8002260 <HAL_UART_MspInit+0x114>)
 8002214:	2200      	movs	r2, #0
 8002216:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002218:	4b11      	ldr	r3, [pc, #68]	; (8002260 <HAL_UART_MspInit+0x114>)
 800221a:	2200      	movs	r2, #0
 800221c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800221e:	4b10      	ldr	r3, [pc, #64]	; (8002260 <HAL_UART_MspInit+0x114>)
 8002220:	2200      	movs	r2, #0
 8002222:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002224:	480e      	ldr	r0, [pc, #56]	; (8002260 <HAL_UART_MspInit+0x114>)
 8002226:	f000 ff85 	bl	8003134 <HAL_DMA_Init>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8002230:	f7ff faa8 	bl	8001784 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	4a0a      	ldr	r2, [pc, #40]	; (8002260 <HAL_UART_MspInit+0x114>)
 8002238:	671a      	str	r2, [r3, #112]	; 0x70
 800223a:	4a09      	ldr	r2, [pc, #36]	; (8002260 <HAL_UART_MspInit+0x114>)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002240:	2200      	movs	r2, #0
 8002242:	2100      	movs	r1, #0
 8002244:	2026      	movs	r0, #38	; 0x26
 8002246:	f000 ff3e 	bl	80030c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800224a:	2026      	movs	r0, #38	; 0x26
 800224c:	f000 ff57 	bl	80030fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002250:	bf00      	nop
 8002252:	3788      	adds	r7, #136	; 0x88
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	40004400 	.word	0x40004400
 800225c:	40021000 	.word	0x40021000
 8002260:	200007a0 	.word	0x200007a0
 8002264:	4002006c 	.word	0x4002006c

08002268 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002268:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022a0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800226c:	f7ff fd58 	bl	8001d20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002270:	480c      	ldr	r0, [pc, #48]	; (80022a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002272:	490d      	ldr	r1, [pc, #52]	; (80022a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002274:	4a0d      	ldr	r2, [pc, #52]	; (80022ac <LoopForever+0xe>)
  movs r3, #0
 8002276:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002278:	e002      	b.n	8002280 <LoopCopyDataInit>

0800227a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800227a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800227c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800227e:	3304      	adds	r3, #4

08002280 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002280:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002282:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002284:	d3f9      	bcc.n	800227a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002286:	4a0a      	ldr	r2, [pc, #40]	; (80022b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002288:	4c0a      	ldr	r4, [pc, #40]	; (80022b4 <LoopForever+0x16>)
  movs r3, #0
 800228a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800228c:	e001      	b.n	8002292 <LoopFillZerobss>

0800228e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800228e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002290:	3204      	adds	r2, #4

08002292 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002292:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002294:	d3fb      	bcc.n	800228e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002296:	f005 fd59 	bl	8007d4c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800229a:	f7ff f88d 	bl	80013b8 <main>

0800229e <LoopForever>:

LoopForever:
    b LoopForever
 800229e:	e7fe      	b.n	800229e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80022a0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80022a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022a8:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 80022ac:	0800e168 	.word	0x0800e168
  ldr r2, =_sbss
 80022b0:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 80022b4:	20000800 	.word	0x20000800

080022b8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80022b8:	e7fe      	b.n	80022b8 <ADC1_IRQHandler>

080022ba <_ZN9movingAvgC1Ei>:
#define MOVINGAVG_H_INCLUDED

class movingAvg
{
    public:
        movingAvg(int interval)
 80022ba:	b480      	push	{r7}
 80022bc:	b083      	sub	sp, #12
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
 80022c2:	6039      	str	r1, [r7, #0]
            : m_interval{interval}, m_nbrReadings{0}, m_sum{0}, m_next{0} {}
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	683a      	ldr	r2, [r7, #0]
 80022c8:	601a      	str	r2, [r3, #0]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2200      	movs	r2, #0
 80022ce:	605a      	str	r2, [r3, #4]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	609a      	str	r2, [r3, #8]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2200      	movs	r2, #0
 80022da:	60da      	str	r2, [r3, #12]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	4618      	mov	r0, r3
 80022e0:	370c      	adds	r7, #12
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr

080022ea <_ZN13RoverArmMotorC1EP19__SPI_HandleTypeDef3PinS2_S2_iddS2_>:
 * @param  minimum_angle: minimum angle of the motor
 * @param  maximum_angle: maximum angle of the motor
 * @param  brake_pin: pin for the brake or limit switch
 * @retval None
 */
RoverArmMotor::RoverArmMotor(SPI_HandleTypeDef* spi_handle, Pin pwm_pin, Pin dir_pin, Pin encoder_pin, int esc_type, double minimum_angle, double maximum_angle, Pin brake_pin)
 80022ea:	b082      	sub	sp, #8
 80022ec:	b590      	push	{r4, r7, lr}
 80022ee:	b089      	sub	sp, #36	; 0x24
 80022f0:	af02      	add	r7, sp, #8
 80022f2:	6178      	str	r0, [r7, #20]
 80022f4:	6139      	str	r1, [r7, #16]
 80022f6:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80022fa:	e881 000c 	stmia.w	r1, {r2, r3}
 80022fe:	ed87 0b02 	vstr	d0, [r7, #8]
 8002302:	ed87 1b00 	vstr	d1, [r7]
                :internalPIDInstance(&input, &output, &setpoint, regularKp, regularKi, regularKd, _PID_CD_DIRECT)
                ,internalAveragerInstance(15){
 8002306:	6978      	ldr	r0, [r7, #20]
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	f503 7198 	add.w	r1, r3, #304	; 0x130
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	f503 729c 	add.w	r2, r3, #312	; 0x138
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	f503 74a0 	add.w	r4, r3, #320	; 0x140
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	ed93 6b2a 	vldr	d6, [r3, #168]	; 0xa8
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	ed93 5b2c 	vldr	d5, [r3, #176]	; 0xb0
 800232c:	2300      	movs	r3, #0
 800232e:	9300      	str	r3, [sp, #0]
 8002330:	eeb0 2a45 	vmov.f32	s4, s10
 8002334:	eef0 2a65 	vmov.f32	s5, s11
 8002338:	eeb0 1a46 	vmov.f32	s2, s12
 800233c:	eef0 1a66 	vmov.f32	s3, s13
 8002340:	eeb0 0a47 	vmov.f32	s0, s14
 8002344:	eef0 0a67 	vmov.f32	s1, s15
 8002348:	4623      	mov	r3, r4
 800234a:	f000 fb55 	bl	80029f8 <_ZN3PIDC1EPdS0_S0_ddd13PIDCD_TypeDef>
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	3370      	adds	r3, #112	; 0x70
 8002352:	210f      	movs	r1, #15
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff ffb0 	bl	80022ba <_ZN9movingAvgC1Ei>
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	33b8      	adds	r3, #184	; 0xb8
 800235e:	4618      	mov	r0, r3
 8002360:	f7fe ff42 	bl	80011e8 <_ZN3PinC1Ev>
 8002364:	697b      	ldr	r3, [r7, #20]
 8002366:	33c8      	adds	r3, #200	; 0xc8
 8002368:	4618      	mov	r0, r3
 800236a:	f7fe ff3d 	bl	80011e8 <_ZN3PinC1Ev>
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	33d8      	adds	r3, #216	; 0xd8
 8002372:	4618      	mov	r0, r3
 8002374:	f7fe ff38 	bl	80011e8 <_ZN3PinC1Ev>
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	33e8      	adds	r3, #232	; 0xe8
 800237c:	4618      	mov	r0, r3
 800237e:	f7fe ff33 	bl	80011e8 <_ZN3PinC1Ev>

    //constructor
    spi = spi_handle;
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
    pwm = pwm_pin;
 800238a:	697b      	ldr	r3, [r7, #20]
 800238c:	f103 04b8 	add.w	r4, r3, #184	; 0xb8
 8002390:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002394:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002396:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    dir = dir_pin;
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	f103 04c8 	add.w	r4, r3, #200	; 0xc8
 80023a0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80023a4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80023a6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    encoder = encoder_pin;
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	f103 04d8 	add.w	r4, r3, #216	; 0xd8
 80023b0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80023b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80023b6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    brake = brake_pin;
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	f103 04e8 	add.w	r4, r3, #232	; 0xe8
 80023c0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80023c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80023c6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    escType = esc_type;
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80023ce:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    lowestAngle = minimum_angle;
 80023d2:	6979      	ldr	r1, [r7, #20]
 80023d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023d8:	e9c1 2340 	strd	r2, r3, [r1, #256]	; 0x100
    highestAngle = maximum_angle;
 80023dc:	6979      	ldr	r1, [r7, #20]
 80023de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80023e2:	e9c1 2342 	strd	r2, r3, [r1, #264]	; 0x108

    //clean up variables
    input = 0;
 80023e6:	6979      	ldr	r1, [r7, #20]
 80023e8:	f04f 0200 	mov.w	r2, #0
 80023ec:	f04f 0300 	mov.w	r3, #0
 80023f0:	e9c1 234c 	strd	r2, r3, [r1, #304]	; 0x130
    output = 0;
 80023f4:	6979      	ldr	r1, [r7, #20]
 80023f6:	f04f 0200 	mov.w	r2, #0
 80023fa:	f04f 0300 	mov.w	r3, #0
 80023fe:	e9c1 234e 	strd	r2, r3, [r1, #312]	; 0x138
    lastAngle = 0;
 8002402:	6979      	ldr	r1, [r7, #20]
 8002404:	f04f 0200 	mov.w	r2, #0
 8002408:	f04f 0300 	mov.w	r3, #0
 800240c:	e9c1 2348 	strd	r2, r3, [r1, #288]	; 0x120
    sw_angle = 1;  //use software angle
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	2201      	movs	r2, #1
 8002414:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    zero_angle_sw = 0;  //mn297
 8002418:	6979      	ldr	r1, [r7, #20]
 800241a:	f04f 0200 	mov.w	r2, #0
 800241e:	f04f 0300 	mov.w	r3, #0
 8002422:	e9c1 2358 	strd	r2, r3, [r1, #352]	; 0x160
    
}
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	4618      	mov	r0, r3
 800242a:	371c      	adds	r7, #28
 800242c:	46bd      	mov	sp, r7
 800242e:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002432:	b002      	add	sp, #8
 8002434:	4770      	bx	lr
	...

08002438 <_ZN13RoverArmMotor5beginEdddddd>:

void RoverArmMotor::begin(double aggP, double aggI, double aggD, double regP, double regI, double regD){
 8002438:	b580      	push	{r7, lr}
 800243a:	b08e      	sub	sp, #56	; 0x38
 800243c:	af00      	add	r7, sp, #0
 800243e:	6378      	str	r0, [r7, #52]	; 0x34
 8002440:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 8002444:	ed87 1b08 	vstr	d1, [r7, #32]
 8002448:	ed87 2b06 	vstr	d2, [r7, #24]
 800244c:	ed87 3b04 	vstr	d3, [r7, #16]
 8002450:	ed87 4b02 	vstr	d4, [r7, #8]
 8002454:	ed87 5b00 	vstr	d5, [r7]


    /*------------------Initialize timers------------------*/ 
    HAL_TIM_PWM_Start(pwm.p_tim, pwm.tim_channel);
 8002458:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800245a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800245e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002460:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002464:	4619      	mov	r1, r3
 8002466:	4610      	mov	r0, r2
 8002468:	f003 f906 	bl	8005678 <HAL_TIM_PWM_Start>
    __HAL_TIM_SET_COMPARE(pwm.p_tim, pwm.tim_channel, 0); // stop motor
 800246c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800246e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002472:	2b00      	cmp	r3, #0
 8002474:	d106      	bne.n	8002484 <_ZN13RoverArmMotor5beginEdddddd+0x4c>
 8002476:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002478:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2200      	movs	r2, #0
 8002480:	635a      	str	r2, [r3, #52]	; 0x34
 8002482:	e035      	b.n	80024f0 <_ZN13RoverArmMotor5beginEdddddd+0xb8>
 8002484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002486:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800248a:	2b04      	cmp	r3, #4
 800248c:	d106      	bne.n	800249c <_ZN13RoverArmMotor5beginEdddddd+0x64>
 800248e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002490:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	2200      	movs	r2, #0
 8002498:	639a      	str	r2, [r3, #56]	; 0x38
 800249a:	e029      	b.n	80024f0 <_ZN13RoverArmMotor5beginEdddddd+0xb8>
 800249c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800249e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80024a2:	2b08      	cmp	r3, #8
 80024a4:	d106      	bne.n	80024b4 <_ZN13RoverArmMotor5beginEdddddd+0x7c>
 80024a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024a8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2200      	movs	r2, #0
 80024b0:	63da      	str	r2, [r3, #60]	; 0x3c
 80024b2:	e01d      	b.n	80024f0 <_ZN13RoverArmMotor5beginEdddddd+0xb8>
 80024b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024b6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80024ba:	2b0c      	cmp	r3, #12
 80024bc:	d106      	bne.n	80024cc <_ZN13RoverArmMotor5beginEdddddd+0x94>
 80024be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	2200      	movs	r2, #0
 80024c8:	641a      	str	r2, [r3, #64]	; 0x40
 80024ca:	e011      	b.n	80024f0 <_ZN13RoverArmMotor5beginEdddddd+0xb8>
 80024cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024ce:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80024d2:	2b10      	cmp	r3, #16
 80024d4:	d106      	bne.n	80024e4 <_ZN13RoverArmMotor5beginEdddddd+0xac>
 80024d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024d8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2200      	movs	r2, #0
 80024e0:	659a      	str	r2, [r3, #88]	; 0x58
 80024e2:	e005      	b.n	80024f0 <_ZN13RoverArmMotor5beginEdddddd+0xb8>
 80024e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024e6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2200      	movs	r2, #0
 80024ee:	65da      	str	r2, [r3, #92]	; 0x5c


    /*------------------set PID parameters------------------*/
    if(escType == CYTRON){
 80024f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024f2:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d108      	bne.n	800250c <_ZN13RoverArmMotor5beginEdddddd+0xd4>
        internalPIDInstance.SetOutputLimits(5, 99); // PWM duty cycle mn297 TOOD: check this
 80024fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024fc:	ed9f 1b40 	vldr	d1, [pc, #256]	; 8002600 <_ZN13RoverArmMotor5beginEdddddd+0x1c8>
 8002500:	ed9f 0b41 	vldr	d0, [pc, #260]	; 8002608 <_ZN13RoverArmMotor5beginEdddddd+0x1d0>
 8002504:	4618      	mov	r0, r3
 8002506:	f000 faf2 	bl	8002aee <_ZN3PID15SetOutputLimitsEdd>
 800250a:	e00c      	b.n	8002526 <_ZN13RoverArmMotor5beginEdddddd+0xee>
    }
    else if(escType == BLUE_ROBOTICS){
 800250c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800250e:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8002512:	2b01      	cmp	r3, #1
 8002514:	d107      	bne.n	8002526 <_ZN13RoverArmMotor5beginEdddddd+0xee>
        internalPIDInstance.SetOutputLimits(0, 400); // 1500 +- 400 for BlueRobotics ESC
 8002516:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002518:	ed9f 1b3d 	vldr	d1, [pc, #244]	; 8002610 <_ZN13RoverArmMotor5beginEdddddd+0x1d8>
 800251c:	ed9f 0b3e 	vldr	d0, [pc, #248]	; 8002618 <_ZN13RoverArmMotor5beginEdddddd+0x1e0>
 8002520:	4618      	mov	r0, r3
 8002522:	f000 fae4 	bl	8002aee <_ZN3PID15SetOutputLimitsEdd>
    }
    
    /*------------------Initialize moving average------------------*/
    internalAveragerInstance.begin();
 8002526:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002528:	3370      	adds	r3, #112	; 0x70
 800252a:	4618      	mov	r0, r3
 800252c:	f000 f9fd 	bl	800292a <_ZN9movingAvg5beginEv>

    /*------------------Initialize PID------------------*/
    internalPIDInstance.Init();
 8002530:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002532:	4618      	mov	r0, r3
 8002534:	f000 fa83 	bl	8002a3e <_ZN3PID4InitEv>
    internalPIDInstance.SetMode(_PID_MODE_AUTOMATIC);
 8002538:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800253a:	2101      	movs	r1, #1
 800253c:	4618      	mov	r0, r3
 800253e:	f000 fab8 	bl	8002ab2 <_ZN3PID7SetModeE15PIDMode_TypeDef>
    /*------------------Get setpoint------------------*/
    // Get current location and set it as setpoint. Essential to prevent jerkiness
    // as the microcontroller initializes.
    // adcResult = internalAveragerInstance.reading(analogRead(encoder));
    //after setup, currentAngle is same as setpoint
    currentAngle = get_current_angle();    // fix setpoint not equal to current angle
 8002542:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002544:	f000 f906 	bl	8002754 <_ZN13RoverArmMotor17get_current_angleEv>
 8002548:	eeb0 7a40 	vmov.f32	s14, s0
 800254c:	eef0 7a60 	vmov.f32	s15, s1
 8002550:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002552:	ed83 7b46 	vstr	d7, [r3, #280]	; 0x118
    setpoint = currentAngle;
 8002556:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002558:	e9d3 2346 	ldrd	r2, r3, [r3, #280]	; 0x118
 800255c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800255e:	e9c1 2350 	strd	r2, r3, [r1, #320]	; 0x140



    /*------------------Set PID parameters------------------*/
    regularKp = regP;
 8002562:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002564:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002568:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0
    regularKi = regI;
 800256c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800256e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002572:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
    regularKd = regD;
 8002576:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002578:	e9d7 2300 	ldrd	r2, r3, [r7]
 800257c:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0
    aggressiveKp = aggP;
 8002580:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002582:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002586:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
    aggressiveKi = aggI;
 800258a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800258c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002590:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
    aggressiveKd = aggD;
 8002594:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002596:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800259a:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98

    internalPIDInstance.SetTunings(regularKp, regularKi, regularKd);
 800259e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80025a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025a2:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 80025a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025a8:	ed93 6b2a 	vldr	d6, [r3, #168]	; 0xa8
 80025ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025ae:	ed93 5b2c 	vldr	d5, [r3, #176]	; 0xb0
 80025b2:	eeb0 2a45 	vmov.f32	s4, s10
 80025b6:	eef0 2a65 	vmov.f32	s5, s11
 80025ba:	eeb0 1a46 	vmov.f32	s2, s12
 80025be:	eef0 1a66 	vmov.f32	s3, s13
 80025c2:	eeb0 0a47 	vmov.f32	s0, s14
 80025c6:	eef0 0a67 	vmov.f32	s1, s15
 80025ca:	4610      	mov	r0, r2
 80025cc:	f000 fafd 	bl	8002bca <_ZN3PID10SetTuningsEddd>
    // if(brake)  engageBrake(); //use brake if there is one
    if (brake.valid != 0)  engageBrake(); //use brake if there is one
 80025d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025d2:	f893 30ee 	ldrb.w	r3, [r3, #238]	; 0xee
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d002      	beq.n	80025e0 <_ZN13RoverArmMotor5beginEdddddd+0x1a8>
 80025da:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80025dc:	f000 f8a3 	bl	8002726 <_ZN13RoverArmMotor11engageBrakeEv>

    //initialize the multiplier bool to false and the multiplier to 1. 
    wrist_waist = false; 
 80025e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025e2:	2200      	movs	r2, #0
 80025e4:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
    //multiplier = 1;
    gearRatio = 1;  //TODO check if this is correct
 80025e8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80025ea:	f04f 0200 	mov.w	r2, #0
 80025ee:	4b0c      	ldr	r3, [pc, #48]	; (8002620 <_ZN13RoverArmMotor5beginEdddddd+0x1e8>)
 80025f0:	e9c1 2354 	strd	r2, r3, [r1, #336]	; 0x150

}
 80025f4:	bf00      	nop
 80025f6:	3738      	adds	r7, #56	; 0x38
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	f3af 8000 	nop.w
 8002600:	00000000 	.word	0x00000000
 8002604:	4058c000 	.word	0x4058c000
 8002608:	00000000 	.word	0x00000000
 800260c:	40140000 	.word	0x40140000
 8002610:	00000000 	.word	0x00000000
 8002614:	40790000 	.word	0x40790000
	...
 8002620:	3ff00000 	.word	0x3ff00000

08002624 <_ZN13RoverArmMotor14set_PID_paramsEdddddd>:

    //------------------Update angle------------------//
    lastAngle = currentAngle;
    
}
void RoverArmMotor::set_PID_params(double aggP, double aggI, double aggD, double regP, double regI, double regD) {
 8002624:	b580      	push	{r7, lr}
 8002626:	b08e      	sub	sp, #56	; 0x38
 8002628:	af00      	add	r7, sp, #0
 800262a:	6378      	str	r0, [r7, #52]	; 0x34
 800262c:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 8002630:	ed87 1b08 	vstr	d1, [r7, #32]
 8002634:	ed87 2b06 	vstr	d2, [r7, #24]
 8002638:	ed87 3b04 	vstr	d3, [r7, #16]
 800263c:	ed87 4b02 	vstr	d4, [r7, #8]
 8002640:	ed87 5b00 	vstr	d5, [r7]
    regularKp = regP;
 8002644:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002646:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800264a:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0
    regularKi = regI;
 800264e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002650:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002654:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
    regularKd = regD;
 8002658:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800265a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800265e:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0
    aggressiveKp = aggP;
 8002662:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002664:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002668:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
    aggressiveKi = aggI;
 800266c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800266e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002672:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
    aggressiveKd = aggD;
 8002676:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002678:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800267c:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
    internalPIDInstance.SetTunings(regularKp, regularKi, regularKd);
 8002680:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002682:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002684:	ed93 7b28 	vldr	d7, [r3, #160]	; 0xa0
 8002688:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800268a:	ed93 6b2a 	vldr	d6, [r3, #168]	; 0xa8
 800268e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002690:	ed93 5b2c 	vldr	d5, [r3, #176]	; 0xb0
 8002694:	eeb0 2a45 	vmov.f32	s4, s10
 8002698:	eef0 2a65 	vmov.f32	s5, s11
 800269c:	eeb0 1a46 	vmov.f32	s2, s12
 80026a0:	eef0 1a66 	vmov.f32	s3, s13
 80026a4:	eeb0 0a47 	vmov.f32	s0, s14
 80026a8:	eef0 0a67 	vmov.f32	s1, s15
 80026ac:	4610      	mov	r0, r2
 80026ae:	f000 fa8c 	bl	8002bca <_ZN3PID10SetTuningsEddd>
}
 80026b2:	bf00      	nop
 80026b4:	3738      	adds	r7, #56	; 0x38
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}

080026ba <_ZN13RoverArmMotor14setAngleLimitsEdd>:

// void RoverArmMotor::setGearRatio(double ratio){
//     gearRatio = ratio;
// }

void RoverArmMotor::setAngleLimits(double lowest, double highest){
 80026ba:	b580      	push	{r7, lr}
 80026bc:	b086      	sub	sp, #24
 80026be:	af00      	add	r7, sp, #0
 80026c0:	6178      	str	r0, [r7, #20]
 80026c2:	ed87 0b02 	vstr	d0, [r7, #8]
 80026c6:	ed87 1b00 	vstr	d1, [r7]
    lowestAngle = lowest * gearRatio;
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	e9d3 0154 	ldrd	r0, r1, [r3, #336]	; 0x150
 80026d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80026d4:	f7fd ffa0 	bl	8000618 <__aeabi_dmul>
 80026d8:	4602      	mov	r2, r0
 80026da:	460b      	mov	r3, r1
 80026dc:	6979      	ldr	r1, [r7, #20]
 80026de:	e9c1 2340 	strd	r2, r3, [r1, #256]	; 0x100
    highestAngle = highest * gearRatio;
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	e9d3 0154 	ldrd	r0, r1, [r3, #336]	; 0x150
 80026e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80026ec:	f7fd ff94 	bl	8000618 <__aeabi_dmul>
 80026f0:	4602      	mov	r2, r0
 80026f2:	460b      	mov	r3, r1
 80026f4:	6979      	ldr	r1, [r7, #20]
 80026f6:	e9c1 2342 	strd	r2, r3, [r1, #264]	; 0x108
}
 80026fa:	bf00      	nop
 80026fc:	3718      	adds	r7, #24
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <_ZN13RoverArmMotor17set_zero_angle_swEv>:
    setZeroSPI(spi, encoder.port, encoder.pin, nullptr); //timer not used, so nullptr
}
void RoverArmMotor::reset_encoder(){
    resetAMT22(spi, encoder.port, encoder.pin, nullptr); //timer not used, so nullptr
}
void RoverArmMotor::set_zero_angle_sw(){
 8002702:	b580      	push	{r7, lr}
 8002704:	b082      	sub	sp, #8
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
    zero_angle_sw = this->get_current_angle();
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f000 f822 	bl	8002754 <_ZN13RoverArmMotor17get_current_angleEv>
 8002710:	eeb0 7a40 	vmov.f32	s14, s0
 8002714:	eef0 7a60 	vmov.f32	s15, s1
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	ed83 7b58 	vstr	d7, [r3, #352]	; 0x160
}  //mn297 software zero angle
 800271e:	bf00      	nop
 8002720:	3708      	adds	r7, #8
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}

08002726 <_ZN13RoverArmMotor11engageBrakeEv>:
    //   digitalWrite(brake, LOW);  
    HAL_GPIO_WritePin(brake.port, brake.pin, GPIO_PIN_RESET); //mn297
    }
}

void RoverArmMotor::engageBrake(){
 8002726:	b580      	push	{r7, lr}
 8002728:	b082      	sub	sp, #8
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
    if(brake.valid != 0){
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	f893 30ee 	ldrb.w	r3, [r3, #238]	; 0xee
 8002734:	2b00      	cmp	r3, #0
 8002736:	d009      	beq.n	800274c <_ZN13RoverArmMotor11engageBrakeEv+0x26>
    //    digitalWrite(brake, HIGH); 
    HAL_GPIO_WritePin(brake.port, brake.pin, GPIO_PIN_SET); //mn297
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	; 0xec
 8002744:	2201      	movs	r2, #1
 8002746:	4619      	mov	r1, r3
 8002748:	f001 f854 	bl	80037f4 <HAL_GPIO_WritePin>
    }
}
 800274c:	bf00      	nop
 800274e:	3708      	adds	r7, #8
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}

08002754 <_ZN13RoverArmMotor17get_current_angleEv>:
    uint16_t encoderData = getPositionSPI(spi, encoder.port, encoder.pin, 12, nullptr); //timer not used, so nullptr
    adcResult = internalAveragerInstance.reading(encoderData);  // implicit cast to int
    currentAngle = mapFloat((float) adcResult, MIN_ADC_VALUE, MAX_ADC_VALUE, 0, 359.0f); //mn297 potentiometer encoder
    return currentAngle / gearRatio;
}
double RoverArmMotor::get_current_angle(){    //mn297
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af02      	add	r7, sp, #8
 800275a:	6078      	str	r0, [r7, #4]
    // return currentAngle / gearRatio;
    uint16_t encoderData = getPositionSPI(spi, encoder.port, encoder.pin, 12, nullptr); //timer not used, so nullptr
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f8d3 00f8 	ldr.w	r0, [r3, #248]	; 0xf8
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	f8b3 20dc 	ldrh.w	r2, [r3, #220]	; 0xdc
 800276e:	2300      	movs	r3, #0
 8002770:	9300      	str	r3, [sp, #0]
 8002772:	230c      	movs	r3, #12
 8002774:	f005 fa15 	bl	8007ba2 <getPositionSPI>
 8002778:	4603      	mov	r3, r0
 800277a:	81fb      	strh	r3, [r7, #14]
    currentAngle = mapFloat((float) encoderData, MIN_ADC_VALUE, MAX_ADC_VALUE, 0, 359.0f); //mn297 potentiometer encoder
 800277c:	89fb      	ldrh	r3, [r7, #14]
 800277e:	ee07 3a90 	vmov	s15, r3
 8002782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002786:	ed9f 2a13 	vldr	s4, [pc, #76]	; 80027d4 <_ZN13RoverArmMotor17get_current_angleEv+0x80>
 800278a:	eddf 1a13 	vldr	s3, [pc, #76]	; 80027d8 <_ZN13RoverArmMotor17get_current_angleEv+0x84>
 800278e:	ed9f 1a13 	vldr	s2, [pc, #76]	; 80027dc <_ZN13RoverArmMotor17get_current_angleEv+0x88>
 8002792:	eddf 0a11 	vldr	s1, [pc, #68]	; 80027d8 <_ZN13RoverArmMotor17get_current_angleEv+0x84>
 8002796:	eeb0 0a67 	vmov.f32	s0, s15
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	f000 f88a 	bl	80028b4 <_ZN13RoverArmMotor8mapFloatEfffff>
 80027a0:	eeb0 7a40 	vmov.f32	s14, s0
 80027a4:	eef0 7a60 	vmov.f32	s15, s1
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	ed83 7b46 	vstr	d7, [r3, #280]	; 0x118
    return currentAngle / gearRatio;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	e9d3 0146 	ldrd	r0, r1, [r3, #280]	; 0x118
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	e9d3 2354 	ldrd	r2, r3, [r3, #336]	; 0x150
 80027ba:	f7fe f857 	bl	800086c <__aeabi_ddiv>
 80027be:	4602      	mov	r2, r0
 80027c0:	460b      	mov	r3, r1
 80027c2:	ec43 2b17 	vmov	d7, r2, r3
}
 80027c6:	eeb0 0a47 	vmov.f32	s0, s14
 80027ca:	eef0 0a67 	vmov.f32	s1, s15
 80027ce:	3710      	adds	r7, #16
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	43b38000 	.word	0x43b38000
 80027d8:	00000000 	.word	0x00000000
 80027dc:	457ff000 	.word	0x457ff000

080027e0 <_ZN13RoverArmMotor20get_current_angle_swEv>:
double RoverArmMotor::get_current_angle_sw(){    //TODO mn297
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b088      	sub	sp, #32
 80027e4:	af02      	add	r7, sp, #8
 80027e6:	6078      	str	r0, [r7, #4]
    // return currentAngle / gearRatio;
    uint16_t encoderData = getPositionSPI(spi, encoder.port, encoder.pin, 12, nullptr); //timer not used, so nullptr
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f8d3 00f8 	ldr.w	r0, [r3, #248]	; 0xf8
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f8b3 20dc 	ldrh.w	r2, [r3, #220]	; 0xdc
 80027fa:	2300      	movs	r3, #0
 80027fc:	9300      	str	r3, [sp, #0]
 80027fe:	230c      	movs	r3, #12
 8002800:	f005 f9cf 	bl	8007ba2 <getPositionSPI>
 8002804:	4603      	mov	r3, r0
 8002806:	81fb      	strh	r3, [r7, #14]
    currentAngle = mapFloat((float) encoderData, MIN_ADC_VALUE, MAX_ADC_VALUE, 0, 359.0f); //mn297 potentiometer encoder
 8002808:	89fb      	ldrh	r3, [r7, #14]
 800280a:	ee07 3a90 	vmov	s15, r3
 800280e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002812:	ed9f 2a24 	vldr	s4, [pc, #144]	; 80028a4 <_ZN13RoverArmMotor20get_current_angle_swEv+0xc4>
 8002816:	eddf 1a24 	vldr	s3, [pc, #144]	; 80028a8 <_ZN13RoverArmMotor20get_current_angle_swEv+0xc8>
 800281a:	ed9f 1a24 	vldr	s2, [pc, #144]	; 80028ac <_ZN13RoverArmMotor20get_current_angle_swEv+0xcc>
 800281e:	eddf 0a22 	vldr	s1, [pc, #136]	; 80028a8 <_ZN13RoverArmMotor20get_current_angle_swEv+0xc8>
 8002822:	eeb0 0a67 	vmov.f32	s0, s15
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f000 f844 	bl	80028b4 <_ZN13RoverArmMotor8mapFloatEfffff>
 800282c:	eeb0 7a40 	vmov.f32	s14, s0
 8002830:	eef0 7a60 	vmov.f32	s15, s1
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	ed83 7b46 	vstr	d7, [r3, #280]	; 0x118
    
    double diff = currentAngle - zero_angle_sw;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	e9d3 0146 	ldrd	r0, r1, [r3, #280]	; 0x118
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	e9d3 2358 	ldrd	r2, r3, [r3, #352]	; 0x160
 8002846:	f7fd fd2f 	bl	80002a8 <__aeabi_dsub>
 800284a:	4602      	mov	r2, r0
 800284c:	460b      	mov	r3, r1
 800284e:	e9c7 2304 	strd	r2, r3, [r7, #16]
    if(diff < 0) diff += 360;
 8002852:	f04f 0200 	mov.w	r2, #0
 8002856:	f04f 0300 	mov.w	r3, #0
 800285a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800285e:	f7fe f94d 	bl	8000afc <__aeabi_dcmplt>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d00a      	beq.n	800287e <_ZN13RoverArmMotor20get_current_angle_swEv+0x9e>
 8002868:	f04f 0200 	mov.w	r2, #0
 800286c:	4b10      	ldr	r3, [pc, #64]	; (80028b0 <_ZN13RoverArmMotor20get_current_angle_swEv+0xd0>)
 800286e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002872:	f7fd fd1b 	bl	80002ac <__adddf3>
 8002876:	4602      	mov	r2, r0
 8002878:	460b      	mov	r3, r1
 800287a:	e9c7 2304 	strd	r2, r3, [r7, #16]
    return diff / gearRatio;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	e9d3 2354 	ldrd	r2, r3, [r3, #336]	; 0x150
 8002884:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002888:	f7fd fff0 	bl	800086c <__aeabi_ddiv>
 800288c:	4602      	mov	r2, r0
 800288e:	460b      	mov	r3, r1
 8002890:	ec43 2b17 	vmov	d7, r2, r3
}
 8002894:	eeb0 0a47 	vmov.f32	s0, s14
 8002898:	eef0 0a67 	vmov.f32	s1, s15
 800289c:	3718      	adds	r7, #24
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	43b38000 	.word	0x43b38000
 80028a8:	00000000 	.word	0x00000000
 80028ac:	457ff000 	.word	0x457ff000
 80028b0:	40768000 	.word	0x40768000

080028b4 <_ZN13RoverArmMotor8mapFloatEfffff>:

double RoverArmMotor::getCurrentOutput(){
    return output;
}

double RoverArmMotor::mapFloat(float x, float in_min, float in_max, float out_min, float out_max){
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b088      	sub	sp, #32
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6178      	str	r0, [r7, #20]
 80028bc:	ed87 0a04 	vstr	s0, [r7, #16]
 80028c0:	edc7 0a03 	vstr	s1, [r7, #12]
 80028c4:	ed87 1a02 	vstr	s2, [r7, #8]
 80028c8:	edc7 1a01 	vstr	s3, [r7, #4]
 80028cc:	ed87 2a00 	vstr	s4, [r7]
    double result = ((x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min);
 80028d0:	ed97 7a04 	vldr	s14, [r7, #16]
 80028d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80028d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80028dc:	edd7 6a00 	vldr	s13, [r7]
 80028e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80028e4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80028e8:	ee67 6a27 	vmul.f32	s13, s14, s15
 80028ec:	ed97 7a02 	vldr	s14, [r7, #8]
 80028f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80028f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8002900:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002904:	ee17 0a90 	vmov	r0, s15
 8002908:	f7fd fe2e 	bl	8000568 <__aeabi_f2d>
 800290c:	4602      	mov	r2, r0
 800290e:	460b      	mov	r3, r1
 8002910:	e9c7 2306 	strd	r2, r3, [r7, #24]

    return result; 
 8002914:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002918:	ec43 2b17 	vmov	d7, r2, r3
    }
 800291c:	eeb0 0a47 	vmov.f32	s0, s14
 8002920:	eef0 0a67 	vmov.f32	s1, s15
 8002924:	3720      	adds	r7, #32
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}

0800292a <_ZN9movingAvg5beginEv>:

#include <movingAvg.h>

// initialize - allocate the interval array
void movingAvg::begin()
{
 800292a:	b580      	push	{r7, lr}
 800292c:	b082      	sub	sp, #8
 800292e:	af00      	add	r7, sp, #0
 8002930:	6078      	str	r0, [r7, #4]
    m_readings = new int[m_interval];
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
 800293a:	4293      	cmp	r3, r2
 800293c:	d201      	bcs.n	8002942 <_ZN9movingAvg5beginEv+0x18>
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	e001      	b.n	8002946 <_ZN9movingAvg5beginEv+0x1c>
 8002942:	f04f 33ff 	mov.w	r3, #4294967295
 8002946:	4618      	mov	r0, r3
 8002948:	f005 f9d6 	bl	8007cf8 <_Znaj>
 800294c:	4603      	mov	r3, r0
 800294e:	461a      	mov	r2, r3
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	611a      	str	r2, [r3, #16]
}
 8002954:	bf00      	nop
 8002956:	3708      	adds	r7, #8
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	0000      	movs	r0, r0
	...

08002960 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef>:

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~ Constructor ~~~~~~~~~~~~~~~~ */
PID::PID() { }

PID::PID(double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
 8002960:	b580      	push	{r7, lr}
 8002962:	b08a      	sub	sp, #40	; 0x28
 8002964:	af00      	add	r7, sp, #0
 8002966:	6278      	str	r0, [r7, #36]	; 0x24
 8002968:	6239      	str	r1, [r7, #32]
 800296a:	61fa      	str	r2, [r7, #28]
 800296c:	61bb      	str	r3, [r7, #24]
 800296e:	ed87 0b04 	vstr	d0, [r7, #16]
 8002972:	ed87 1b02 	vstr	d1, [r7, #8]
 8002976:	ed87 2b00 	vstr	d2, [r7]
{
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	_myOutput   = Output;
 800297a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800297c:	69fa      	ldr	r2, [r7, #28]
 800297e:	645a      	str	r2, [r3, #68]	; 0x44
	_myInput    = Input;
 8002980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002982:	6a3a      	ldr	r2, [r7, #32]
 8002984:	641a      	str	r2, [r3, #64]	; 0x40
	_mySetpoint = Setpoint;
 8002986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	649a      	str	r2, [r3, #72]	; 0x48
	_inAuto     = (PIDMode_TypeDef)_FALSE;
 800298c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800298e:	2200      	movs	r2, #0
 8002990:	705a      	strb	r2, [r3, #1]
	
	PID::SetOutputLimits(0, _PID_8BIT_PWM_MAX);
 8002992:	ed9f 1b15 	vldr	d1, [pc, #84]	; 80029e8 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef+0x88>
 8002996:	ed9f 0b16 	vldr	d0, [pc, #88]	; 80029f0 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef+0x90>
 800299a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800299c:	f000 f8a7 	bl	8002aee <_ZN3PID15SetOutputLimitsEdd>
	
	_sampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 80029a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a2:	2264      	movs	r2, #100	; 0x64
 80029a4:	609a      	str	r2, [r3, #8]
	
	PID::SetControllerDirection(ControllerDirection);
 80029a6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80029aa:	4619      	mov	r1, r3
 80029ac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80029ae:	f000 f9cf 	bl	8002d50 <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef>
	PID::SetTunings(Kp, Ki, Kd, POn);
 80029b2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80029b6:	4619      	mov	r1, r3
 80029b8:	ed97 2b00 	vldr	d2, [r7]
 80029bc:	ed97 1b02 	vldr	d1, [r7, #8]
 80029c0:	ed97 0b04 	vldr	d0, [r7, #16]
 80029c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80029c6:	f000 f91b 	bl	8002c00 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef>
	
	_lastTime = GetTime() - _sampleTime;
 80029ca:	f000 fa71 	bl	8002eb0 <HAL_GetTick>
 80029ce:	4602      	mov	r2, r0
 80029d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	1ad2      	subs	r2, r2, r3
 80029d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d8:	605a      	str	r2, [r3, #4]
	
}
 80029da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029dc:	4618      	mov	r0, r3
 80029de:	3728      	adds	r7, #40	; 0x28
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	f3af 8000 	nop.w
 80029e8:	00000000 	.word	0x00000000
 80029ec:	406fe000 	.word	0x406fe000
	...

080029f8 <_ZN3PIDC1EPdS0_S0_ddd13PIDCD_TypeDef>:

PID::PID(double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDCD_TypeDef ControllerDirection) : PID::PID(Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection)
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b08c      	sub	sp, #48	; 0x30
 80029fc:	af02      	add	r7, sp, #8
 80029fe:	6278      	str	r0, [r7, #36]	; 0x24
 8002a00:	6239      	str	r1, [r7, #32]
 8002a02:	61fa      	str	r2, [r7, #28]
 8002a04:	61bb      	str	r3, [r7, #24]
 8002a06:	ed87 0b04 	vstr	d0, [r7, #16]
 8002a0a:	ed87 1b02 	vstr	d1, [r7, #8]
 8002a0e:	ed87 2b00 	vstr	d2, [r7]
 8002a12:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002a16:	9301      	str	r3, [sp, #4]
 8002a18:	2301      	movs	r3, #1
 8002a1a:	9300      	str	r3, [sp, #0]
 8002a1c:	ed97 2b00 	vldr	d2, [r7]
 8002a20:	ed97 1b02 	vldr	d1, [r7, #8]
 8002a24:	ed97 0b04 	vldr	d0, [r7, #16]
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	69fa      	ldr	r2, [r7, #28]
 8002a2c:	6a39      	ldr	r1, [r7, #32]
 8002a2e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002a30:	f7ff ff96 	bl	8002960 <_ZN3PIDC1EPdS0_S0_ddd14PIDPON_TypeDef13PIDCD_TypeDef>
{ }
 8002a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a36:	4618      	mov	r0, r3
 8002a38:	3728      	adds	r7, #40	; 0x28
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <_ZN3PID4InitEv>:



/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID::Init(void)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b082      	sub	sp, #8
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	_outputSum = *_myOutput;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a4e:	6879      	ldr	r1, [r7, #4]
 8002a50:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	_lastInput = *_myInput;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a5c:	6879      	ldr	r1, [r7, #4]
 8002a5e:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	
	if (_outputSum > _outMax)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002a6e:	f7fe f863 	bl	8000b38 <__aeabi_dcmpgt>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d006      	beq.n	8002a86 <_ZN3PID4InitEv+0x48>
	{
		_outputSum = _outMax;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002a7e:	6879      	ldr	r1, [r7, #4]
 8002a80:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	{
		_outputSum = _outMin;
	}
	else { }	
	
}
 8002a84:	e011      	b.n	8002aaa <_ZN3PID4InitEv+0x6c>
	else if (_outputSum < _outMin)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002a92:	f7fe f833 	bl	8000afc <__aeabi_dcmplt>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d100      	bne.n	8002a9e <_ZN3PID4InitEv+0x60>
}
 8002a9c:	e005      	b.n	8002aaa <_ZN3PID4InitEv+0x6c>
		_outputSum = _outMin;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002aa4:	6879      	ldr	r1, [r7, #4]
 8002aa6:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
}
 8002aaa:	bf00      	nop
 8002aac:	3708      	adds	r7, #8
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}

08002ab2 <_ZN3PID7SetModeE15PIDMode_TypeDef>:
	
}

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID::SetMode(PIDMode_TypeDef Mode)
{
 8002ab2:	b580      	push	{r7, lr}
 8002ab4:	b084      	sub	sp, #16
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
 8002aba:	460b      	mov	r3, r1
 8002abc:	70fb      	strb	r3, [r7, #3]
	
	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 8002abe:	78fb      	ldrb	r3, [r7, #3]
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	bf0c      	ite	eq
 8002ac4:	2301      	moveq	r3, #1
 8002ac6:	2300      	movne	r3, #0
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	73fb      	strb	r3, [r7, #15]
	
	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !_inAuto)
 8002acc:	7bfb      	ldrb	r3, [r7, #15]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d006      	beq.n	8002ae0 <_ZN3PID7SetModeE15PIDMode_TypeDef+0x2e>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	785b      	ldrb	r3, [r3, #1]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d102      	bne.n	8002ae0 <_ZN3PID7SetModeE15PIDMode_TypeDef+0x2e>
	{
		Init();
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f7ff ffaf 	bl	8002a3e <_ZN3PID4InitEv>
	}
	
	_inAuto = (PIDMode_TypeDef)newAuto;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	7bfa      	ldrb	r2, [r7, #15]
 8002ae4:	705a      	strb	r2, [r3, #1]
	
}
 8002ae6:	bf00      	nop
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}

08002aee <_ZN3PID15SetOutputLimitsEdd>:
	return _inAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID::SetOutputLimits(double Min, double Max)
{
 8002aee:	b580      	push	{r7, lr}
 8002af0:	b086      	sub	sp, #24
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6178      	str	r0, [r7, #20]
 8002af6:	ed87 0b02 	vstr	d0, [r7, #8]
 8002afa:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 8002afe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002b02:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002b06:	f7fe f80d 	bl	8000b24 <__aeabi_dcmpge>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d158      	bne.n	8002bc2 <_ZN3PID15SetOutputLimitsEdd+0xd4>
	{
		return;
	}
	
	_outMin = Min;
 8002b10:	6979      	ldr	r1, [r7, #20]
 8002b12:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002b16:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	_outMax = Max;
 8002b1a:	6979      	ldr	r1, [r7, #20]
 8002b1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002b20:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
	
	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (_inAuto)
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	785b      	ldrb	r3, [r3, #1]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d04b      	beq.n	8002bc4 <_ZN3PID15SetOutputLimitsEdd+0xd6>
	{
		
		/* ..... Check out value ..... */
		if (*_myOutput > _outMax)
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b30:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002b3a:	f7fd fffd 	bl	8000b38 <__aeabi_dcmpgt>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d007      	beq.n	8002b54 <_ZN3PID15SetOutputLimitsEdd+0x66>
		{
			*_myOutput = _outMax;
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002b4e:	e9c1 2300 	strd	r2, r3, [r1]
 8002b52:	e012      	b.n	8002b7a <_ZN3PID15SetOutputLimitsEdd+0x8c>
		}
		else if (*_myOutput < _outMin)
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b58:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002b62:	f7fd ffcb 	bl	8000afc <__aeabi_dcmplt>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d006      	beq.n	8002b7a <_ZN3PID15SetOutputLimitsEdd+0x8c>
		{
			*_myOutput = _outMin;
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002b76:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }
		
		/* ..... Check out value ..... */
		if (_outputSum > _outMax)
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002b86:	f7fd ffd7 	bl	8000b38 <__aeabi_dcmpgt>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d006      	beq.n	8002b9e <_ZN3PID15SetOutputLimitsEdd+0xb0>
		{
			_outputSum = _outMax;
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8002b96:	6979      	ldr	r1, [r7, #20]
 8002b98:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8002b9c:	e012      	b.n	8002bc4 <_ZN3PID15SetOutputLimitsEdd+0xd6>
		}
		else if (_outputSum < _outMin)
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002baa:	f7fd ffa7 	bl	8000afc <__aeabi_dcmplt>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d007      	beq.n	8002bc4 <_ZN3PID15SetOutputLimitsEdd+0xd6>
		{
			_outputSum = _outMin;
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002bba:	6979      	ldr	r1, [r7, #20]
 8002bbc:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8002bc0:	e000      	b.n	8002bc4 <_ZN3PID15SetOutputLimitsEdd+0xd6>
		return;
 8002bc2:	bf00      	nop
		}
		else { }
		
	}
	
}
 8002bc4:	3718      	adds	r7, #24
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}

08002bca <_ZN3PID10SetTuningsEddd>:

/* ~~~~~~~~~~~~~~~~ PID Tunings ~~~~~~~~~~~~~~~~ */
void PID::SetTunings(double Kp, double Ki, double Kd)
{
 8002bca:	b580      	push	{r7, lr}
 8002bcc:	b088      	sub	sp, #32
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	61f8      	str	r0, [r7, #28]
 8002bd2:	ed87 0b04 	vstr	d0, [r7, #16]
 8002bd6:	ed87 1b02 	vstr	d1, [r7, #8]
 8002bda:	ed87 2b00 	vstr	d2, [r7]
	PID::SetTunings(Kp, Ki, Kd, _pOn);
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	789b      	ldrb	r3, [r3, #2]
 8002be2:	4619      	mov	r1, r3
 8002be4:	ed97 2b00 	vldr	d2, [r7]
 8002be8:	ed97 1b02 	vldr	d1, [r7, #8]
 8002bec:	ed97 0b04 	vldr	d0, [r7, #16]
 8002bf0:	69f8      	ldr	r0, [r7, #28]
 8002bf2:	f000 f805 	bl	8002c00 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef>
}
 8002bf6:	bf00      	nop
 8002bf8:	3720      	adds	r7, #32
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
	...

08002c00 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef>:
void PID::SetTunings(double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b08a      	sub	sp, #40	; 0x28
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	61f8      	str	r0, [r7, #28]
 8002c08:	ed87 0b04 	vstr	d0, [r7, #16]
 8002c0c:	ed87 1b02 	vstr	d1, [r7, #8]
 8002c10:	ed87 2b00 	vstr	d2, [r7]
 8002c14:	460b      	mov	r3, r1
 8002c16:	76fb      	strb	r3, [r7, #27]
	
	double SampleTimeInSec;
	
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 8002c18:	f04f 0200 	mov.w	r2, #0
 8002c1c:	f04f 0300 	mov.w	r3, #0
 8002c20:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002c24:	f7fd ff6a 	bl	8000afc <__aeabi_dcmplt>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	f040 8089 	bne.w	8002d42 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
 8002c30:	f04f 0200 	mov.w	r2, #0
 8002c34:	f04f 0300 	mov.w	r3, #0
 8002c38:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002c3c:	f7fd ff5e 	bl	8000afc <__aeabi_dcmplt>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d17d      	bne.n	8002d42 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
 8002c46:	f04f 0200 	mov.w	r2, #0
 8002c4a:	f04f 0300 	mov.w	r3, #0
 8002c4e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002c52:	f7fd ff53 	bl	8000afc <__aeabi_dcmplt>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d172      	bne.n	8002d42 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x142>
	{
		return;
	}
	
	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	_pOn    = POn;
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	7efa      	ldrb	r2, [r7, #27]
 8002c60:	709a      	strb	r2, [r3, #2]
	_pOnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 8002c62:	7efb      	ldrb	r3, [r7, #27]
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	bf0c      	ite	eq
 8002c68:	2301      	moveq	r3, #1
 8002c6a:	2300      	movne	r3, #0
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	461a      	mov	r2, r3
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	701a      	strb	r2, [r3, #0]

	_dispKp = Kp;
 8002c74:	69f9      	ldr	r1, [r7, #28]
 8002c76:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002c7a:	e9c1 2304 	strd	r2, r3, [r1, #16]
	_dispKi = Ki;
 8002c7e:	69f9      	ldr	r1, [r7, #28]
 8002c80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c84:	e9c1 2306 	strd	r2, r3, [r1, #24]
	_dispKd = Kd;
 8002c88:	69f9      	ldr	r1, [r7, #28]
 8002c8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002c8e:	e9c1 2308 	strd	r2, r3, [r1, #32]
	
	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)_sampleTime) / 1000;
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7fd fc44 	bl	8000524 <__aeabi_ui2d>
 8002c9c:	f04f 0200 	mov.w	r2, #0
 8002ca0:	4b2a      	ldr	r3, [pc, #168]	; (8002d4c <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x14c>)
 8002ca2:	f7fd fde3 	bl	800086c <__aeabi_ddiv>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	460b      	mov	r3, r1
 8002caa:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	_kp = Kp;
 8002cae:	69f9      	ldr	r1, [r7, #28]
 8002cb0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002cb4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	_ki = Ki * SampleTimeInSec;
 8002cb8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002cbc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002cc0:	f7fd fcaa 	bl	8000618 <__aeabi_dmul>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	460b      	mov	r3, r1
 8002cc8:	69f9      	ldr	r1, [r7, #28]
 8002cca:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	_kd = Kd / SampleTimeInSec;
 8002cce:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002cd2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002cd6:	f7fd fdc9 	bl	800086c <__aeabi_ddiv>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	460b      	mov	r3, r1
 8002cde:	69f9      	ldr	r1, [r7, #28]
 8002ce0:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	
	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (_controllerDirection == _PID_CD_REVERSE)
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	78db      	ldrb	r3, [r3, #3]
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d12b      	bne.n	8002d44 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x144>
	{
		
		_kp = (0 - _kp);
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002cf2:	f04f 0000 	mov.w	r0, #0
 8002cf6:	f04f 0100 	mov.w	r1, #0
 8002cfa:	f7fd fad5 	bl	80002a8 <__aeabi_dsub>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	460b      	mov	r3, r1
 8002d02:	69f9      	ldr	r1, [r7, #28]
 8002d04:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		_ki = (0 - _ki);
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002d0e:	f04f 0000 	mov.w	r0, #0
 8002d12:	f04f 0100 	mov.w	r1, #0
 8002d16:	f7fd fac7 	bl	80002a8 <__aeabi_dsub>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	460b      	mov	r3, r1
 8002d1e:	69f9      	ldr	r1, [r7, #28]
 8002d20:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		_kd = (0 - _kd);
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002d2a:	f04f 0000 	mov.w	r0, #0
 8002d2e:	f04f 0100 	mov.w	r1, #0
 8002d32:	f7fd fab9 	bl	80002a8 <__aeabi_dsub>
 8002d36:	4602      	mov	r2, r0
 8002d38:	460b      	mov	r3, r1
 8002d3a:	69f9      	ldr	r1, [r7, #28]
 8002d3c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 8002d40:	e000      	b.n	8002d44 <_ZN3PID10SetTuningsEddd14PIDPON_TypeDef+0x144>
		return;
 8002d42:	bf00      	nop
		
	}
	
}
 8002d44:	3728      	adds	r7, #40	; 0x28
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	408f4000 	.word	0x408f4000

08002d50 <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID::SetControllerDirection(PIDCD_TypeDef Direction)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
 8002d58:	460b      	mov	r3, r1
 8002d5a:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((_inAuto) && (Direction != _controllerDirection))
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	785b      	ldrb	r3, [r3, #1]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d02e      	beq.n	8002dc2 <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef+0x72>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	78db      	ldrb	r3, [r3, #3]
 8002d68:	78fa      	ldrb	r2, [r7, #3]
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d029      	beq.n	8002dc2 <_ZN3PID22SetControllerDirectionE13PIDCD_TypeDef+0x72>
	{
		
		_kp = (0 - _kp);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002d74:	f04f 0000 	mov.w	r0, #0
 8002d78:	f04f 0100 	mov.w	r1, #0
 8002d7c:	f7fd fa94 	bl	80002a8 <__aeabi_dsub>
 8002d80:	4602      	mov	r2, r0
 8002d82:	460b      	mov	r3, r1
 8002d84:	6879      	ldr	r1, [r7, #4]
 8002d86:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		_ki = (0 - _ki);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002d90:	f04f 0000 	mov.w	r0, #0
 8002d94:	f04f 0100 	mov.w	r1, #0
 8002d98:	f7fd fa86 	bl	80002a8 <__aeabi_dsub>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	460b      	mov	r3, r1
 8002da0:	6879      	ldr	r1, [r7, #4]
 8002da2:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		_kd = (0 - _kd);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002dac:	f04f 0000 	mov.w	r0, #0
 8002db0:	f04f 0100 	mov.w	r1, #0
 8002db4:	f7fd fa78 	bl	80002a8 <__aeabi_dsub>
 8002db8:	4602      	mov	r2, r0
 8002dba:	460b      	mov	r3, r1
 8002dbc:	6879      	ldr	r1, [r7, #4]
 8002dbe:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		
	}
	
	_controllerDirection = Direction;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	78fa      	ldrb	r2, [r7, #3]
 8002dc6:	70da      	strb	r2, [r3, #3]
	
}
 8002dc8:	bf00      	nop
 8002dca:	3708      	adds	r7, #8
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002dda:	4b0c      	ldr	r3, [pc, #48]	; (8002e0c <HAL_Init+0x3c>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a0b      	ldr	r2, [pc, #44]	; (8002e0c <HAL_Init+0x3c>)
 8002de0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002de4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002de6:	2003      	movs	r0, #3
 8002de8:	f000 f962 	bl	80030b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002dec:	2000      	movs	r0, #0
 8002dee:	f000 f80f 	bl	8002e10 <HAL_InitTick>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d002      	beq.n	8002dfe <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	71fb      	strb	r3, [r7, #7]
 8002dfc:	e001      	b.n	8002e02 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002dfe:	f7fe fe5f 	bl	8001ac0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002e02:	79fb      	ldrb	r3, [r7, #7]
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	3708      	adds	r7, #8
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	40022000 	.word	0x40022000

08002e10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b084      	sub	sp, #16
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002e1c:	4b17      	ldr	r3, [pc, #92]	; (8002e7c <HAL_InitTick+0x6c>)
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d023      	beq.n	8002e6c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002e24:	4b16      	ldr	r3, [pc, #88]	; (8002e80 <HAL_InitTick+0x70>)
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	4b14      	ldr	r3, [pc, #80]	; (8002e7c <HAL_InitTick+0x6c>)
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e32:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f000 f96d 	bl	800311a <HAL_SYSTICK_Config>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d10f      	bne.n	8002e66 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2b0f      	cmp	r3, #15
 8002e4a:	d809      	bhi.n	8002e60 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	6879      	ldr	r1, [r7, #4]
 8002e50:	f04f 30ff 	mov.w	r0, #4294967295
 8002e54:	f000 f937 	bl	80030c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e58:	4a0a      	ldr	r2, [pc, #40]	; (8002e84 <HAL_InitTick+0x74>)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6013      	str	r3, [r2, #0]
 8002e5e:	e007      	b.n	8002e70 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	73fb      	strb	r3, [r7, #15]
 8002e64:	e004      	b.n	8002e70 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	73fb      	strb	r3, [r7, #15]
 8002e6a:	e001      	b.n	8002e70 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3710      	adds	r7, #16
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	20000038 	.word	0x20000038
 8002e80:	20000030 	.word	0x20000030
 8002e84:	20000034 	.word	0x20000034

08002e88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002e8c:	4b06      	ldr	r3, [pc, #24]	; (8002ea8 <HAL_IncTick+0x20>)
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	461a      	mov	r2, r3
 8002e92:	4b06      	ldr	r3, [pc, #24]	; (8002eac <HAL_IncTick+0x24>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4413      	add	r3, r2
 8002e98:	4a04      	ldr	r2, [pc, #16]	; (8002eac <HAL_IncTick+0x24>)
 8002e9a:	6013      	str	r3, [r2, #0]
}
 8002e9c:	bf00      	nop
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	20000038 	.word	0x20000038
 8002eac:	200007e8 	.word	0x200007e8

08002eb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  return uwTick;
 8002eb4:	4b03      	ldr	r3, [pc, #12]	; (8002ec4 <HAL_GetTick+0x14>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	200007e8 	.word	0x200007e8

08002ec8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ed0:	f7ff ffee 	bl	8002eb0 <HAL_GetTick>
 8002ed4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ee0:	d005      	beq.n	8002eee <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002ee2:	4b0a      	ldr	r3, [pc, #40]	; (8002f0c <HAL_Delay+0x44>)
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	4413      	add	r3, r2
 8002eec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002eee:	bf00      	nop
 8002ef0:	f7ff ffde 	bl	8002eb0 <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	68fa      	ldr	r2, [r7, #12]
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d8f7      	bhi.n	8002ef0 <HAL_Delay+0x28>
  {
  }
}
 8002f00:	bf00      	nop
 8002f02:	bf00      	nop
 8002f04:	3710      	adds	r7, #16
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	20000038 	.word	0x20000038

08002f10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b085      	sub	sp, #20
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f003 0307 	and.w	r3, r3, #7
 8002f1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f20:	4b0c      	ldr	r3, [pc, #48]	; (8002f54 <__NVIC_SetPriorityGrouping+0x44>)
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f26:	68ba      	ldr	r2, [r7, #8]
 8002f28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f42:	4a04      	ldr	r2, [pc, #16]	; (8002f54 <__NVIC_SetPriorityGrouping+0x44>)
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	60d3      	str	r3, [r2, #12]
}
 8002f48:	bf00      	nop
 8002f4a:	3714      	adds	r7, #20
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	e000ed00 	.word	0xe000ed00

08002f58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f5c:	4b04      	ldr	r3, [pc, #16]	; (8002f70 <__NVIC_GetPriorityGrouping+0x18>)
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	0a1b      	lsrs	r3, r3, #8
 8002f62:	f003 0307 	and.w	r3, r3, #7
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr
 8002f70:	e000ed00 	.word	0xe000ed00

08002f74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	db0b      	blt.n	8002f9e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f86:	79fb      	ldrb	r3, [r7, #7]
 8002f88:	f003 021f 	and.w	r2, r3, #31
 8002f8c:	4907      	ldr	r1, [pc, #28]	; (8002fac <__NVIC_EnableIRQ+0x38>)
 8002f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f92:	095b      	lsrs	r3, r3, #5
 8002f94:	2001      	movs	r0, #1
 8002f96:	fa00 f202 	lsl.w	r2, r0, r2
 8002f9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f9e:	bf00      	nop
 8002fa0:	370c      	adds	r7, #12
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	e000e100 	.word	0xe000e100

08002fb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	6039      	str	r1, [r7, #0]
 8002fba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	db0a      	blt.n	8002fda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	b2da      	uxtb	r2, r3
 8002fc8:	490c      	ldr	r1, [pc, #48]	; (8002ffc <__NVIC_SetPriority+0x4c>)
 8002fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fce:	0112      	lsls	r2, r2, #4
 8002fd0:	b2d2      	uxtb	r2, r2
 8002fd2:	440b      	add	r3, r1
 8002fd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fd8:	e00a      	b.n	8002ff0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	b2da      	uxtb	r2, r3
 8002fde:	4908      	ldr	r1, [pc, #32]	; (8003000 <__NVIC_SetPriority+0x50>)
 8002fe0:	79fb      	ldrb	r3, [r7, #7]
 8002fe2:	f003 030f 	and.w	r3, r3, #15
 8002fe6:	3b04      	subs	r3, #4
 8002fe8:	0112      	lsls	r2, r2, #4
 8002fea:	b2d2      	uxtb	r2, r2
 8002fec:	440b      	add	r3, r1
 8002fee:	761a      	strb	r2, [r3, #24]
}
 8002ff0:	bf00      	nop
 8002ff2:	370c      	adds	r7, #12
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr
 8002ffc:	e000e100 	.word	0xe000e100
 8003000:	e000ed00 	.word	0xe000ed00

08003004 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003004:	b480      	push	{r7}
 8003006:	b089      	sub	sp, #36	; 0x24
 8003008:	af00      	add	r7, sp, #0
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	f003 0307 	and.w	r3, r3, #7
 8003016:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	f1c3 0307 	rsb	r3, r3, #7
 800301e:	2b04      	cmp	r3, #4
 8003020:	bf28      	it	cs
 8003022:	2304      	movcs	r3, #4
 8003024:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	3304      	adds	r3, #4
 800302a:	2b06      	cmp	r3, #6
 800302c:	d902      	bls.n	8003034 <NVIC_EncodePriority+0x30>
 800302e:	69fb      	ldr	r3, [r7, #28]
 8003030:	3b03      	subs	r3, #3
 8003032:	e000      	b.n	8003036 <NVIC_EncodePriority+0x32>
 8003034:	2300      	movs	r3, #0
 8003036:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003038:	f04f 32ff 	mov.w	r2, #4294967295
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	fa02 f303 	lsl.w	r3, r2, r3
 8003042:	43da      	mvns	r2, r3
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	401a      	ands	r2, r3
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800304c:	f04f 31ff 	mov.w	r1, #4294967295
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	fa01 f303 	lsl.w	r3, r1, r3
 8003056:	43d9      	mvns	r1, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800305c:	4313      	orrs	r3, r2
         );
}
 800305e:	4618      	mov	r0, r3
 8003060:	3724      	adds	r7, #36	; 0x24
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
	...

0800306c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	3b01      	subs	r3, #1
 8003078:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800307c:	d301      	bcc.n	8003082 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800307e:	2301      	movs	r3, #1
 8003080:	e00f      	b.n	80030a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003082:	4a0a      	ldr	r2, [pc, #40]	; (80030ac <SysTick_Config+0x40>)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	3b01      	subs	r3, #1
 8003088:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800308a:	210f      	movs	r1, #15
 800308c:	f04f 30ff 	mov.w	r0, #4294967295
 8003090:	f7ff ff8e 	bl	8002fb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003094:	4b05      	ldr	r3, [pc, #20]	; (80030ac <SysTick_Config+0x40>)
 8003096:	2200      	movs	r2, #0
 8003098:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800309a:	4b04      	ldr	r3, [pc, #16]	; (80030ac <SysTick_Config+0x40>)
 800309c:	2207      	movs	r2, #7
 800309e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030a0:	2300      	movs	r3, #0
}
 80030a2:	4618      	mov	r0, r3
 80030a4:	3708      	adds	r7, #8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	e000e010 	.word	0xe000e010

080030b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030b8:	6878      	ldr	r0, [r7, #4]
 80030ba:	f7ff ff29 	bl	8002f10 <__NVIC_SetPriorityGrouping>
}
 80030be:	bf00      	nop
 80030c0:	3708      	adds	r7, #8
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}

080030c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030c6:	b580      	push	{r7, lr}
 80030c8:	b086      	sub	sp, #24
 80030ca:	af00      	add	r7, sp, #0
 80030cc:	4603      	mov	r3, r0
 80030ce:	60b9      	str	r1, [r7, #8]
 80030d0:	607a      	str	r2, [r7, #4]
 80030d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80030d4:	2300      	movs	r3, #0
 80030d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80030d8:	f7ff ff3e 	bl	8002f58 <__NVIC_GetPriorityGrouping>
 80030dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	68b9      	ldr	r1, [r7, #8]
 80030e2:	6978      	ldr	r0, [r7, #20]
 80030e4:	f7ff ff8e 	bl	8003004 <NVIC_EncodePriority>
 80030e8:	4602      	mov	r2, r0
 80030ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030ee:	4611      	mov	r1, r2
 80030f0:	4618      	mov	r0, r3
 80030f2:	f7ff ff5d 	bl	8002fb0 <__NVIC_SetPriority>
}
 80030f6:	bf00      	nop
 80030f8:	3718      	adds	r7, #24
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}

080030fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030fe:	b580      	push	{r7, lr}
 8003100:	b082      	sub	sp, #8
 8003102:	af00      	add	r7, sp, #0
 8003104:	4603      	mov	r3, r0
 8003106:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310c:	4618      	mov	r0, r3
 800310e:	f7ff ff31 	bl	8002f74 <__NVIC_EnableIRQ>
}
 8003112:	bf00      	nop
 8003114:	3708      	adds	r7, #8
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}

0800311a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800311a:	b580      	push	{r7, lr}
 800311c:	b082      	sub	sp, #8
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	f7ff ffa2 	bl	800306c <SysTick_Config>
 8003128:	4603      	mov	r3, r0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3708      	adds	r7, #8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
	...

08003134 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003134:	b480      	push	{r7}
 8003136:	b085      	sub	sp, #20
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d101      	bne.n	8003146 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e098      	b.n	8003278 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	461a      	mov	r2, r3
 800314c:	4b4d      	ldr	r3, [pc, #308]	; (8003284 <HAL_DMA_Init+0x150>)
 800314e:	429a      	cmp	r2, r3
 8003150:	d80f      	bhi.n	8003172 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	461a      	mov	r2, r3
 8003158:	4b4b      	ldr	r3, [pc, #300]	; (8003288 <HAL_DMA_Init+0x154>)
 800315a:	4413      	add	r3, r2
 800315c:	4a4b      	ldr	r2, [pc, #300]	; (800328c <HAL_DMA_Init+0x158>)
 800315e:	fba2 2303 	umull	r2, r3, r2, r3
 8003162:	091b      	lsrs	r3, r3, #4
 8003164:	009a      	lsls	r2, r3, #2
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4a48      	ldr	r2, [pc, #288]	; (8003290 <HAL_DMA_Init+0x15c>)
 800316e:	641a      	str	r2, [r3, #64]	; 0x40
 8003170:	e00e      	b.n	8003190 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	461a      	mov	r2, r3
 8003178:	4b46      	ldr	r3, [pc, #280]	; (8003294 <HAL_DMA_Init+0x160>)
 800317a:	4413      	add	r3, r2
 800317c:	4a43      	ldr	r2, [pc, #268]	; (800328c <HAL_DMA_Init+0x158>)
 800317e:	fba2 2303 	umull	r2, r3, r2, r3
 8003182:	091b      	lsrs	r3, r3, #4
 8003184:	009a      	lsls	r2, r3, #2
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4a42      	ldr	r2, [pc, #264]	; (8003298 <HAL_DMA_Init+0x164>)
 800318e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2202      	movs	r2, #2
 8003194:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80031a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031aa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80031b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	691b      	ldr	r3, [r3, #16]
 80031ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	699b      	ldr	r3, [r3, #24]
 80031c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a1b      	ldr	r3, [r3, #32]
 80031d2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80031d4:	68fa      	ldr	r2, [r7, #12]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80031ea:	d039      	beq.n	8003260 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f0:	4a27      	ldr	r2, [pc, #156]	; (8003290 <HAL_DMA_Init+0x15c>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d11a      	bne.n	800322c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80031f6:	4b29      	ldr	r3, [pc, #164]	; (800329c <HAL_DMA_Init+0x168>)
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031fe:	f003 031c 	and.w	r3, r3, #28
 8003202:	210f      	movs	r1, #15
 8003204:	fa01 f303 	lsl.w	r3, r1, r3
 8003208:	43db      	mvns	r3, r3
 800320a:	4924      	ldr	r1, [pc, #144]	; (800329c <HAL_DMA_Init+0x168>)
 800320c:	4013      	ands	r3, r2
 800320e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003210:	4b22      	ldr	r3, [pc, #136]	; (800329c <HAL_DMA_Init+0x168>)
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6859      	ldr	r1, [r3, #4]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800321c:	f003 031c 	and.w	r3, r3, #28
 8003220:	fa01 f303 	lsl.w	r3, r1, r3
 8003224:	491d      	ldr	r1, [pc, #116]	; (800329c <HAL_DMA_Init+0x168>)
 8003226:	4313      	orrs	r3, r2
 8003228:	600b      	str	r3, [r1, #0]
 800322a:	e019      	b.n	8003260 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800322c:	4b1c      	ldr	r3, [pc, #112]	; (80032a0 <HAL_DMA_Init+0x16c>)
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003234:	f003 031c 	and.w	r3, r3, #28
 8003238:	210f      	movs	r1, #15
 800323a:	fa01 f303 	lsl.w	r3, r1, r3
 800323e:	43db      	mvns	r3, r3
 8003240:	4917      	ldr	r1, [pc, #92]	; (80032a0 <HAL_DMA_Init+0x16c>)
 8003242:	4013      	ands	r3, r2
 8003244:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003246:	4b16      	ldr	r3, [pc, #88]	; (80032a0 <HAL_DMA_Init+0x16c>)
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6859      	ldr	r1, [r3, #4]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003252:	f003 031c 	and.w	r3, r3, #28
 8003256:	fa01 f303 	lsl.w	r3, r1, r3
 800325a:	4911      	ldr	r1, [pc, #68]	; (80032a0 <HAL_DMA_Init+0x16c>)
 800325c:	4313      	orrs	r3, r2
 800325e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2200      	movs	r2, #0
 8003264:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2201      	movs	r2, #1
 800326a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2200      	movs	r2, #0
 8003272:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003276:	2300      	movs	r3, #0
}
 8003278:	4618      	mov	r0, r3
 800327a:	3714      	adds	r7, #20
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr
 8003284:	40020407 	.word	0x40020407
 8003288:	bffdfff8 	.word	0xbffdfff8
 800328c:	cccccccd 	.word	0xcccccccd
 8003290:	40020000 	.word	0x40020000
 8003294:	bffdfbf8 	.word	0xbffdfbf8
 8003298:	40020400 	.word	0x40020400
 800329c:	400200a8 	.word	0x400200a8
 80032a0:	400204a8 	.word	0x400204a8

080032a4 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032ac:	2300      	movs	r3, #0
 80032ae:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d008      	beq.n	80032ce <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2204      	movs	r2, #4
 80032c0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e022      	b.n	8003314 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f022 020e 	bic.w	r2, r2, #14
 80032dc:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f022 0201 	bic.w	r2, r2, #1
 80032ec:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032f2:	f003 021c 	and.w	r2, r3, #28
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fa:	2101      	movs	r1, #1
 80032fc:	fa01 f202 	lsl.w	r2, r1, r2
 8003300:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2201      	movs	r2, #1
 8003306:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003312:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003314:	4618      	mov	r0, r3
 8003316:	3714      	adds	r7, #20
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr

08003320 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b084      	sub	sp, #16
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003328:	2300      	movs	r3, #0
 800332a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003332:	b2db      	uxtb	r3, r3
 8003334:	2b02      	cmp	r3, #2
 8003336:	d005      	beq.n	8003344 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2204      	movs	r2, #4
 800333c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	73fb      	strb	r3, [r7, #15]
 8003342:	e029      	b.n	8003398 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f022 020e 	bic.w	r2, r2, #14
 8003352:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f022 0201 	bic.w	r2, r2, #1
 8003362:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003368:	f003 021c 	and.w	r2, r3, #28
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003370:	2101      	movs	r1, #1
 8003372:	fa01 f202 	lsl.w	r2, r1, r2
 8003376:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2200      	movs	r2, #0
 8003384:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800338c:	2b00      	cmp	r3, #0
 800338e:	d003      	beq.n	8003398 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003394:	6878      	ldr	r0, [r7, #4]
 8003396:	4798      	blx	r3
    }
  }
  return status;
 8003398:	7bfb      	ldrb	r3, [r7, #15]
}
 800339a:	4618      	mov	r0, r3
 800339c:	3710      	adds	r7, #16
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}

080033a2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033a2:	b580      	push	{r7, lr}
 80033a4:	b084      	sub	sp, #16
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033be:	f003 031c 	and.w	r3, r3, #28
 80033c2:	2204      	movs	r2, #4
 80033c4:	409a      	lsls	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	4013      	ands	r3, r2
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d026      	beq.n	800341c <HAL_DMA_IRQHandler+0x7a>
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	f003 0304 	and.w	r3, r3, #4
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d021      	beq.n	800341c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0320 	and.w	r3, r3, #32
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d107      	bne.n	80033f6 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f022 0204 	bic.w	r2, r2, #4
 80033f4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033fa:	f003 021c 	and.w	r2, r3, #28
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003402:	2104      	movs	r1, #4
 8003404:	fa01 f202 	lsl.w	r2, r1, r2
 8003408:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800340e:	2b00      	cmp	r3, #0
 8003410:	d071      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003416:	6878      	ldr	r0, [r7, #4]
 8003418:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800341a:	e06c      	b.n	80034f6 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003420:	f003 031c 	and.w	r3, r3, #28
 8003424:	2202      	movs	r2, #2
 8003426:	409a      	lsls	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	4013      	ands	r3, r2
 800342c:	2b00      	cmp	r3, #0
 800342e:	d02e      	beq.n	800348e <HAL_DMA_IRQHandler+0xec>
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	2b00      	cmp	r3, #0
 8003438:	d029      	beq.n	800348e <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0320 	and.w	r3, r3, #32
 8003444:	2b00      	cmp	r3, #0
 8003446:	d10b      	bne.n	8003460 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f022 020a 	bic.w	r2, r2, #10
 8003456:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003464:	f003 021c 	and.w	r2, r3, #28
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800346c:	2102      	movs	r1, #2
 800346e:	fa01 f202 	lsl.w	r2, r1, r2
 8003472:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003480:	2b00      	cmp	r3, #0
 8003482:	d038      	beq.n	80034f6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800348c:	e033      	b.n	80034f6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003492:	f003 031c 	and.w	r3, r3, #28
 8003496:	2208      	movs	r2, #8
 8003498:	409a      	lsls	r2, r3
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	4013      	ands	r3, r2
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d02a      	beq.n	80034f8 <HAL_DMA_IRQHandler+0x156>
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	f003 0308 	and.w	r3, r3, #8
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d025      	beq.n	80034f8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f022 020e 	bic.w	r2, r2, #14
 80034ba:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034c0:	f003 021c 	and.w	r2, r3, #28
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c8:	2101      	movs	r1, #1
 80034ca:	fa01 f202 	lsl.w	r2, r1, r2
 80034ce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2201      	movs	r2, #1
 80034d4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2201      	movs	r2, #1
 80034da:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d004      	beq.n	80034f8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80034f6:	bf00      	nop
 80034f8:	bf00      	nop
}
 80034fa:	3710      	adds	r7, #16
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003500:	b480      	push	{r7}
 8003502:	b087      	sub	sp, #28
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
 8003508:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800350a:	2300      	movs	r3, #0
 800350c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800350e:	e154      	b.n	80037ba <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	2101      	movs	r1, #1
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	fa01 f303 	lsl.w	r3, r1, r3
 800351c:	4013      	ands	r3, r2
 800351e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2b00      	cmp	r3, #0
 8003524:	f000 8146 	beq.w	80037b4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f003 0303 	and.w	r3, r3, #3
 8003530:	2b01      	cmp	r3, #1
 8003532:	d005      	beq.n	8003540 <HAL_GPIO_Init+0x40>
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f003 0303 	and.w	r3, r3, #3
 800353c:	2b02      	cmp	r3, #2
 800353e:	d130      	bne.n	80035a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	005b      	lsls	r3, r3, #1
 800354a:	2203      	movs	r2, #3
 800354c:	fa02 f303 	lsl.w	r3, r2, r3
 8003550:	43db      	mvns	r3, r3
 8003552:	693a      	ldr	r2, [r7, #16]
 8003554:	4013      	ands	r3, r2
 8003556:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	68da      	ldr	r2, [r3, #12]
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	005b      	lsls	r3, r3, #1
 8003560:	fa02 f303 	lsl.w	r3, r2, r3
 8003564:	693a      	ldr	r2, [r7, #16]
 8003566:	4313      	orrs	r3, r2
 8003568:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	693a      	ldr	r2, [r7, #16]
 800356e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003576:	2201      	movs	r2, #1
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	fa02 f303 	lsl.w	r3, r2, r3
 800357e:	43db      	mvns	r3, r3
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	4013      	ands	r3, r2
 8003584:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	091b      	lsrs	r3, r3, #4
 800358c:	f003 0201 	and.w	r2, r3, #1
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	fa02 f303 	lsl.w	r3, r2, r3
 8003596:	693a      	ldr	r2, [r7, #16]
 8003598:	4313      	orrs	r3, r2
 800359a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	693a      	ldr	r2, [r7, #16]
 80035a0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	f003 0303 	and.w	r3, r3, #3
 80035aa:	2b03      	cmp	r3, #3
 80035ac:	d017      	beq.n	80035de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	005b      	lsls	r3, r3, #1
 80035b8:	2203      	movs	r2, #3
 80035ba:	fa02 f303 	lsl.w	r3, r2, r3
 80035be:	43db      	mvns	r3, r3
 80035c0:	693a      	ldr	r2, [r7, #16]
 80035c2:	4013      	ands	r3, r2
 80035c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	689a      	ldr	r2, [r3, #8]
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	005b      	lsls	r3, r3, #1
 80035ce:	fa02 f303 	lsl.w	r3, r2, r3
 80035d2:	693a      	ldr	r2, [r7, #16]
 80035d4:	4313      	orrs	r3, r2
 80035d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	693a      	ldr	r2, [r7, #16]
 80035dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f003 0303 	and.w	r3, r3, #3
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d123      	bne.n	8003632 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	08da      	lsrs	r2, r3, #3
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	3208      	adds	r2, #8
 80035f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	f003 0307 	and.w	r3, r3, #7
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	220f      	movs	r2, #15
 8003602:	fa02 f303 	lsl.w	r3, r2, r3
 8003606:	43db      	mvns	r3, r3
 8003608:	693a      	ldr	r2, [r7, #16]
 800360a:	4013      	ands	r3, r2
 800360c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	691a      	ldr	r2, [r3, #16]
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	f003 0307 	and.w	r3, r3, #7
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	fa02 f303 	lsl.w	r3, r2, r3
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	4313      	orrs	r3, r2
 8003622:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	08da      	lsrs	r2, r3, #3
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	3208      	adds	r2, #8
 800362c:	6939      	ldr	r1, [r7, #16]
 800362e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	2203      	movs	r2, #3
 800363e:	fa02 f303 	lsl.w	r3, r2, r3
 8003642:	43db      	mvns	r3, r3
 8003644:	693a      	ldr	r2, [r7, #16]
 8003646:	4013      	ands	r3, r2
 8003648:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	f003 0203 	and.w	r2, r3, #3
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	005b      	lsls	r3, r3, #1
 8003656:	fa02 f303 	lsl.w	r3, r2, r3
 800365a:	693a      	ldr	r2, [r7, #16]
 800365c:	4313      	orrs	r3, r2
 800365e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800366e:	2b00      	cmp	r3, #0
 8003670:	f000 80a0 	beq.w	80037b4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003674:	4b58      	ldr	r3, [pc, #352]	; (80037d8 <HAL_GPIO_Init+0x2d8>)
 8003676:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003678:	4a57      	ldr	r2, [pc, #348]	; (80037d8 <HAL_GPIO_Init+0x2d8>)
 800367a:	f043 0301 	orr.w	r3, r3, #1
 800367e:	6613      	str	r3, [r2, #96]	; 0x60
 8003680:	4b55      	ldr	r3, [pc, #340]	; (80037d8 <HAL_GPIO_Init+0x2d8>)
 8003682:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003684:	f003 0301 	and.w	r3, r3, #1
 8003688:	60bb      	str	r3, [r7, #8]
 800368a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800368c:	4a53      	ldr	r2, [pc, #332]	; (80037dc <HAL_GPIO_Init+0x2dc>)
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	089b      	lsrs	r3, r3, #2
 8003692:	3302      	adds	r3, #2
 8003694:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003698:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	f003 0303 	and.w	r3, r3, #3
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	220f      	movs	r2, #15
 80036a4:	fa02 f303 	lsl.w	r3, r2, r3
 80036a8:	43db      	mvns	r3, r3
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	4013      	ands	r3, r2
 80036ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80036b6:	d019      	beq.n	80036ec <HAL_GPIO_Init+0x1ec>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	4a49      	ldr	r2, [pc, #292]	; (80037e0 <HAL_GPIO_Init+0x2e0>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d013      	beq.n	80036e8 <HAL_GPIO_Init+0x1e8>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	4a48      	ldr	r2, [pc, #288]	; (80037e4 <HAL_GPIO_Init+0x2e4>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d00d      	beq.n	80036e4 <HAL_GPIO_Init+0x1e4>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	4a47      	ldr	r2, [pc, #284]	; (80037e8 <HAL_GPIO_Init+0x2e8>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d007      	beq.n	80036e0 <HAL_GPIO_Init+0x1e0>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	4a46      	ldr	r2, [pc, #280]	; (80037ec <HAL_GPIO_Init+0x2ec>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d101      	bne.n	80036dc <HAL_GPIO_Init+0x1dc>
 80036d8:	2304      	movs	r3, #4
 80036da:	e008      	b.n	80036ee <HAL_GPIO_Init+0x1ee>
 80036dc:	2307      	movs	r3, #7
 80036de:	e006      	b.n	80036ee <HAL_GPIO_Init+0x1ee>
 80036e0:	2303      	movs	r3, #3
 80036e2:	e004      	b.n	80036ee <HAL_GPIO_Init+0x1ee>
 80036e4:	2302      	movs	r3, #2
 80036e6:	e002      	b.n	80036ee <HAL_GPIO_Init+0x1ee>
 80036e8:	2301      	movs	r3, #1
 80036ea:	e000      	b.n	80036ee <HAL_GPIO_Init+0x1ee>
 80036ec:	2300      	movs	r3, #0
 80036ee:	697a      	ldr	r2, [r7, #20]
 80036f0:	f002 0203 	and.w	r2, r2, #3
 80036f4:	0092      	lsls	r2, r2, #2
 80036f6:	4093      	lsls	r3, r2
 80036f8:	693a      	ldr	r2, [r7, #16]
 80036fa:	4313      	orrs	r3, r2
 80036fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80036fe:	4937      	ldr	r1, [pc, #220]	; (80037dc <HAL_GPIO_Init+0x2dc>)
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	089b      	lsrs	r3, r3, #2
 8003704:	3302      	adds	r3, #2
 8003706:	693a      	ldr	r2, [r7, #16]
 8003708:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800370c:	4b38      	ldr	r3, [pc, #224]	; (80037f0 <HAL_GPIO_Init+0x2f0>)
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	43db      	mvns	r3, r3
 8003716:	693a      	ldr	r2, [r7, #16]
 8003718:	4013      	ands	r3, r2
 800371a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003724:	2b00      	cmp	r3, #0
 8003726:	d003      	beq.n	8003730 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003728:	693a      	ldr	r2, [r7, #16]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	4313      	orrs	r3, r2
 800372e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003730:	4a2f      	ldr	r2, [pc, #188]	; (80037f0 <HAL_GPIO_Init+0x2f0>)
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003736:	4b2e      	ldr	r3, [pc, #184]	; (80037f0 <HAL_GPIO_Init+0x2f0>)
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	43db      	mvns	r3, r3
 8003740:	693a      	ldr	r2, [r7, #16]
 8003742:	4013      	ands	r3, r2
 8003744:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d003      	beq.n	800375a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003752:	693a      	ldr	r2, [r7, #16]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	4313      	orrs	r3, r2
 8003758:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800375a:	4a25      	ldr	r2, [pc, #148]	; (80037f0 <HAL_GPIO_Init+0x2f0>)
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003760:	4b23      	ldr	r3, [pc, #140]	; (80037f0 <HAL_GPIO_Init+0x2f0>)
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	43db      	mvns	r3, r3
 800376a:	693a      	ldr	r2, [r7, #16]
 800376c:	4013      	ands	r3, r2
 800376e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003778:	2b00      	cmp	r3, #0
 800377a:	d003      	beq.n	8003784 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800377c:	693a      	ldr	r2, [r7, #16]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	4313      	orrs	r3, r2
 8003782:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003784:	4a1a      	ldr	r2, [pc, #104]	; (80037f0 <HAL_GPIO_Init+0x2f0>)
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800378a:	4b19      	ldr	r3, [pc, #100]	; (80037f0 <HAL_GPIO_Init+0x2f0>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	43db      	mvns	r3, r3
 8003794:	693a      	ldr	r2, [r7, #16]
 8003796:	4013      	ands	r3, r2
 8003798:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d003      	beq.n	80037ae <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80037a6:	693a      	ldr	r2, [r7, #16]
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80037ae:	4a10      	ldr	r2, [pc, #64]	; (80037f0 <HAL_GPIO_Init+0x2f0>)
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	3301      	adds	r3, #1
 80037b8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	fa22 f303 	lsr.w	r3, r2, r3
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	f47f aea3 	bne.w	8003510 <HAL_GPIO_Init+0x10>
  }
}
 80037ca:	bf00      	nop
 80037cc:	bf00      	nop
 80037ce:	371c      	adds	r7, #28
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr
 80037d8:	40021000 	.word	0x40021000
 80037dc:	40010000 	.word	0x40010000
 80037e0:	48000400 	.word	0x48000400
 80037e4:	48000800 	.word	0x48000800
 80037e8:	48000c00 	.word	0x48000c00
 80037ec:	48001000 	.word	0x48001000
 80037f0:	40010400 	.word	0x40010400

080037f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
 80037fc:	460b      	mov	r3, r1
 80037fe:	807b      	strh	r3, [r7, #2]
 8003800:	4613      	mov	r3, r2
 8003802:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003804:	787b      	ldrb	r3, [r7, #1]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d003      	beq.n	8003812 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800380a:	887a      	ldrh	r2, [r7, #2]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003810:	e002      	b.n	8003818 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003812:	887a      	ldrh	r2, [r7, #2]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003818:	bf00      	nop
 800381a:	370c      	adds	r7, #12
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003824:	b480      	push	{r7}
 8003826:	b085      	sub	sp, #20
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	460b      	mov	r3, r1
 800382e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	695b      	ldr	r3, [r3, #20]
 8003834:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003836:	887a      	ldrh	r2, [r7, #2]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	4013      	ands	r3, r2
 800383c:	041a      	lsls	r2, r3, #16
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	43d9      	mvns	r1, r3
 8003842:	887b      	ldrh	r3, [r7, #2]
 8003844:	400b      	ands	r3, r1
 8003846:	431a      	orrs	r2, r3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	619a      	str	r2, [r3, #24]
}
 800384c:	bf00      	nop
 800384e:	3714      	adds	r7, #20
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr

08003858 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b082      	sub	sp, #8
 800385c:	af00      	add	r7, sp, #0
 800385e:	4603      	mov	r3, r0
 8003860:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003862:	4b08      	ldr	r3, [pc, #32]	; (8003884 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003864:	695a      	ldr	r2, [r3, #20]
 8003866:	88fb      	ldrh	r3, [r7, #6]
 8003868:	4013      	ands	r3, r2
 800386a:	2b00      	cmp	r3, #0
 800386c:	d006      	beq.n	800387c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800386e:	4a05      	ldr	r2, [pc, #20]	; (8003884 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003870:	88fb      	ldrh	r3, [r7, #6]
 8003872:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003874:	88fb      	ldrh	r3, [r7, #6]
 8003876:	4618      	mov	r0, r3
 8003878:	f7fd fea6 	bl	80015c8 <HAL_GPIO_EXTI_Callback>
  }
}
 800387c:	bf00      	nop
 800387e:	3708      	adds	r7, #8
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	40010400 	.word	0x40010400

08003888 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003888:	b480      	push	{r7}
 800388a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800388c:	4b04      	ldr	r3, [pc, #16]	; (80038a0 <HAL_PWREx_GetVoltageRange+0x18>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003894:	4618      	mov	r0, r3
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	40007000 	.word	0x40007000

080038a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b085      	sub	sp, #20
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038b2:	d130      	bne.n	8003916 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80038b4:	4b23      	ldr	r3, [pc, #140]	; (8003944 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80038bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038c0:	d038      	beq.n	8003934 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80038c2:	4b20      	ldr	r3, [pc, #128]	; (8003944 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80038ca:	4a1e      	ldr	r2, [pc, #120]	; (8003944 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038cc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038d0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80038d2:	4b1d      	ldr	r3, [pc, #116]	; (8003948 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2232      	movs	r2, #50	; 0x32
 80038d8:	fb02 f303 	mul.w	r3, r2, r3
 80038dc:	4a1b      	ldr	r2, [pc, #108]	; (800394c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80038de:	fba2 2303 	umull	r2, r3, r2, r3
 80038e2:	0c9b      	lsrs	r3, r3, #18
 80038e4:	3301      	adds	r3, #1
 80038e6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038e8:	e002      	b.n	80038f0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	3b01      	subs	r3, #1
 80038ee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80038f0:	4b14      	ldr	r3, [pc, #80]	; (8003944 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80038f2:	695b      	ldr	r3, [r3, #20]
 80038f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038fc:	d102      	bne.n	8003904 <HAL_PWREx_ControlVoltageScaling+0x60>
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d1f2      	bne.n	80038ea <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003904:	4b0f      	ldr	r3, [pc, #60]	; (8003944 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003906:	695b      	ldr	r3, [r3, #20]
 8003908:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800390c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003910:	d110      	bne.n	8003934 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003912:	2303      	movs	r3, #3
 8003914:	e00f      	b.n	8003936 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003916:	4b0b      	ldr	r3, [pc, #44]	; (8003944 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800391e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003922:	d007      	beq.n	8003934 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003924:	4b07      	ldr	r3, [pc, #28]	; (8003944 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800392c:	4a05      	ldr	r2, [pc, #20]	; (8003944 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800392e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003932:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003934:	2300      	movs	r3, #0
}
 8003936:	4618      	mov	r0, r3
 8003938:	3714      	adds	r7, #20
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	40007000 	.word	0x40007000
 8003948:	20000030 	.word	0x20000030
 800394c:	431bde83 	.word	0x431bde83

08003950 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b088      	sub	sp, #32
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d102      	bne.n	8003964 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	f000 bc02 	b.w	8004168 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003964:	4b96      	ldr	r3, [pc, #600]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	f003 030c 	and.w	r3, r3, #12
 800396c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800396e:	4b94      	ldr	r3, [pc, #592]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003970:	68db      	ldr	r3, [r3, #12]
 8003972:	f003 0303 	and.w	r3, r3, #3
 8003976:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0310 	and.w	r3, r3, #16
 8003980:	2b00      	cmp	r3, #0
 8003982:	f000 80e4 	beq.w	8003b4e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d007      	beq.n	800399c <HAL_RCC_OscConfig+0x4c>
 800398c:	69bb      	ldr	r3, [r7, #24]
 800398e:	2b0c      	cmp	r3, #12
 8003990:	f040 808b 	bne.w	8003aaa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	2b01      	cmp	r3, #1
 8003998:	f040 8087 	bne.w	8003aaa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800399c:	4b88      	ldr	r3, [pc, #544]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 0302 	and.w	r3, r3, #2
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d005      	beq.n	80039b4 <HAL_RCC_OscConfig+0x64>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	699b      	ldr	r3, [r3, #24]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d101      	bne.n	80039b4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e3d9      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a1a      	ldr	r2, [r3, #32]
 80039b8:	4b81      	ldr	r3, [pc, #516]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0308 	and.w	r3, r3, #8
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d004      	beq.n	80039ce <HAL_RCC_OscConfig+0x7e>
 80039c4:	4b7e      	ldr	r3, [pc, #504]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039cc:	e005      	b.n	80039da <HAL_RCC_OscConfig+0x8a>
 80039ce:	4b7c      	ldr	r3, [pc, #496]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 80039d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80039d4:	091b      	lsrs	r3, r3, #4
 80039d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039da:	4293      	cmp	r3, r2
 80039dc:	d223      	bcs.n	8003a26 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6a1b      	ldr	r3, [r3, #32]
 80039e2:	4618      	mov	r0, r3
 80039e4:	f000 fd8c 	bl	8004500 <RCC_SetFlashLatencyFromMSIRange>
 80039e8:	4603      	mov	r3, r0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d001      	beq.n	80039f2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e3ba      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80039f2:	4b73      	ldr	r3, [pc, #460]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a72      	ldr	r2, [pc, #456]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 80039f8:	f043 0308 	orr.w	r3, r3, #8
 80039fc:	6013      	str	r3, [r2, #0]
 80039fe:	4b70      	ldr	r3, [pc, #448]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a1b      	ldr	r3, [r3, #32]
 8003a0a:	496d      	ldr	r1, [pc, #436]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a10:	4b6b      	ldr	r3, [pc, #428]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	69db      	ldr	r3, [r3, #28]
 8003a1c:	021b      	lsls	r3, r3, #8
 8003a1e:	4968      	ldr	r1, [pc, #416]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003a20:	4313      	orrs	r3, r2
 8003a22:	604b      	str	r3, [r1, #4]
 8003a24:	e025      	b.n	8003a72 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a26:	4b66      	ldr	r3, [pc, #408]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a65      	ldr	r2, [pc, #404]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003a2c:	f043 0308 	orr.w	r3, r3, #8
 8003a30:	6013      	str	r3, [r2, #0]
 8003a32:	4b63      	ldr	r3, [pc, #396]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6a1b      	ldr	r3, [r3, #32]
 8003a3e:	4960      	ldr	r1, [pc, #384]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a44:	4b5e      	ldr	r3, [pc, #376]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	69db      	ldr	r3, [r3, #28]
 8003a50:	021b      	lsls	r3, r3, #8
 8003a52:	495b      	ldr	r1, [pc, #364]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003a54:	4313      	orrs	r3, r2
 8003a56:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d109      	bne.n	8003a72 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a1b      	ldr	r3, [r3, #32]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f000 fd4c 	bl	8004500 <RCC_SetFlashLatencyFromMSIRange>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d001      	beq.n	8003a72 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e37a      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a72:	f000 fc81 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 8003a76:	4602      	mov	r2, r0
 8003a78:	4b51      	ldr	r3, [pc, #324]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	091b      	lsrs	r3, r3, #4
 8003a7e:	f003 030f 	and.w	r3, r3, #15
 8003a82:	4950      	ldr	r1, [pc, #320]	; (8003bc4 <HAL_RCC_OscConfig+0x274>)
 8003a84:	5ccb      	ldrb	r3, [r1, r3]
 8003a86:	f003 031f 	and.w	r3, r3, #31
 8003a8a:	fa22 f303 	lsr.w	r3, r2, r3
 8003a8e:	4a4e      	ldr	r2, [pc, #312]	; (8003bc8 <HAL_RCC_OscConfig+0x278>)
 8003a90:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003a92:	4b4e      	ldr	r3, [pc, #312]	; (8003bcc <HAL_RCC_OscConfig+0x27c>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4618      	mov	r0, r3
 8003a98:	f7ff f9ba 	bl	8002e10 <HAL_InitTick>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003aa0:	7bfb      	ldrb	r3, [r7, #15]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d052      	beq.n	8003b4c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003aa6:	7bfb      	ldrb	r3, [r7, #15]
 8003aa8:	e35e      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d032      	beq.n	8003b18 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003ab2:	4b43      	ldr	r3, [pc, #268]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a42      	ldr	r2, [pc, #264]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003ab8:	f043 0301 	orr.w	r3, r3, #1
 8003abc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003abe:	f7ff f9f7 	bl	8002eb0 <HAL_GetTick>
 8003ac2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ac4:	e008      	b.n	8003ad8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ac6:	f7ff f9f3 	bl	8002eb0 <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	d901      	bls.n	8003ad8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	e347      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ad8:	4b39      	ldr	r3, [pc, #228]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0302 	and.w	r3, r3, #2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d0f0      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ae4:	4b36      	ldr	r3, [pc, #216]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a35      	ldr	r2, [pc, #212]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003aea:	f043 0308 	orr.w	r3, r3, #8
 8003aee:	6013      	str	r3, [r2, #0]
 8003af0:	4b33      	ldr	r3, [pc, #204]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a1b      	ldr	r3, [r3, #32]
 8003afc:	4930      	ldr	r1, [pc, #192]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003afe:	4313      	orrs	r3, r2
 8003b00:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b02:	4b2f      	ldr	r3, [pc, #188]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	69db      	ldr	r3, [r3, #28]
 8003b0e:	021b      	lsls	r3, r3, #8
 8003b10:	492b      	ldr	r1, [pc, #172]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003b12:	4313      	orrs	r3, r2
 8003b14:	604b      	str	r3, [r1, #4]
 8003b16:	e01a      	b.n	8003b4e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003b18:	4b29      	ldr	r3, [pc, #164]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	4a28      	ldr	r2, [pc, #160]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003b1e:	f023 0301 	bic.w	r3, r3, #1
 8003b22:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003b24:	f7ff f9c4 	bl	8002eb0 <HAL_GetTick>
 8003b28:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003b2a:	e008      	b.n	8003b3e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b2c:	f7ff f9c0 	bl	8002eb0 <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d901      	bls.n	8003b3e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e314      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003b3e:	4b20      	ldr	r3, [pc, #128]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0302 	and.w	r3, r3, #2
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d1f0      	bne.n	8003b2c <HAL_RCC_OscConfig+0x1dc>
 8003b4a:	e000      	b.n	8003b4e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b4c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0301 	and.w	r3, r3, #1
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d073      	beq.n	8003c42 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	2b08      	cmp	r3, #8
 8003b5e:	d005      	beq.n	8003b6c <HAL_RCC_OscConfig+0x21c>
 8003b60:	69bb      	ldr	r3, [r7, #24]
 8003b62:	2b0c      	cmp	r3, #12
 8003b64:	d10e      	bne.n	8003b84 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	2b03      	cmp	r3, #3
 8003b6a:	d10b      	bne.n	8003b84 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b6c:	4b14      	ldr	r3, [pc, #80]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d063      	beq.n	8003c40 <HAL_RCC_OscConfig+0x2f0>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d15f      	bne.n	8003c40 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e2f1      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b8c:	d106      	bne.n	8003b9c <HAL_RCC_OscConfig+0x24c>
 8003b8e:	4b0c      	ldr	r3, [pc, #48]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a0b      	ldr	r2, [pc, #44]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003b94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b98:	6013      	str	r3, [r2, #0]
 8003b9a:	e025      	b.n	8003be8 <HAL_RCC_OscConfig+0x298>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ba4:	d114      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x280>
 8003ba6:	4b06      	ldr	r3, [pc, #24]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a05      	ldr	r2, [pc, #20]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003bac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bb0:	6013      	str	r3, [r2, #0]
 8003bb2:	4b03      	ldr	r3, [pc, #12]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a02      	ldr	r2, [pc, #8]	; (8003bc0 <HAL_RCC_OscConfig+0x270>)
 8003bb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bbc:	6013      	str	r3, [r2, #0]
 8003bbe:	e013      	b.n	8003be8 <HAL_RCC_OscConfig+0x298>
 8003bc0:	40021000 	.word	0x40021000
 8003bc4:	0800d5b4 	.word	0x0800d5b4
 8003bc8:	20000030 	.word	0x20000030
 8003bcc:	20000034 	.word	0x20000034
 8003bd0:	4ba0      	ldr	r3, [pc, #640]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a9f      	ldr	r2, [pc, #636]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003bd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003bda:	6013      	str	r3, [r2, #0]
 8003bdc:	4b9d      	ldr	r3, [pc, #628]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a9c      	ldr	r2, [pc, #624]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003be2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003be6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d013      	beq.n	8003c18 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf0:	f7ff f95e 	bl	8002eb0 <HAL_GetTick>
 8003bf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003bf6:	e008      	b.n	8003c0a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003bf8:	f7ff f95a 	bl	8002eb0 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b64      	cmp	r3, #100	; 0x64
 8003c04:	d901      	bls.n	8003c0a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e2ae      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c0a:	4b92      	ldr	r3, [pc, #584]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d0f0      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x2a8>
 8003c16:	e014      	b.n	8003c42 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c18:	f7ff f94a 	bl	8002eb0 <HAL_GetTick>
 8003c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c1e:	e008      	b.n	8003c32 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c20:	f7ff f946 	bl	8002eb0 <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	2b64      	cmp	r3, #100	; 0x64
 8003c2c:	d901      	bls.n	8003c32 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	e29a      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003c32:	4b88      	ldr	r3, [pc, #544]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d1f0      	bne.n	8003c20 <HAL_RCC_OscConfig+0x2d0>
 8003c3e:	e000      	b.n	8003c42 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0302 	and.w	r3, r3, #2
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d060      	beq.n	8003d10 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	2b04      	cmp	r3, #4
 8003c52:	d005      	beq.n	8003c60 <HAL_RCC_OscConfig+0x310>
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	2b0c      	cmp	r3, #12
 8003c58:	d119      	bne.n	8003c8e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	2b02      	cmp	r3, #2
 8003c5e:	d116      	bne.n	8003c8e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c60:	4b7c      	ldr	r3, [pc, #496]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d005      	beq.n	8003c78 <HAL_RCC_OscConfig+0x328>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d101      	bne.n	8003c78 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e277      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c78:	4b76      	ldr	r3, [pc, #472]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	691b      	ldr	r3, [r3, #16]
 8003c84:	061b      	lsls	r3, r3, #24
 8003c86:	4973      	ldr	r1, [pc, #460]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003c8c:	e040      	b.n	8003d10 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d023      	beq.n	8003cde <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c96:	4b6f      	ldr	r3, [pc, #444]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a6e      	ldr	r2, [pc, #440]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003c9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ca0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ca2:	f7ff f905 	bl	8002eb0 <HAL_GetTick>
 8003ca6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ca8:	e008      	b.n	8003cbc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003caa:	f7ff f901 	bl	8002eb0 <HAL_GetTick>
 8003cae:	4602      	mov	r2, r0
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	1ad3      	subs	r3, r2, r3
 8003cb4:	2b02      	cmp	r3, #2
 8003cb6:	d901      	bls.n	8003cbc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003cb8:	2303      	movs	r3, #3
 8003cba:	e255      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cbc:	4b65      	ldr	r3, [pc, #404]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d0f0      	beq.n	8003caa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cc8:	4b62      	ldr	r3, [pc, #392]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	691b      	ldr	r3, [r3, #16]
 8003cd4:	061b      	lsls	r3, r3, #24
 8003cd6:	495f      	ldr	r1, [pc, #380]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	604b      	str	r3, [r1, #4]
 8003cdc:	e018      	b.n	8003d10 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003cde:	4b5d      	ldr	r3, [pc, #372]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a5c      	ldr	r2, [pc, #368]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003ce4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ce8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cea:	f7ff f8e1 	bl	8002eb0 <HAL_GetTick>
 8003cee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003cf0:	e008      	b.n	8003d04 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cf2:	f7ff f8dd 	bl	8002eb0 <HAL_GetTick>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	2b02      	cmp	r3, #2
 8003cfe:	d901      	bls.n	8003d04 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e231      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003d04:	4b53      	ldr	r3, [pc, #332]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d1f0      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0308 	and.w	r3, r3, #8
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d03c      	beq.n	8003d96 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	695b      	ldr	r3, [r3, #20]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d01c      	beq.n	8003d5e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d24:	4b4b      	ldr	r3, [pc, #300]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003d26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d2a:	4a4a      	ldr	r2, [pc, #296]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003d2c:	f043 0301 	orr.w	r3, r3, #1
 8003d30:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d34:	f7ff f8bc 	bl	8002eb0 <HAL_GetTick>
 8003d38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d3a:	e008      	b.n	8003d4e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d3c:	f7ff f8b8 	bl	8002eb0 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	2b02      	cmp	r3, #2
 8003d48:	d901      	bls.n	8003d4e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e20c      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003d4e:	4b41      	ldr	r3, [pc, #260]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003d50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d0ef      	beq.n	8003d3c <HAL_RCC_OscConfig+0x3ec>
 8003d5c:	e01b      	b.n	8003d96 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d5e:	4b3d      	ldr	r3, [pc, #244]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003d60:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d64:	4a3b      	ldr	r2, [pc, #236]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003d66:	f023 0301 	bic.w	r3, r3, #1
 8003d6a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d6e:	f7ff f89f 	bl	8002eb0 <HAL_GetTick>
 8003d72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d74:	e008      	b.n	8003d88 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d76:	f7ff f89b 	bl	8002eb0 <HAL_GetTick>
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	1ad3      	subs	r3, r2, r3
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d901      	bls.n	8003d88 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e1ef      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d88:	4b32      	ldr	r3, [pc, #200]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003d8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d8e:	f003 0302 	and.w	r3, r3, #2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d1ef      	bne.n	8003d76 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 0304 	and.w	r3, r3, #4
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	f000 80a6 	beq.w	8003ef0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003da4:	2300      	movs	r3, #0
 8003da6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003da8:	4b2a      	ldr	r3, [pc, #168]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003daa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d10d      	bne.n	8003dd0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003db4:	4b27      	ldr	r3, [pc, #156]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003db6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003db8:	4a26      	ldr	r2, [pc, #152]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003dba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dbe:	6593      	str	r3, [r2, #88]	; 0x58
 8003dc0:	4b24      	ldr	r3, [pc, #144]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003dc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dc8:	60bb      	str	r3, [r7, #8]
 8003dca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003dd0:	4b21      	ldr	r3, [pc, #132]	; (8003e58 <HAL_RCC_OscConfig+0x508>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d118      	bne.n	8003e0e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ddc:	4b1e      	ldr	r3, [pc, #120]	; (8003e58 <HAL_RCC_OscConfig+0x508>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a1d      	ldr	r2, [pc, #116]	; (8003e58 <HAL_RCC_OscConfig+0x508>)
 8003de2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003de6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003de8:	f7ff f862 	bl	8002eb0 <HAL_GetTick>
 8003dec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003dee:	e008      	b.n	8003e02 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003df0:	f7ff f85e 	bl	8002eb0 <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	2b02      	cmp	r3, #2
 8003dfc:	d901      	bls.n	8003e02 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e1b2      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003e02:	4b15      	ldr	r3, [pc, #84]	; (8003e58 <HAL_RCC_OscConfig+0x508>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d0f0      	beq.n	8003df0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d108      	bne.n	8003e28 <HAL_RCC_OscConfig+0x4d8>
 8003e16:	4b0f      	ldr	r3, [pc, #60]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003e18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e1c:	4a0d      	ldr	r2, [pc, #52]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003e1e:	f043 0301 	orr.w	r3, r3, #1
 8003e22:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e26:	e029      	b.n	8003e7c <HAL_RCC_OscConfig+0x52c>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	689b      	ldr	r3, [r3, #8]
 8003e2c:	2b05      	cmp	r3, #5
 8003e2e:	d115      	bne.n	8003e5c <HAL_RCC_OscConfig+0x50c>
 8003e30:	4b08      	ldr	r3, [pc, #32]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003e32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e36:	4a07      	ldr	r2, [pc, #28]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003e38:	f043 0304 	orr.w	r3, r3, #4
 8003e3c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e40:	4b04      	ldr	r3, [pc, #16]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e46:	4a03      	ldr	r2, [pc, #12]	; (8003e54 <HAL_RCC_OscConfig+0x504>)
 8003e48:	f043 0301 	orr.w	r3, r3, #1
 8003e4c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e50:	e014      	b.n	8003e7c <HAL_RCC_OscConfig+0x52c>
 8003e52:	bf00      	nop
 8003e54:	40021000 	.word	0x40021000
 8003e58:	40007000 	.word	0x40007000
 8003e5c:	4b9a      	ldr	r3, [pc, #616]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8003e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e62:	4a99      	ldr	r2, [pc, #612]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8003e64:	f023 0301 	bic.w	r3, r3, #1
 8003e68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003e6c:	4b96      	ldr	r3, [pc, #600]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8003e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e72:	4a95      	ldr	r2, [pc, #596]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8003e74:	f023 0304 	bic.w	r3, r3, #4
 8003e78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d016      	beq.n	8003eb2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e84:	f7ff f814 	bl	8002eb0 <HAL_GetTick>
 8003e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e8a:	e00a      	b.n	8003ea2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e8c:	f7ff f810 	bl	8002eb0 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d901      	bls.n	8003ea2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e162      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ea2:	4b89      	ldr	r3, [pc, #548]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8003ea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ea8:	f003 0302 	and.w	r3, r3, #2
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d0ed      	beq.n	8003e8c <HAL_RCC_OscConfig+0x53c>
 8003eb0:	e015      	b.n	8003ede <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eb2:	f7fe fffd 	bl	8002eb0 <HAL_GetTick>
 8003eb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003eb8:	e00a      	b.n	8003ed0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eba:	f7fe fff9 	bl	8002eb0 <HAL_GetTick>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d901      	bls.n	8003ed0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e14b      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ed0:	4b7d      	ldr	r3, [pc, #500]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8003ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ed6:	f003 0302 	and.w	r3, r3, #2
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1ed      	bne.n	8003eba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ede:	7ffb      	ldrb	r3, [r7, #31]
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d105      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ee4:	4b78      	ldr	r3, [pc, #480]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8003ee6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ee8:	4a77      	ldr	r2, [pc, #476]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8003eea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003eee:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f003 0320 	and.w	r3, r3, #32
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d03c      	beq.n	8003f76 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d01c      	beq.n	8003f3e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003f04:	4b70      	ldr	r3, [pc, #448]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8003f06:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003f0a:	4a6f      	ldr	r2, [pc, #444]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8003f0c:	f043 0301 	orr.w	r3, r3, #1
 8003f10:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f14:	f7fe ffcc 	bl	8002eb0 <HAL_GetTick>
 8003f18:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003f1a:	e008      	b.n	8003f2e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f1c:	f7fe ffc8 	bl	8002eb0 <HAL_GetTick>
 8003f20:	4602      	mov	r2, r0
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	2b02      	cmp	r3, #2
 8003f28:	d901      	bls.n	8003f2e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003f2a:	2303      	movs	r3, #3
 8003f2c:	e11c      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003f2e:	4b66      	ldr	r3, [pc, #408]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8003f30:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003f34:	f003 0302 	and.w	r3, r3, #2
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d0ef      	beq.n	8003f1c <HAL_RCC_OscConfig+0x5cc>
 8003f3c:	e01b      	b.n	8003f76 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003f3e:	4b62      	ldr	r3, [pc, #392]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8003f40:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003f44:	4a60      	ldr	r2, [pc, #384]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8003f46:	f023 0301 	bic.w	r3, r3, #1
 8003f4a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f4e:	f7fe ffaf 	bl	8002eb0 <HAL_GetTick>
 8003f52:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003f54:	e008      	b.n	8003f68 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f56:	f7fe ffab 	bl	8002eb0 <HAL_GetTick>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	693b      	ldr	r3, [r7, #16]
 8003f5e:	1ad3      	subs	r3, r2, r3
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	d901      	bls.n	8003f68 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003f64:	2303      	movs	r3, #3
 8003f66:	e0ff      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003f68:	4b57      	ldr	r3, [pc, #348]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8003f6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d1ef      	bne.n	8003f56 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	f000 80f3 	beq.w	8004166 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	f040 80c9 	bne.w	800411c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003f8a:	4b4f      	ldr	r3, [pc, #316]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	f003 0203 	and.w	r2, r3, #3
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d12c      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa8:	3b01      	subs	r3, #1
 8003faa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d123      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fba:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d11b      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fca:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d113      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fda:	085b      	lsrs	r3, r3, #1
 8003fdc:	3b01      	subs	r3, #1
 8003fde:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d109      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fee:	085b      	lsrs	r3, r3, #1
 8003ff0:	3b01      	subs	r3, #1
 8003ff2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d06b      	beq.n	80040d0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	2b0c      	cmp	r3, #12
 8003ffc:	d062      	beq.n	80040c4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003ffe:	4b32      	ldr	r3, [pc, #200]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004006:	2b00      	cmp	r3, #0
 8004008:	d001      	beq.n	800400e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e0ac      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800400e:	4b2e      	ldr	r3, [pc, #184]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a2d      	ldr	r2, [pc, #180]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8004014:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004018:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800401a:	f7fe ff49 	bl	8002eb0 <HAL_GetTick>
 800401e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004020:	e008      	b.n	8004034 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004022:	f7fe ff45 	bl	8002eb0 <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	2b02      	cmp	r3, #2
 800402e:	d901      	bls.n	8004034 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004030:	2303      	movs	r3, #3
 8004032:	e099      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004034:	4b24      	ldr	r3, [pc, #144]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d1f0      	bne.n	8004022 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004040:	4b21      	ldr	r3, [pc, #132]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8004042:	68da      	ldr	r2, [r3, #12]
 8004044:	4b21      	ldr	r3, [pc, #132]	; (80040cc <HAL_RCC_OscConfig+0x77c>)
 8004046:	4013      	ands	r3, r2
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800404c:	687a      	ldr	r2, [r7, #4]
 800404e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004050:	3a01      	subs	r2, #1
 8004052:	0112      	lsls	r2, r2, #4
 8004054:	4311      	orrs	r1, r2
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800405a:	0212      	lsls	r2, r2, #8
 800405c:	4311      	orrs	r1, r2
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004062:	0852      	lsrs	r2, r2, #1
 8004064:	3a01      	subs	r2, #1
 8004066:	0552      	lsls	r2, r2, #21
 8004068:	4311      	orrs	r1, r2
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800406e:	0852      	lsrs	r2, r2, #1
 8004070:	3a01      	subs	r2, #1
 8004072:	0652      	lsls	r2, r2, #25
 8004074:	4311      	orrs	r1, r2
 8004076:	687a      	ldr	r2, [r7, #4]
 8004078:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800407a:	06d2      	lsls	r2, r2, #27
 800407c:	430a      	orrs	r2, r1
 800407e:	4912      	ldr	r1, [pc, #72]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8004080:	4313      	orrs	r3, r2
 8004082:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004084:	4b10      	ldr	r3, [pc, #64]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a0f      	ldr	r2, [pc, #60]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 800408a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800408e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004090:	4b0d      	ldr	r3, [pc, #52]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	4a0c      	ldr	r2, [pc, #48]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 8004096:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800409a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800409c:	f7fe ff08 	bl	8002eb0 <HAL_GetTick>
 80040a0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040a2:	e008      	b.n	80040b6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040a4:	f7fe ff04 	bl	8002eb0 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e058      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040b6:	4b04      	ldr	r3, [pc, #16]	; (80040c8 <HAL_RCC_OscConfig+0x778>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d0f0      	beq.n	80040a4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80040c2:	e050      	b.n	8004166 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e04f      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
 80040c8:	40021000 	.word	0x40021000
 80040cc:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040d0:	4b27      	ldr	r3, [pc, #156]	; (8004170 <HAL_RCC_OscConfig+0x820>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d144      	bne.n	8004166 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80040dc:	4b24      	ldr	r3, [pc, #144]	; (8004170 <HAL_RCC_OscConfig+0x820>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a23      	ldr	r2, [pc, #140]	; (8004170 <HAL_RCC_OscConfig+0x820>)
 80040e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040e6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80040e8:	4b21      	ldr	r3, [pc, #132]	; (8004170 <HAL_RCC_OscConfig+0x820>)
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	4a20      	ldr	r2, [pc, #128]	; (8004170 <HAL_RCC_OscConfig+0x820>)
 80040ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040f2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80040f4:	f7fe fedc 	bl	8002eb0 <HAL_GetTick>
 80040f8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040fa:	e008      	b.n	800410e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040fc:	f7fe fed8 	bl	8002eb0 <HAL_GetTick>
 8004100:	4602      	mov	r2, r0
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	2b02      	cmp	r3, #2
 8004108:	d901      	bls.n	800410e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	e02c      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800410e:	4b18      	ldr	r3, [pc, #96]	; (8004170 <HAL_RCC_OscConfig+0x820>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d0f0      	beq.n	80040fc <HAL_RCC_OscConfig+0x7ac>
 800411a:	e024      	b.n	8004166 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800411c:	69bb      	ldr	r3, [r7, #24]
 800411e:	2b0c      	cmp	r3, #12
 8004120:	d01f      	beq.n	8004162 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004122:	4b13      	ldr	r3, [pc, #76]	; (8004170 <HAL_RCC_OscConfig+0x820>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a12      	ldr	r2, [pc, #72]	; (8004170 <HAL_RCC_OscConfig+0x820>)
 8004128:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800412c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800412e:	f7fe febf 	bl	8002eb0 <HAL_GetTick>
 8004132:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004134:	e008      	b.n	8004148 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004136:	f7fe febb 	bl	8002eb0 <HAL_GetTick>
 800413a:	4602      	mov	r2, r0
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	2b02      	cmp	r3, #2
 8004142:	d901      	bls.n	8004148 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004144:	2303      	movs	r3, #3
 8004146:	e00f      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004148:	4b09      	ldr	r3, [pc, #36]	; (8004170 <HAL_RCC_OscConfig+0x820>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d1f0      	bne.n	8004136 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004154:	4b06      	ldr	r3, [pc, #24]	; (8004170 <HAL_RCC_OscConfig+0x820>)
 8004156:	68da      	ldr	r2, [r3, #12]
 8004158:	4905      	ldr	r1, [pc, #20]	; (8004170 <HAL_RCC_OscConfig+0x820>)
 800415a:	4b06      	ldr	r3, [pc, #24]	; (8004174 <HAL_RCC_OscConfig+0x824>)
 800415c:	4013      	ands	r3, r2
 800415e:	60cb      	str	r3, [r1, #12]
 8004160:	e001      	b.n	8004166 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e000      	b.n	8004168 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8004166:	2300      	movs	r3, #0
}
 8004168:	4618      	mov	r0, r3
 800416a:	3720      	adds	r7, #32
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}
 8004170:	40021000 	.word	0x40021000
 8004174:	feeefffc 	.word	0xfeeefffc

08004178 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b084      	sub	sp, #16
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d101      	bne.n	800418c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e0e7      	b.n	800435c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800418c:	4b75      	ldr	r3, [pc, #468]	; (8004364 <HAL_RCC_ClockConfig+0x1ec>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 0307 	and.w	r3, r3, #7
 8004194:	683a      	ldr	r2, [r7, #0]
 8004196:	429a      	cmp	r2, r3
 8004198:	d910      	bls.n	80041bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800419a:	4b72      	ldr	r3, [pc, #456]	; (8004364 <HAL_RCC_ClockConfig+0x1ec>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f023 0207 	bic.w	r2, r3, #7
 80041a2:	4970      	ldr	r1, [pc, #448]	; (8004364 <HAL_RCC_ClockConfig+0x1ec>)
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	4313      	orrs	r3, r2
 80041a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041aa:	4b6e      	ldr	r3, [pc, #440]	; (8004364 <HAL_RCC_ClockConfig+0x1ec>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0307 	and.w	r3, r3, #7
 80041b2:	683a      	ldr	r2, [r7, #0]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d001      	beq.n	80041bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e0cf      	b.n	800435c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0302 	and.w	r3, r3, #2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d010      	beq.n	80041ea <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	689a      	ldr	r2, [r3, #8]
 80041cc:	4b66      	ldr	r3, [pc, #408]	; (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d908      	bls.n	80041ea <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041d8:	4b63      	ldr	r3, [pc, #396]	; (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	4960      	ldr	r1, [pc, #384]	; (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 80041e6:	4313      	orrs	r3, r2
 80041e8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0301 	and.w	r3, r3, #1
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d04c      	beq.n	8004290 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	2b03      	cmp	r3, #3
 80041fc:	d107      	bne.n	800420e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80041fe:	4b5a      	ldr	r3, [pc, #360]	; (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d121      	bne.n	800424e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e0a6      	b.n	800435c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	2b02      	cmp	r3, #2
 8004214:	d107      	bne.n	8004226 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004216:	4b54      	ldr	r3, [pc, #336]	; (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800421e:	2b00      	cmp	r3, #0
 8004220:	d115      	bne.n	800424e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e09a      	b.n	800435c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d107      	bne.n	800423e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800422e:	4b4e      	ldr	r3, [pc, #312]	; (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 0302 	and.w	r3, r3, #2
 8004236:	2b00      	cmp	r3, #0
 8004238:	d109      	bne.n	800424e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800423a:	2301      	movs	r3, #1
 800423c:	e08e      	b.n	800435c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800423e:	4b4a      	ldr	r3, [pc, #296]	; (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004246:	2b00      	cmp	r3, #0
 8004248:	d101      	bne.n	800424e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e086      	b.n	800435c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800424e:	4b46      	ldr	r3, [pc, #280]	; (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f023 0203 	bic.w	r2, r3, #3
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	4943      	ldr	r1, [pc, #268]	; (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 800425c:	4313      	orrs	r3, r2
 800425e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004260:	f7fe fe26 	bl	8002eb0 <HAL_GetTick>
 8004264:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004266:	e00a      	b.n	800427e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004268:	f7fe fe22 	bl	8002eb0 <HAL_GetTick>
 800426c:	4602      	mov	r2, r0
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	f241 3288 	movw	r2, #5000	; 0x1388
 8004276:	4293      	cmp	r3, r2
 8004278:	d901      	bls.n	800427e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e06e      	b.n	800435c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800427e:	4b3a      	ldr	r3, [pc, #232]	; (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f003 020c 	and.w	r2, r3, #12
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	429a      	cmp	r2, r3
 800428e:	d1eb      	bne.n	8004268 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f003 0302 	and.w	r3, r3, #2
 8004298:	2b00      	cmp	r3, #0
 800429a:	d010      	beq.n	80042be <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	689a      	ldr	r2, [r3, #8]
 80042a0:	4b31      	ldr	r3, [pc, #196]	; (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042a8:	429a      	cmp	r2, r3
 80042aa:	d208      	bcs.n	80042be <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042ac:	4b2e      	ldr	r3, [pc, #184]	; (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	492b      	ldr	r1, [pc, #172]	; (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042be:	4b29      	ldr	r3, [pc, #164]	; (8004364 <HAL_RCC_ClockConfig+0x1ec>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0307 	and.w	r3, r3, #7
 80042c6:	683a      	ldr	r2, [r7, #0]
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d210      	bcs.n	80042ee <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042cc:	4b25      	ldr	r3, [pc, #148]	; (8004364 <HAL_RCC_ClockConfig+0x1ec>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f023 0207 	bic.w	r2, r3, #7
 80042d4:	4923      	ldr	r1, [pc, #140]	; (8004364 <HAL_RCC_ClockConfig+0x1ec>)
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	4313      	orrs	r3, r2
 80042da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042dc:	4b21      	ldr	r3, [pc, #132]	; (8004364 <HAL_RCC_ClockConfig+0x1ec>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0307 	and.w	r3, r3, #7
 80042e4:	683a      	ldr	r2, [r7, #0]
 80042e6:	429a      	cmp	r2, r3
 80042e8:	d001      	beq.n	80042ee <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e036      	b.n	800435c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 0304 	and.w	r3, r3, #4
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d008      	beq.n	800430c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042fa:	4b1b      	ldr	r3, [pc, #108]	; (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	4918      	ldr	r1, [pc, #96]	; (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 8004308:	4313      	orrs	r3, r2
 800430a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0308 	and.w	r3, r3, #8
 8004314:	2b00      	cmp	r3, #0
 8004316:	d009      	beq.n	800432c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004318:	4b13      	ldr	r3, [pc, #76]	; (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	691b      	ldr	r3, [r3, #16]
 8004324:	00db      	lsls	r3, r3, #3
 8004326:	4910      	ldr	r1, [pc, #64]	; (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 8004328:	4313      	orrs	r3, r2
 800432a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800432c:	f000 f824 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 8004330:	4602      	mov	r2, r0
 8004332:	4b0d      	ldr	r3, [pc, #52]	; (8004368 <HAL_RCC_ClockConfig+0x1f0>)
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	091b      	lsrs	r3, r3, #4
 8004338:	f003 030f 	and.w	r3, r3, #15
 800433c:	490b      	ldr	r1, [pc, #44]	; (800436c <HAL_RCC_ClockConfig+0x1f4>)
 800433e:	5ccb      	ldrb	r3, [r1, r3]
 8004340:	f003 031f 	and.w	r3, r3, #31
 8004344:	fa22 f303 	lsr.w	r3, r2, r3
 8004348:	4a09      	ldr	r2, [pc, #36]	; (8004370 <HAL_RCC_ClockConfig+0x1f8>)
 800434a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800434c:	4b09      	ldr	r3, [pc, #36]	; (8004374 <HAL_RCC_ClockConfig+0x1fc>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4618      	mov	r0, r3
 8004352:	f7fe fd5d 	bl	8002e10 <HAL_InitTick>
 8004356:	4603      	mov	r3, r0
 8004358:	72fb      	strb	r3, [r7, #11]

  return status;
 800435a:	7afb      	ldrb	r3, [r7, #11]
}
 800435c:	4618      	mov	r0, r3
 800435e:	3710      	adds	r7, #16
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}
 8004364:	40022000 	.word	0x40022000
 8004368:	40021000 	.word	0x40021000
 800436c:	0800d5b4 	.word	0x0800d5b4
 8004370:	20000030 	.word	0x20000030
 8004374:	20000034 	.word	0x20000034

08004378 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004378:	b480      	push	{r7}
 800437a:	b089      	sub	sp, #36	; 0x24
 800437c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800437e:	2300      	movs	r3, #0
 8004380:	61fb      	str	r3, [r7, #28]
 8004382:	2300      	movs	r3, #0
 8004384:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004386:	4b3e      	ldr	r3, [pc, #248]	; (8004480 <HAL_RCC_GetSysClockFreq+0x108>)
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	f003 030c 	and.w	r3, r3, #12
 800438e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004390:	4b3b      	ldr	r3, [pc, #236]	; (8004480 <HAL_RCC_GetSysClockFreq+0x108>)
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	f003 0303 	and.w	r3, r3, #3
 8004398:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d005      	beq.n	80043ac <HAL_RCC_GetSysClockFreq+0x34>
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	2b0c      	cmp	r3, #12
 80043a4:	d121      	bne.n	80043ea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d11e      	bne.n	80043ea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80043ac:	4b34      	ldr	r3, [pc, #208]	; (8004480 <HAL_RCC_GetSysClockFreq+0x108>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 0308 	and.w	r3, r3, #8
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d107      	bne.n	80043c8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80043b8:	4b31      	ldr	r3, [pc, #196]	; (8004480 <HAL_RCC_GetSysClockFreq+0x108>)
 80043ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043be:	0a1b      	lsrs	r3, r3, #8
 80043c0:	f003 030f 	and.w	r3, r3, #15
 80043c4:	61fb      	str	r3, [r7, #28]
 80043c6:	e005      	b.n	80043d4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80043c8:	4b2d      	ldr	r3, [pc, #180]	; (8004480 <HAL_RCC_GetSysClockFreq+0x108>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	091b      	lsrs	r3, r3, #4
 80043ce:	f003 030f 	and.w	r3, r3, #15
 80043d2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80043d4:	4a2b      	ldr	r2, [pc, #172]	; (8004484 <HAL_RCC_GetSysClockFreq+0x10c>)
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043dc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d10d      	bne.n	8004400 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80043e8:	e00a      	b.n	8004400 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	2b04      	cmp	r3, #4
 80043ee:	d102      	bne.n	80043f6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80043f0:	4b25      	ldr	r3, [pc, #148]	; (8004488 <HAL_RCC_GetSysClockFreq+0x110>)
 80043f2:	61bb      	str	r3, [r7, #24]
 80043f4:	e004      	b.n	8004400 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	2b08      	cmp	r3, #8
 80043fa:	d101      	bne.n	8004400 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80043fc:	4b23      	ldr	r3, [pc, #140]	; (800448c <HAL_RCC_GetSysClockFreq+0x114>)
 80043fe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	2b0c      	cmp	r3, #12
 8004404:	d134      	bne.n	8004470 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004406:	4b1e      	ldr	r3, [pc, #120]	; (8004480 <HAL_RCC_GetSysClockFreq+0x108>)
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	f003 0303 	and.w	r3, r3, #3
 800440e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	2b02      	cmp	r3, #2
 8004414:	d003      	beq.n	800441e <HAL_RCC_GetSysClockFreq+0xa6>
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	2b03      	cmp	r3, #3
 800441a:	d003      	beq.n	8004424 <HAL_RCC_GetSysClockFreq+0xac>
 800441c:	e005      	b.n	800442a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800441e:	4b1a      	ldr	r3, [pc, #104]	; (8004488 <HAL_RCC_GetSysClockFreq+0x110>)
 8004420:	617b      	str	r3, [r7, #20]
      break;
 8004422:	e005      	b.n	8004430 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004424:	4b19      	ldr	r3, [pc, #100]	; (800448c <HAL_RCC_GetSysClockFreq+0x114>)
 8004426:	617b      	str	r3, [r7, #20]
      break;
 8004428:	e002      	b.n	8004430 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	617b      	str	r3, [r7, #20]
      break;
 800442e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004430:	4b13      	ldr	r3, [pc, #76]	; (8004480 <HAL_RCC_GetSysClockFreq+0x108>)
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	091b      	lsrs	r3, r3, #4
 8004436:	f003 0307 	and.w	r3, r3, #7
 800443a:	3301      	adds	r3, #1
 800443c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800443e:	4b10      	ldr	r3, [pc, #64]	; (8004480 <HAL_RCC_GetSysClockFreq+0x108>)
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	0a1b      	lsrs	r3, r3, #8
 8004444:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004448:	697a      	ldr	r2, [r7, #20]
 800444a:	fb03 f202 	mul.w	r2, r3, r2
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	fbb2 f3f3 	udiv	r3, r2, r3
 8004454:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004456:	4b0a      	ldr	r3, [pc, #40]	; (8004480 <HAL_RCC_GetSysClockFreq+0x108>)
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	0e5b      	lsrs	r3, r3, #25
 800445c:	f003 0303 	and.w	r3, r3, #3
 8004460:	3301      	adds	r3, #1
 8004462:	005b      	lsls	r3, r3, #1
 8004464:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004466:	697a      	ldr	r2, [r7, #20]
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	fbb2 f3f3 	udiv	r3, r2, r3
 800446e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004470:	69bb      	ldr	r3, [r7, #24]
}
 8004472:	4618      	mov	r0, r3
 8004474:	3724      	adds	r7, #36	; 0x24
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop
 8004480:	40021000 	.word	0x40021000
 8004484:	0800d5cc 	.word	0x0800d5cc
 8004488:	00f42400 	.word	0x00f42400
 800448c:	007a1200 	.word	0x007a1200

08004490 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004490:	b480      	push	{r7}
 8004492:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004494:	4b03      	ldr	r3, [pc, #12]	; (80044a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004496:	681b      	ldr	r3, [r3, #0]
}
 8004498:	4618      	mov	r0, r3
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr
 80044a2:	bf00      	nop
 80044a4:	20000030 	.word	0x20000030

080044a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80044ac:	f7ff fff0 	bl	8004490 <HAL_RCC_GetHCLKFreq>
 80044b0:	4602      	mov	r2, r0
 80044b2:	4b06      	ldr	r3, [pc, #24]	; (80044cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	0a1b      	lsrs	r3, r3, #8
 80044b8:	f003 0307 	and.w	r3, r3, #7
 80044bc:	4904      	ldr	r1, [pc, #16]	; (80044d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80044be:	5ccb      	ldrb	r3, [r1, r3]
 80044c0:	f003 031f 	and.w	r3, r3, #31
 80044c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	40021000 	.word	0x40021000
 80044d0:	0800d5c4 	.word	0x0800d5c4

080044d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80044d8:	f7ff ffda 	bl	8004490 <HAL_RCC_GetHCLKFreq>
 80044dc:	4602      	mov	r2, r0
 80044de:	4b06      	ldr	r3, [pc, #24]	; (80044f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	0adb      	lsrs	r3, r3, #11
 80044e4:	f003 0307 	and.w	r3, r3, #7
 80044e8:	4904      	ldr	r1, [pc, #16]	; (80044fc <HAL_RCC_GetPCLK2Freq+0x28>)
 80044ea:	5ccb      	ldrb	r3, [r1, r3]
 80044ec:	f003 031f 	and.w	r3, r3, #31
 80044f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	bd80      	pop	{r7, pc}
 80044f8:	40021000 	.word	0x40021000
 80044fc:	0800d5c4 	.word	0x0800d5c4

08004500 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b086      	sub	sp, #24
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004508:	2300      	movs	r3, #0
 800450a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800450c:	4b2a      	ldr	r3, [pc, #168]	; (80045b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800450e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004510:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004514:	2b00      	cmp	r3, #0
 8004516:	d003      	beq.n	8004520 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004518:	f7ff f9b6 	bl	8003888 <HAL_PWREx_GetVoltageRange>
 800451c:	6178      	str	r0, [r7, #20]
 800451e:	e014      	b.n	800454a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004520:	4b25      	ldr	r3, [pc, #148]	; (80045b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004524:	4a24      	ldr	r2, [pc, #144]	; (80045b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004526:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800452a:	6593      	str	r3, [r2, #88]	; 0x58
 800452c:	4b22      	ldr	r3, [pc, #136]	; (80045b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800452e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004530:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004534:	60fb      	str	r3, [r7, #12]
 8004536:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004538:	f7ff f9a6 	bl	8003888 <HAL_PWREx_GetVoltageRange>
 800453c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800453e:	4b1e      	ldr	r3, [pc, #120]	; (80045b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004540:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004542:	4a1d      	ldr	r2, [pc, #116]	; (80045b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004544:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004548:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004550:	d10b      	bne.n	800456a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2b80      	cmp	r3, #128	; 0x80
 8004556:	d919      	bls.n	800458c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2ba0      	cmp	r3, #160	; 0xa0
 800455c:	d902      	bls.n	8004564 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800455e:	2302      	movs	r3, #2
 8004560:	613b      	str	r3, [r7, #16]
 8004562:	e013      	b.n	800458c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004564:	2301      	movs	r3, #1
 8004566:	613b      	str	r3, [r7, #16]
 8004568:	e010      	b.n	800458c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2b80      	cmp	r3, #128	; 0x80
 800456e:	d902      	bls.n	8004576 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004570:	2303      	movs	r3, #3
 8004572:	613b      	str	r3, [r7, #16]
 8004574:	e00a      	b.n	800458c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2b80      	cmp	r3, #128	; 0x80
 800457a:	d102      	bne.n	8004582 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800457c:	2302      	movs	r3, #2
 800457e:	613b      	str	r3, [r7, #16]
 8004580:	e004      	b.n	800458c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2b70      	cmp	r3, #112	; 0x70
 8004586:	d101      	bne.n	800458c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004588:	2301      	movs	r3, #1
 800458a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800458c:	4b0b      	ldr	r3, [pc, #44]	; (80045bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f023 0207 	bic.w	r2, r3, #7
 8004594:	4909      	ldr	r1, [pc, #36]	; (80045bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	4313      	orrs	r3, r2
 800459a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800459c:	4b07      	ldr	r3, [pc, #28]	; (80045bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 0307 	and.w	r3, r3, #7
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	429a      	cmp	r2, r3
 80045a8:	d001      	beq.n	80045ae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e000      	b.n	80045b0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80045ae:	2300      	movs	r3, #0
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3718      	adds	r7, #24
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	40021000 	.word	0x40021000
 80045bc:	40022000 	.word	0x40022000

080045c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b086      	sub	sp, #24
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80045c8:	2300      	movs	r3, #0
 80045ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80045cc:	2300      	movs	r3, #0
 80045ce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d031      	beq.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045e0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80045e4:	d01a      	beq.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80045e6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80045ea:	d814      	bhi.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d009      	beq.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80045f0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80045f4:	d10f      	bne.n	8004616 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80045f6:	4b5d      	ldr	r3, [pc, #372]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	4a5c      	ldr	r2, [pc, #368]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004600:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004602:	e00c      	b.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	3304      	adds	r3, #4
 8004608:	2100      	movs	r1, #0
 800460a:	4618      	mov	r0, r3
 800460c:	f000 fa22 	bl	8004a54 <RCCEx_PLLSAI1_Config>
 8004610:	4603      	mov	r3, r0
 8004612:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004614:	e003      	b.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	74fb      	strb	r3, [r7, #19]
      break;
 800461a:	e000      	b.n	800461e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800461c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800461e:	7cfb      	ldrb	r3, [r7, #19]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d10b      	bne.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004624:	4b51      	ldr	r3, [pc, #324]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004626:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800462a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004632:	494e      	ldr	r1, [pc, #312]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004634:	4313      	orrs	r3, r2
 8004636:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800463a:	e001      	b.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800463c:	7cfb      	ldrb	r3, [r7, #19]
 800463e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004648:	2b00      	cmp	r3, #0
 800464a:	f000 809e 	beq.w	800478a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800464e:	2300      	movs	r3, #0
 8004650:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004652:	4b46      	ldr	r3, [pc, #280]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004656:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d101      	bne.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800465e:	2301      	movs	r3, #1
 8004660:	e000      	b.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8004662:	2300      	movs	r3, #0
 8004664:	2b00      	cmp	r3, #0
 8004666:	d00d      	beq.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004668:	4b40      	ldr	r3, [pc, #256]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800466a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800466c:	4a3f      	ldr	r2, [pc, #252]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800466e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004672:	6593      	str	r3, [r2, #88]	; 0x58
 8004674:	4b3d      	ldr	r3, [pc, #244]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004676:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004678:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800467c:	60bb      	str	r3, [r7, #8]
 800467e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004680:	2301      	movs	r3, #1
 8004682:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004684:	4b3a      	ldr	r3, [pc, #232]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a39      	ldr	r2, [pc, #228]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800468a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800468e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004690:	f7fe fc0e 	bl	8002eb0 <HAL_GetTick>
 8004694:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004696:	e009      	b.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004698:	f7fe fc0a 	bl	8002eb0 <HAL_GetTick>
 800469c:	4602      	mov	r2, r0
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	2b02      	cmp	r3, #2
 80046a4:	d902      	bls.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80046a6:	2303      	movs	r3, #3
 80046a8:	74fb      	strb	r3, [r7, #19]
        break;
 80046aa:	e005      	b.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80046ac:	4b30      	ldr	r3, [pc, #192]	; (8004770 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d0ef      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80046b8:	7cfb      	ldrb	r3, [r7, #19]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d15a      	bne.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80046be:	4b2b      	ldr	r3, [pc, #172]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80046c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046c8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d01e      	beq.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046d4:	697a      	ldr	r2, [r7, #20]
 80046d6:	429a      	cmp	r2, r3
 80046d8:	d019      	beq.n	800470e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80046da:	4b24      	ldr	r3, [pc, #144]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80046dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046e4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80046e6:	4b21      	ldr	r3, [pc, #132]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80046e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046ec:	4a1f      	ldr	r2, [pc, #124]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80046ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80046f6:	4b1d      	ldr	r3, [pc, #116]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80046f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046fc:	4a1b      	ldr	r2, [pc, #108]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80046fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004702:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004706:	4a19      	ldr	r2, [pc, #100]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004708:	697b      	ldr	r3, [r7, #20]
 800470a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	f003 0301 	and.w	r3, r3, #1
 8004714:	2b00      	cmp	r3, #0
 8004716:	d016      	beq.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004718:	f7fe fbca 	bl	8002eb0 <HAL_GetTick>
 800471c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800471e:	e00b      	b.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004720:	f7fe fbc6 	bl	8002eb0 <HAL_GetTick>
 8004724:	4602      	mov	r2, r0
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	f241 3288 	movw	r2, #5000	; 0x1388
 800472e:	4293      	cmp	r3, r2
 8004730:	d902      	bls.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8004732:	2303      	movs	r3, #3
 8004734:	74fb      	strb	r3, [r7, #19]
            break;
 8004736:	e006      	b.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004738:	4b0c      	ldr	r3, [pc, #48]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800473a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800473e:	f003 0302 	and.w	r3, r3, #2
 8004742:	2b00      	cmp	r3, #0
 8004744:	d0ec      	beq.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004746:	7cfb      	ldrb	r3, [r7, #19]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d10b      	bne.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800474c:	4b07      	ldr	r3, [pc, #28]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800474e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004752:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800475a:	4904      	ldr	r1, [pc, #16]	; (800476c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800475c:	4313      	orrs	r3, r2
 800475e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004762:	e009      	b.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004764:	7cfb      	ldrb	r3, [r7, #19]
 8004766:	74bb      	strb	r3, [r7, #18]
 8004768:	e006      	b.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800476a:	bf00      	nop
 800476c:	40021000 	.word	0x40021000
 8004770:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004774:	7cfb      	ldrb	r3, [r7, #19]
 8004776:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004778:	7c7b      	ldrb	r3, [r7, #17]
 800477a:	2b01      	cmp	r3, #1
 800477c:	d105      	bne.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800477e:	4b8d      	ldr	r3, [pc, #564]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004780:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004782:	4a8c      	ldr	r2, [pc, #560]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004784:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004788:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 0301 	and.w	r3, r3, #1
 8004792:	2b00      	cmp	r3, #0
 8004794:	d00a      	beq.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004796:	4b87      	ldr	r3, [pc, #540]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004798:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800479c:	f023 0203 	bic.w	r2, r3, #3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6a1b      	ldr	r3, [r3, #32]
 80047a4:	4983      	ldr	r1, [pc, #524]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80047a6:	4313      	orrs	r3, r2
 80047a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 0302 	and.w	r3, r3, #2
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d00a      	beq.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80047b8:	4b7e      	ldr	r3, [pc, #504]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80047ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047be:	f023 020c 	bic.w	r2, r3, #12
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c6:	497b      	ldr	r1, [pc, #492]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80047c8:	4313      	orrs	r3, r2
 80047ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f003 0304 	and.w	r3, r3, #4
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d00a      	beq.n	80047f0 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80047da:	4b76      	ldr	r3, [pc, #472]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80047dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047e0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e8:	4972      	ldr	r1, [pc, #456]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f003 0320 	and.w	r3, r3, #32
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d00a      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80047fc:	4b6d      	ldr	r3, [pc, #436]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80047fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004802:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800480a:	496a      	ldr	r1, [pc, #424]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800480c:	4313      	orrs	r3, r2
 800480e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800481a:	2b00      	cmp	r3, #0
 800481c:	d00a      	beq.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800481e:	4b65      	ldr	r3, [pc, #404]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004820:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004824:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800482c:	4961      	ldr	r1, [pc, #388]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800482e:	4313      	orrs	r3, r2
 8004830:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800483c:	2b00      	cmp	r3, #0
 800483e:	d00a      	beq.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004840:	4b5c      	ldr	r3, [pc, #368]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004842:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004846:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800484e:	4959      	ldr	r1, [pc, #356]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004850:	4313      	orrs	r3, r2
 8004852:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800485e:	2b00      	cmp	r3, #0
 8004860:	d00a      	beq.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004862:	4b54      	ldr	r3, [pc, #336]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004864:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004868:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004870:	4950      	ldr	r1, [pc, #320]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004872:	4313      	orrs	r3, r2
 8004874:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004880:	2b00      	cmp	r3, #0
 8004882:	d00a      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004884:	4b4b      	ldr	r3, [pc, #300]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004886:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800488a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004892:	4948      	ldr	r1, [pc, #288]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004894:	4313      	orrs	r3, r2
 8004896:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d00a      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80048a6:	4b43      	ldr	r3, [pc, #268]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80048a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048b4:	493f      	ldr	r1, [pc, #252]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80048b6:	4313      	orrs	r3, r2
 80048b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d028      	beq.n	800491a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80048c8:	4b3a      	ldr	r3, [pc, #232]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80048ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048d6:	4937      	ldr	r1, [pc, #220]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80048d8:	4313      	orrs	r3, r2
 80048da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80048e6:	d106      	bne.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048e8:	4b32      	ldr	r3, [pc, #200]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	4a31      	ldr	r2, [pc, #196]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80048ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80048f2:	60d3      	str	r3, [r2, #12]
 80048f4:	e011      	b.n	800491a <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048fa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80048fe:	d10c      	bne.n	800491a <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	3304      	adds	r3, #4
 8004904:	2101      	movs	r1, #1
 8004906:	4618      	mov	r0, r3
 8004908:	f000 f8a4 	bl	8004a54 <RCCEx_PLLSAI1_Config>
 800490c:	4603      	mov	r3, r0
 800490e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004910:	7cfb      	ldrb	r3, [r7, #19]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d001      	beq.n	800491a <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8004916:	7cfb      	ldrb	r3, [r7, #19]
 8004918:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004922:	2b00      	cmp	r3, #0
 8004924:	d028      	beq.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004926:	4b23      	ldr	r3, [pc, #140]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004928:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800492c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004934:	491f      	ldr	r1, [pc, #124]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004936:	4313      	orrs	r3, r2
 8004938:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004940:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004944:	d106      	bne.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004946:	4b1b      	ldr	r3, [pc, #108]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004948:	68db      	ldr	r3, [r3, #12]
 800494a:	4a1a      	ldr	r2, [pc, #104]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800494c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004950:	60d3      	str	r3, [r2, #12]
 8004952:	e011      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004958:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800495c:	d10c      	bne.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	3304      	adds	r3, #4
 8004962:	2101      	movs	r1, #1
 8004964:	4618      	mov	r0, r3
 8004966:	f000 f875 	bl	8004a54 <RCCEx_PLLSAI1_Config>
 800496a:	4603      	mov	r3, r0
 800496c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800496e:	7cfb      	ldrb	r3, [r7, #19]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d001      	beq.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8004974:	7cfb      	ldrb	r3, [r7, #19]
 8004976:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004980:	2b00      	cmp	r3, #0
 8004982:	d02b      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004984:	4b0b      	ldr	r3, [pc, #44]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800498a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004992:	4908      	ldr	r1, [pc, #32]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004994:	4313      	orrs	r3, r2
 8004996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800499e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80049a2:	d109      	bne.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80049a4:	4b03      	ldr	r3, [pc, #12]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	4a02      	ldr	r2, [pc, #8]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 80049aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80049ae:	60d3      	str	r3, [r2, #12]
 80049b0:	e014      	b.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80049b2:	bf00      	nop
 80049b4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80049c0:	d10c      	bne.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	3304      	adds	r3, #4
 80049c6:	2101      	movs	r1, #1
 80049c8:	4618      	mov	r0, r3
 80049ca:	f000 f843 	bl	8004a54 <RCCEx_PLLSAI1_Config>
 80049ce:	4603      	mov	r3, r0
 80049d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049d2:	7cfb      	ldrb	r3, [r7, #19]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d001      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 80049d8:	7cfb      	ldrb	r3, [r7, #19]
 80049da:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d01c      	beq.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80049e8:	4b19      	ldr	r3, [pc, #100]	; (8004a50 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049ee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049f6:	4916      	ldr	r1, [pc, #88]	; (8004a50 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049f8:	4313      	orrs	r3, r2
 80049fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004a06:	d10c      	bne.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	3304      	adds	r3, #4
 8004a0c:	2102      	movs	r1, #2
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f000 f820 	bl	8004a54 <RCCEx_PLLSAI1_Config>
 8004a14:	4603      	mov	r3, r0
 8004a16:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004a18:	7cfb      	ldrb	r3, [r7, #19]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d001      	beq.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 8004a1e:	7cfb      	ldrb	r3, [r7, #19]
 8004a20:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d00a      	beq.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004a2e:	4b08      	ldr	r3, [pc, #32]	; (8004a50 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a34:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a3c:	4904      	ldr	r1, [pc, #16]	; (8004a50 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004a44:	7cbb      	ldrb	r3, [r7, #18]
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3718      	adds	r7, #24
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	40021000 	.word	0x40021000

08004a54 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b084      	sub	sp, #16
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
 8004a5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a62:	4b74      	ldr	r3, [pc, #464]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a64:	68db      	ldr	r3, [r3, #12]
 8004a66:	f003 0303 	and.w	r3, r3, #3
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d018      	beq.n	8004aa0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004a6e:	4b71      	ldr	r3, [pc, #452]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	f003 0203 	and.w	r2, r3, #3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	d10d      	bne.n	8004a9a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
       ||
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d009      	beq.n	8004a9a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004a86:	4b6b      	ldr	r3, [pc, #428]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	091b      	lsrs	r3, r3, #4
 8004a8c:	f003 0307 	and.w	r3, r3, #7
 8004a90:	1c5a      	adds	r2, r3, #1
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	685b      	ldr	r3, [r3, #4]
       ||
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d047      	beq.n	8004b2a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	73fb      	strb	r3, [r7, #15]
 8004a9e:	e044      	b.n	8004b2a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	2b03      	cmp	r3, #3
 8004aa6:	d018      	beq.n	8004ada <RCCEx_PLLSAI1_Config+0x86>
 8004aa8:	2b03      	cmp	r3, #3
 8004aaa:	d825      	bhi.n	8004af8 <RCCEx_PLLSAI1_Config+0xa4>
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d002      	beq.n	8004ab6 <RCCEx_PLLSAI1_Config+0x62>
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	d009      	beq.n	8004ac8 <RCCEx_PLLSAI1_Config+0x74>
 8004ab4:	e020      	b.n	8004af8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ab6:	4b5f      	ldr	r3, [pc, #380]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 0302 	and.w	r3, r3, #2
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d11d      	bne.n	8004afe <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ac6:	e01a      	b.n	8004afe <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ac8:	4b5a      	ldr	r3, [pc, #360]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d116      	bne.n	8004b02 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ad8:	e013      	b.n	8004b02 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ada:	4b56      	ldr	r3, [pc, #344]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d10f      	bne.n	8004b06 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004ae6:	4b53      	ldr	r3, [pc, #332]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d109      	bne.n	8004b06 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004af6:	e006      	b.n	8004b06 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	73fb      	strb	r3, [r7, #15]
      break;
 8004afc:	e004      	b.n	8004b08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004afe:	bf00      	nop
 8004b00:	e002      	b.n	8004b08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b02:	bf00      	nop
 8004b04:	e000      	b.n	8004b08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b06:	bf00      	nop
    }

    if(status == HAL_OK)
 8004b08:	7bfb      	ldrb	r3, [r7, #15]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d10d      	bne.n	8004b2a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004b0e:	4b49      	ldr	r3, [pc, #292]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b10:	68db      	ldr	r3, [r3, #12]
 8004b12:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6819      	ldr	r1, [r3, #0]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	011b      	lsls	r3, r3, #4
 8004b22:	430b      	orrs	r3, r1
 8004b24:	4943      	ldr	r1, [pc, #268]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b26:	4313      	orrs	r3, r2
 8004b28:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004b2a:	7bfb      	ldrb	r3, [r7, #15]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d17c      	bne.n	8004c2a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004b30:	4b40      	ldr	r3, [pc, #256]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a3f      	ldr	r2, [pc, #252]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b36:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004b3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b3c:	f7fe f9b8 	bl	8002eb0 <HAL_GetTick>
 8004b40:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004b42:	e009      	b.n	8004b58 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b44:	f7fe f9b4 	bl	8002eb0 <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d902      	bls.n	8004b58 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	73fb      	strb	r3, [r7, #15]
        break;
 8004b56:	e005      	b.n	8004b64 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004b58:	4b36      	ldr	r3, [pc, #216]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d1ef      	bne.n	8004b44 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004b64:	7bfb      	ldrb	r3, [r7, #15]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d15f      	bne.n	8004c2a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d110      	bne.n	8004b92 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b70:	4b30      	ldr	r3, [pc, #192]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b72:	691b      	ldr	r3, [r3, #16]
 8004b74:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8004b78:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004b7c:	687a      	ldr	r2, [r7, #4]
 8004b7e:	6892      	ldr	r2, [r2, #8]
 8004b80:	0211      	lsls	r1, r2, #8
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	68d2      	ldr	r2, [r2, #12]
 8004b86:	06d2      	lsls	r2, r2, #27
 8004b88:	430a      	orrs	r2, r1
 8004b8a:	492a      	ldr	r1, [pc, #168]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	610b      	str	r3, [r1, #16]
 8004b90:	e027      	b.n	8004be2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d112      	bne.n	8004bbe <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b98:	4b26      	ldr	r3, [pc, #152]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004ba0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	6892      	ldr	r2, [r2, #8]
 8004ba8:	0211      	lsls	r1, r2, #8
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	6912      	ldr	r2, [r2, #16]
 8004bae:	0852      	lsrs	r2, r2, #1
 8004bb0:	3a01      	subs	r2, #1
 8004bb2:	0552      	lsls	r2, r2, #21
 8004bb4:	430a      	orrs	r2, r1
 8004bb6:	491f      	ldr	r1, [pc, #124]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	610b      	str	r3, [r1, #16]
 8004bbc:	e011      	b.n	8004be2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004bbe:	4b1d      	ldr	r3, [pc, #116]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004bc0:	691b      	ldr	r3, [r3, #16]
 8004bc2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004bc6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	6892      	ldr	r2, [r2, #8]
 8004bce:	0211      	lsls	r1, r2, #8
 8004bd0:	687a      	ldr	r2, [r7, #4]
 8004bd2:	6952      	ldr	r2, [r2, #20]
 8004bd4:	0852      	lsrs	r2, r2, #1
 8004bd6:	3a01      	subs	r2, #1
 8004bd8:	0652      	lsls	r2, r2, #25
 8004bda:	430a      	orrs	r2, r1
 8004bdc:	4915      	ldr	r1, [pc, #84]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004bde:	4313      	orrs	r3, r2
 8004be0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004be2:	4b14      	ldr	r3, [pc, #80]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4a13      	ldr	r2, [pc, #76]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004be8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004bec:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bee:	f7fe f95f 	bl	8002eb0 <HAL_GetTick>
 8004bf2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004bf4:	e009      	b.n	8004c0a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004bf6:	f7fe f95b 	bl	8002eb0 <HAL_GetTick>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	1ad3      	subs	r3, r2, r3
 8004c00:	2b02      	cmp	r3, #2
 8004c02:	d902      	bls.n	8004c0a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004c04:	2303      	movs	r3, #3
 8004c06:	73fb      	strb	r3, [r7, #15]
          break;
 8004c08:	e005      	b.n	8004c16 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004c0a:	4b0a      	ldr	r3, [pc, #40]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d0ef      	beq.n	8004bf6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004c16:	7bfb      	ldrb	r3, [r7, #15]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d106      	bne.n	8004c2a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004c1c:	4b05      	ldr	r3, [pc, #20]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c1e:	691a      	ldr	r2, [r3, #16]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	699b      	ldr	r3, [r3, #24]
 8004c24:	4903      	ldr	r1, [pc, #12]	; (8004c34 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004c26:	4313      	orrs	r3, r2
 8004c28:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3710      	adds	r7, #16
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}
 8004c34:	40021000 	.word	0x40021000

08004c38 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b084      	sub	sp, #16
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d101      	bne.n	8004c4a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e095      	b.n	8004d76 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d108      	bne.n	8004c64 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c5a:	d009      	beq.n	8004c70 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	61da      	str	r2, [r3, #28]
 8004c62:	e005      	b.n	8004c70 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d106      	bne.n	8004c90 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2200      	movs	r2, #0
 8004c86:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f7fc fea2 	bl	80019d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2202      	movs	r2, #2
 8004c94:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ca6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004cb0:	d902      	bls.n	8004cb8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	60fb      	str	r3, [r7, #12]
 8004cb6:	e002      	b.n	8004cbe <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004cb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004cbc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004cc6:	d007      	beq.n	8004cd8 <HAL_SPI_Init+0xa0>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004cd0:	d002      	beq.n	8004cd8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004ce8:	431a      	orrs	r2, r3
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	691b      	ldr	r3, [r3, #16]
 8004cee:	f003 0302 	and.w	r3, r3, #2
 8004cf2:	431a      	orrs	r2, r3
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	695b      	ldr	r3, [r3, #20]
 8004cf8:	f003 0301 	and.w	r3, r3, #1
 8004cfc:	431a      	orrs	r2, r3
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	699b      	ldr	r3, [r3, #24]
 8004d02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d06:	431a      	orrs	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	69db      	ldr	r3, [r3, #28]
 8004d0c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004d10:	431a      	orrs	r2, r3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d1a:	ea42 0103 	orr.w	r1, r2, r3
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d22:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	430a      	orrs	r2, r1
 8004d2c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	0c1b      	lsrs	r3, r3, #16
 8004d34:	f003 0204 	and.w	r2, r3, #4
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3c:	f003 0310 	and.w	r3, r3, #16
 8004d40:	431a      	orrs	r2, r3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d46:	f003 0308 	and.w	r3, r3, #8
 8004d4a:	431a      	orrs	r2, r3
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004d54:	ea42 0103 	orr.w	r1, r2, r3
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	430a      	orrs	r2, r1
 8004d64:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004d74:	2300      	movs	r3, #0
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3710      	adds	r7, #16
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}

08004d7e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004d7e:	b580      	push	{r7, lr}
 8004d80:	b08a      	sub	sp, #40	; 0x28
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	60f8      	str	r0, [r7, #12]
 8004d86:	60b9      	str	r1, [r7, #8]
 8004d88:	607a      	str	r2, [r7, #4]
 8004d8a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004d90:	2300      	movs	r3, #0
 8004d92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d101      	bne.n	8004da4 <HAL_SPI_TransmitReceive+0x26>
 8004da0:	2302      	movs	r3, #2
 8004da2:	e1fb      	b.n	800519c <HAL_SPI_TransmitReceive+0x41e>
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dac:	f7fe f880 	bl	8002eb0 <HAL_GetTick>
 8004db0:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004db8:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004dc0:	887b      	ldrh	r3, [r7, #2]
 8004dc2:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004dc4:	887b      	ldrh	r3, [r7, #2]
 8004dc6:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004dc8:	7efb      	ldrb	r3, [r7, #27]
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d00e      	beq.n	8004dec <HAL_SPI_TransmitReceive+0x6e>
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004dd4:	d106      	bne.n	8004de4 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d102      	bne.n	8004de4 <HAL_SPI_TransmitReceive+0x66>
 8004dde:	7efb      	ldrb	r3, [r7, #27]
 8004de0:	2b04      	cmp	r3, #4
 8004de2:	d003      	beq.n	8004dec <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004de4:	2302      	movs	r3, #2
 8004de6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004dea:	e1cd      	b.n	8005188 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d005      	beq.n	8004dfe <HAL_SPI_TransmitReceive+0x80>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d002      	beq.n	8004dfe <HAL_SPI_TransmitReceive+0x80>
 8004df8:	887b      	ldrh	r3, [r7, #2]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d103      	bne.n	8004e06 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004e04:	e1c0      	b.n	8005188 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	2b04      	cmp	r3, #4
 8004e10:	d003      	beq.n	8004e1a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2205      	movs	r2, #5
 8004e16:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	887a      	ldrh	r2, [r7, #2]
 8004e2a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	887a      	ldrh	r2, [r7, #2]
 8004e32:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	68ba      	ldr	r2, [r7, #8]
 8004e3a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	887a      	ldrh	r2, [r7, #2]
 8004e40:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	887a      	ldrh	r2, [r7, #2]
 8004e46:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2200      	movs	r2, #0
 8004e52:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	68db      	ldr	r3, [r3, #12]
 8004e58:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004e5c:	d802      	bhi.n	8004e64 <HAL_SPI_TransmitReceive+0xe6>
 8004e5e:	8a3b      	ldrh	r3, [r7, #16]
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d908      	bls.n	8004e76 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	685a      	ldr	r2, [r3, #4]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004e72:	605a      	str	r2, [r3, #4]
 8004e74:	e007      	b.n	8004e86 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	685a      	ldr	r2, [r3, #4]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004e84:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e90:	2b40      	cmp	r3, #64	; 0x40
 8004e92:	d007      	beq.n	8004ea4 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ea2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	68db      	ldr	r3, [r3, #12]
 8004ea8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004eac:	d97c      	bls.n	8004fa8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	685b      	ldr	r3, [r3, #4]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d002      	beq.n	8004ebc <HAL_SPI_TransmitReceive+0x13e>
 8004eb6:	8a7b      	ldrh	r3, [r7, #18]
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d169      	bne.n	8004f90 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ec0:	881a      	ldrh	r2, [r3, #0]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ecc:	1c9a      	adds	r2, r3, #2
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	b29a      	uxth	r2, r3
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ee0:	e056      	b.n	8004f90 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	f003 0302 	and.w	r3, r3, #2
 8004eec:	2b02      	cmp	r3, #2
 8004eee:	d11b      	bne.n	8004f28 <HAL_SPI_TransmitReceive+0x1aa>
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d016      	beq.n	8004f28 <HAL_SPI_TransmitReceive+0x1aa>
 8004efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d113      	bne.n	8004f28 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f04:	881a      	ldrh	r2, [r3, #0]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f10:	1c9a      	adds	r2, r3, #2
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	3b01      	subs	r3, #1
 8004f1e:	b29a      	uxth	r2, r3
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f24:	2300      	movs	r3, #0
 8004f26:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	f003 0301 	and.w	r3, r3, #1
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	d11c      	bne.n	8004f70 <HAL_SPI_TransmitReceive+0x1f2>
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004f3c:	b29b      	uxth	r3, r3
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d016      	beq.n	8004f70 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	68da      	ldr	r2, [r3, #12]
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f4c:	b292      	uxth	r2, r2
 8004f4e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f54:	1c9a      	adds	r2, r3, #2
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	3b01      	subs	r3, #1
 8004f64:	b29a      	uxth	r2, r3
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004f70:	f7fd ff9e 	bl	8002eb0 <HAL_GetTick>
 8004f74:	4602      	mov	r2, r0
 8004f76:	69fb      	ldr	r3, [r7, #28]
 8004f78:	1ad3      	subs	r3, r2, r3
 8004f7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d807      	bhi.n	8004f90 <HAL_SPI_TransmitReceive+0x212>
 8004f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f86:	d003      	beq.n	8004f90 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8004f88:	2303      	movs	r3, #3
 8004f8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004f8e:	e0fb      	b.n	8005188 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f94:	b29b      	uxth	r3, r3
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d1a3      	bne.n	8004ee2 <HAL_SPI_TransmitReceive+0x164>
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004fa0:	b29b      	uxth	r3, r3
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d19d      	bne.n	8004ee2 <HAL_SPI_TransmitReceive+0x164>
 8004fa6:	e0df      	b.n	8005168 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d003      	beq.n	8004fb8 <HAL_SPI_TransmitReceive+0x23a>
 8004fb0:	8a7b      	ldrh	r3, [r7, #18]
 8004fb2:	2b01      	cmp	r3, #1
 8004fb4:	f040 80cb 	bne.w	800514e <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	2b01      	cmp	r3, #1
 8004fc0:	d912      	bls.n	8004fe8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fc6:	881a      	ldrh	r2, [r3, #0]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fd2:	1c9a      	adds	r2, r3, #2
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fdc:	b29b      	uxth	r3, r3
 8004fde:	3b02      	subs	r3, #2
 8004fe0:	b29a      	uxth	r2, r3
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004fe6:	e0b2      	b.n	800514e <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	330c      	adds	r3, #12
 8004ff2:	7812      	ldrb	r2, [r2, #0]
 8004ff4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ffa:	1c5a      	adds	r2, r3, #1
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005004:	b29b      	uxth	r3, r3
 8005006:	3b01      	subs	r3, #1
 8005008:	b29a      	uxth	r2, r3
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800500e:	e09e      	b.n	800514e <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	f003 0302 	and.w	r3, r3, #2
 800501a:	2b02      	cmp	r3, #2
 800501c:	d134      	bne.n	8005088 <HAL_SPI_TransmitReceive+0x30a>
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005022:	b29b      	uxth	r3, r3
 8005024:	2b00      	cmp	r3, #0
 8005026:	d02f      	beq.n	8005088 <HAL_SPI_TransmitReceive+0x30a>
 8005028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800502a:	2b01      	cmp	r3, #1
 800502c:	d12c      	bne.n	8005088 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005032:	b29b      	uxth	r3, r3
 8005034:	2b01      	cmp	r3, #1
 8005036:	d912      	bls.n	800505e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800503c:	881a      	ldrh	r2, [r3, #0]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005048:	1c9a      	adds	r2, r3, #2
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005052:	b29b      	uxth	r3, r3
 8005054:	3b02      	subs	r3, #2
 8005056:	b29a      	uxth	r2, r3
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800505c:	e012      	b.n	8005084 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	330c      	adds	r3, #12
 8005068:	7812      	ldrb	r2, [r2, #0]
 800506a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005070:	1c5a      	adds	r2, r3, #1
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800507a:	b29b      	uxth	r3, r3
 800507c:	3b01      	subs	r3, #1
 800507e:	b29a      	uxth	r2, r3
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005084:	2300      	movs	r3, #0
 8005086:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	f003 0301 	and.w	r3, r3, #1
 8005092:	2b01      	cmp	r3, #1
 8005094:	d148      	bne.n	8005128 <HAL_SPI_TransmitReceive+0x3aa>
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800509c:	b29b      	uxth	r3, r3
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d042      	beq.n	8005128 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80050a8:	b29b      	uxth	r3, r3
 80050aa:	2b01      	cmp	r3, #1
 80050ac:	d923      	bls.n	80050f6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	68da      	ldr	r2, [r3, #12]
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b8:	b292      	uxth	r2, r2
 80050ba:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c0:	1c9a      	adds	r2, r3, #2
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	3b02      	subs	r3, #2
 80050d0:	b29a      	uxth	r2, r3
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80050de:	b29b      	uxth	r3, r3
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d81f      	bhi.n	8005124 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	685a      	ldr	r2, [r3, #4]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80050f2:	605a      	str	r2, [r3, #4]
 80050f4:	e016      	b.n	8005124 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f103 020c 	add.w	r2, r3, #12
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005102:	7812      	ldrb	r2, [r2, #0]
 8005104:	b2d2      	uxtb	r2, r2
 8005106:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800510c:	1c5a      	adds	r2, r3, #1
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005118:	b29b      	uxth	r3, r3
 800511a:	3b01      	subs	r3, #1
 800511c:	b29a      	uxth	r2, r3
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005124:	2301      	movs	r3, #1
 8005126:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005128:	f7fd fec2 	bl	8002eb0 <HAL_GetTick>
 800512c:	4602      	mov	r2, r0
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005134:	429a      	cmp	r2, r3
 8005136:	d803      	bhi.n	8005140 <HAL_SPI_TransmitReceive+0x3c2>
 8005138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800513a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800513e:	d102      	bne.n	8005146 <HAL_SPI_TransmitReceive+0x3c8>
 8005140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005142:	2b00      	cmp	r3, #0
 8005144:	d103      	bne.n	800514e <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8005146:	2303      	movs	r3, #3
 8005148:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800514c:	e01c      	b.n	8005188 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005152:	b29b      	uxth	r3, r3
 8005154:	2b00      	cmp	r3, #0
 8005156:	f47f af5b 	bne.w	8005010 <HAL_SPI_TransmitReceive+0x292>
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005160:	b29b      	uxth	r3, r3
 8005162:	2b00      	cmp	r3, #0
 8005164:	f47f af54 	bne.w	8005010 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005168:	69fa      	ldr	r2, [r7, #28]
 800516a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800516c:	68f8      	ldr	r0, [r7, #12]
 800516e:	f000 f937 	bl	80053e0 <SPI_EndRxTxTransaction>
 8005172:	4603      	mov	r3, r0
 8005174:	2b00      	cmp	r3, #0
 8005176:	d006      	beq.n	8005186 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2220      	movs	r2, #32
 8005182:	661a      	str	r2, [r3, #96]	; 0x60
 8005184:	e000      	b.n	8005188 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8005186:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2200      	movs	r2, #0
 8005194:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005198:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800519c:	4618      	mov	r0, r3
 800519e:	3728      	adds	r7, #40	; 0x28
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b088      	sub	sp, #32
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	60b9      	str	r1, [r7, #8]
 80051ae:	603b      	str	r3, [r7, #0]
 80051b0:	4613      	mov	r3, r2
 80051b2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80051b4:	f7fd fe7c 	bl	8002eb0 <HAL_GetTick>
 80051b8:	4602      	mov	r2, r0
 80051ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051bc:	1a9b      	subs	r3, r3, r2
 80051be:	683a      	ldr	r2, [r7, #0]
 80051c0:	4413      	add	r3, r2
 80051c2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80051c4:	f7fd fe74 	bl	8002eb0 <HAL_GetTick>
 80051c8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80051ca:	4b39      	ldr	r3, [pc, #228]	; (80052b0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	015b      	lsls	r3, r3, #5
 80051d0:	0d1b      	lsrs	r3, r3, #20
 80051d2:	69fa      	ldr	r2, [r7, #28]
 80051d4:	fb02 f303 	mul.w	r3, r2, r3
 80051d8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80051da:	e054      	b.n	8005286 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051e2:	d050      	beq.n	8005286 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80051e4:	f7fd fe64 	bl	8002eb0 <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	69bb      	ldr	r3, [r7, #24]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	69fa      	ldr	r2, [r7, #28]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d902      	bls.n	80051fa <SPI_WaitFlagStateUntilTimeout+0x56>
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d13d      	bne.n	8005276 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	685a      	ldr	r2, [r3, #4]
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005208:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005212:	d111      	bne.n	8005238 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800521c:	d004      	beq.n	8005228 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005226:	d107      	bne.n	8005238 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005236:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800523c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005240:	d10f      	bne.n	8005262 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005250:	601a      	str	r2, [r3, #0]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005260:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2201      	movs	r2, #1
 8005266:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005272:	2303      	movs	r3, #3
 8005274:	e017      	b.n	80052a6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d101      	bne.n	8005280 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800527c:	2300      	movs	r3, #0
 800527e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	3b01      	subs	r3, #1
 8005284:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	689a      	ldr	r2, [r3, #8]
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	4013      	ands	r3, r2
 8005290:	68ba      	ldr	r2, [r7, #8]
 8005292:	429a      	cmp	r2, r3
 8005294:	bf0c      	ite	eq
 8005296:	2301      	moveq	r3, #1
 8005298:	2300      	movne	r3, #0
 800529a:	b2db      	uxtb	r3, r3
 800529c:	461a      	mov	r2, r3
 800529e:	79fb      	ldrb	r3, [r7, #7]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d19b      	bne.n	80051dc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80052a4:	2300      	movs	r3, #0
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3720      	adds	r7, #32
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	20000030 	.word	0x20000030

080052b4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b08a      	sub	sp, #40	; 0x28
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	60f8      	str	r0, [r7, #12]
 80052bc:	60b9      	str	r1, [r7, #8]
 80052be:	607a      	str	r2, [r7, #4]
 80052c0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80052c2:	2300      	movs	r3, #0
 80052c4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80052c6:	f7fd fdf3 	bl	8002eb0 <HAL_GetTick>
 80052ca:	4602      	mov	r2, r0
 80052cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ce:	1a9b      	subs	r3, r3, r2
 80052d0:	683a      	ldr	r2, [r7, #0]
 80052d2:	4413      	add	r3, r2
 80052d4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80052d6:	f7fd fdeb 	bl	8002eb0 <HAL_GetTick>
 80052da:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	330c      	adds	r3, #12
 80052e2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80052e4:	4b3d      	ldr	r3, [pc, #244]	; (80053dc <SPI_WaitFifoStateUntilTimeout+0x128>)
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	4613      	mov	r3, r2
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	4413      	add	r3, r2
 80052ee:	00da      	lsls	r2, r3, #3
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	0d1b      	lsrs	r3, r3, #20
 80052f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052f6:	fb02 f303 	mul.w	r3, r2, r3
 80052fa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80052fc:	e060      	b.n	80053c0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005304:	d107      	bne.n	8005316 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d104      	bne.n	8005316 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	781b      	ldrb	r3, [r3, #0]
 8005310:	b2db      	uxtb	r3, r3
 8005312:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005314:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800531c:	d050      	beq.n	80053c0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800531e:	f7fd fdc7 	bl	8002eb0 <HAL_GetTick>
 8005322:	4602      	mov	r2, r0
 8005324:	6a3b      	ldr	r3, [r7, #32]
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800532a:	429a      	cmp	r2, r3
 800532c:	d902      	bls.n	8005334 <SPI_WaitFifoStateUntilTimeout+0x80>
 800532e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005330:	2b00      	cmp	r3, #0
 8005332:	d13d      	bne.n	80053b0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	685a      	ldr	r2, [r3, #4]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005342:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800534c:	d111      	bne.n	8005372 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005356:	d004      	beq.n	8005362 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005360:	d107      	bne.n	8005372 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005370:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005376:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800537a:	d10f      	bne.n	800539c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800538a:	601a      	str	r2, [r3, #0]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	681a      	ldr	r2, [r3, #0]
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800539a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2201      	movs	r2, #1
 80053a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2200      	movs	r2, #0
 80053a8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80053ac:	2303      	movs	r3, #3
 80053ae:	e010      	b.n	80053d2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80053b0:	69bb      	ldr	r3, [r7, #24]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d101      	bne.n	80053ba <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80053b6:	2300      	movs	r3, #0
 80053b8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80053ba:	69bb      	ldr	r3, [r7, #24]
 80053bc:	3b01      	subs	r3, #1
 80053be:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	689a      	ldr	r2, [r3, #8]
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	4013      	ands	r3, r2
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d196      	bne.n	80052fe <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3728      	adds	r7, #40	; 0x28
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	20000030 	.word	0x20000030

080053e0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b086      	sub	sp, #24
 80053e4:	af02      	add	r7, sp, #8
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	60b9      	str	r1, [r7, #8]
 80053ea:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	9300      	str	r3, [sp, #0]
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	2200      	movs	r2, #0
 80053f4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80053f8:	68f8      	ldr	r0, [r7, #12]
 80053fa:	f7ff ff5b 	bl	80052b4 <SPI_WaitFifoStateUntilTimeout>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d007      	beq.n	8005414 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005408:	f043 0220 	orr.w	r2, r3, #32
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005410:	2303      	movs	r3, #3
 8005412:	e027      	b.n	8005464 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	9300      	str	r3, [sp, #0]
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	2200      	movs	r2, #0
 800541c:	2180      	movs	r1, #128	; 0x80
 800541e:	68f8      	ldr	r0, [r7, #12]
 8005420:	f7ff fec0 	bl	80051a4 <SPI_WaitFlagStateUntilTimeout>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d007      	beq.n	800543a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800542e:	f043 0220 	orr.w	r2, r3, #32
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	e014      	b.n	8005464 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	9300      	str	r3, [sp, #0]
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	2200      	movs	r2, #0
 8005442:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005446:	68f8      	ldr	r0, [r7, #12]
 8005448:	f7ff ff34 	bl	80052b4 <SPI_WaitFifoStateUntilTimeout>
 800544c:	4603      	mov	r3, r0
 800544e:	2b00      	cmp	r3, #0
 8005450:	d007      	beq.n	8005462 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005456:	f043 0220 	orr.w	r2, r3, #32
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e000      	b.n	8005464 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005462:	2300      	movs	r3, #0
}
 8005464:	4618      	mov	r0, r3
 8005466:	3710      	adds	r7, #16
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}

0800546c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b082      	sub	sp, #8
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d101      	bne.n	800547e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	e049      	b.n	8005512 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005484:	b2db      	uxtb	r3, r3
 8005486:	2b00      	cmp	r3, #0
 8005488:	d106      	bne.n	8005498 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2200      	movs	r2, #0
 800548e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f7fc fd78 	bl	8001f88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2202      	movs	r2, #2
 800549c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	3304      	adds	r3, #4
 80054a8:	4619      	mov	r1, r3
 80054aa:	4610      	mov	r0, r2
 80054ac:	f000 fba0 	bl	8005bf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2201      	movs	r2, #1
 8005504:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2201      	movs	r2, #1
 800550c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005510:	2300      	movs	r3, #0
}
 8005512:	4618      	mov	r0, r3
 8005514:	3708      	adds	r7, #8
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}
	...

0800551c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800551c:	b480      	push	{r7}
 800551e:	b085      	sub	sp, #20
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800552a:	b2db      	uxtb	r3, r3
 800552c:	2b01      	cmp	r3, #1
 800552e:	d001      	beq.n	8005534 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e033      	b.n	800559c <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2202      	movs	r2, #2
 8005538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a19      	ldr	r2, [pc, #100]	; (80055a8 <HAL_TIM_Base_Start+0x8c>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d009      	beq.n	800555a <HAL_TIM_Base_Start+0x3e>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800554e:	d004      	beq.n	800555a <HAL_TIM_Base_Start+0x3e>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a15      	ldr	r2, [pc, #84]	; (80055ac <HAL_TIM_Base_Start+0x90>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d115      	bne.n	8005586 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	689a      	ldr	r2, [r3, #8]
 8005560:	4b13      	ldr	r3, [pc, #76]	; (80055b0 <HAL_TIM_Base_Start+0x94>)
 8005562:	4013      	ands	r3, r2
 8005564:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2b06      	cmp	r3, #6
 800556a:	d015      	beq.n	8005598 <HAL_TIM_Base_Start+0x7c>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005572:	d011      	beq.n	8005598 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f042 0201 	orr.w	r2, r2, #1
 8005582:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005584:	e008      	b.n	8005598 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f042 0201 	orr.w	r2, r2, #1
 8005594:	601a      	str	r2, [r3, #0]
 8005596:	e000      	b.n	800559a <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005598:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800559a:	2300      	movs	r3, #0
}
 800559c:	4618      	mov	r0, r3
 800559e:	3714      	adds	r7, #20
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr
 80055a8:	40012c00 	.word	0x40012c00
 80055ac:	40014000 	.word	0x40014000
 80055b0:	00010007 	.word	0x00010007

080055b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b082      	sub	sp, #8
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d101      	bne.n	80055c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e049      	b.n	800565a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d106      	bne.n	80055e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2200      	movs	r2, #0
 80055d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f000 f841 	bl	8005662 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2202      	movs	r2, #2
 80055e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	3304      	adds	r3, #4
 80055f0:	4619      	mov	r1, r3
 80055f2:	4610      	mov	r0, r2
 80055f4:	f000 fafc 	bl	8005bf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2201      	movs	r2, #1
 80055fc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2201      	movs	r2, #1
 8005604:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2201      	movs	r2, #1
 800562c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2201      	movs	r2, #1
 800563c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2201      	movs	r2, #1
 800564c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005658:	2300      	movs	r3, #0
}
 800565a:	4618      	mov	r0, r3
 800565c:	3708      	adds	r7, #8
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}

08005662 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005662:	b480      	push	{r7}
 8005664:	b083      	sub	sp, #12
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800566a:	bf00      	nop
 800566c:	370c      	adds	r7, #12
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr
	...

08005678 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
 8005680:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d109      	bne.n	800569c <HAL_TIM_PWM_Start+0x24>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800568e:	b2db      	uxtb	r3, r3
 8005690:	2b01      	cmp	r3, #1
 8005692:	bf14      	ite	ne
 8005694:	2301      	movne	r3, #1
 8005696:	2300      	moveq	r3, #0
 8005698:	b2db      	uxtb	r3, r3
 800569a:	e03c      	b.n	8005716 <HAL_TIM_PWM_Start+0x9e>
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	2b04      	cmp	r3, #4
 80056a0:	d109      	bne.n	80056b6 <HAL_TIM_PWM_Start+0x3e>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	bf14      	ite	ne
 80056ae:	2301      	movne	r3, #1
 80056b0:	2300      	moveq	r3, #0
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	e02f      	b.n	8005716 <HAL_TIM_PWM_Start+0x9e>
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	2b08      	cmp	r3, #8
 80056ba:	d109      	bne.n	80056d0 <HAL_TIM_PWM_Start+0x58>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	bf14      	ite	ne
 80056c8:	2301      	movne	r3, #1
 80056ca:	2300      	moveq	r3, #0
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	e022      	b.n	8005716 <HAL_TIM_PWM_Start+0x9e>
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	2b0c      	cmp	r3, #12
 80056d4:	d109      	bne.n	80056ea <HAL_TIM_PWM_Start+0x72>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80056dc:	b2db      	uxtb	r3, r3
 80056de:	2b01      	cmp	r3, #1
 80056e0:	bf14      	ite	ne
 80056e2:	2301      	movne	r3, #1
 80056e4:	2300      	moveq	r3, #0
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	e015      	b.n	8005716 <HAL_TIM_PWM_Start+0x9e>
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	2b10      	cmp	r3, #16
 80056ee:	d109      	bne.n	8005704 <HAL_TIM_PWM_Start+0x8c>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	bf14      	ite	ne
 80056fc:	2301      	movne	r3, #1
 80056fe:	2300      	moveq	r3, #0
 8005700:	b2db      	uxtb	r3, r3
 8005702:	e008      	b.n	8005716 <HAL_TIM_PWM_Start+0x9e>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800570a:	b2db      	uxtb	r3, r3
 800570c:	2b01      	cmp	r3, #1
 800570e:	bf14      	ite	ne
 8005710:	2301      	movne	r3, #1
 8005712:	2300      	moveq	r3, #0
 8005714:	b2db      	uxtb	r3, r3
 8005716:	2b00      	cmp	r3, #0
 8005718:	d001      	beq.n	800571e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e07e      	b.n	800581c <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d104      	bne.n	800572e <HAL_TIM_PWM_Start+0xb6>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2202      	movs	r2, #2
 8005728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800572c:	e023      	b.n	8005776 <HAL_TIM_PWM_Start+0xfe>
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	2b04      	cmp	r3, #4
 8005732:	d104      	bne.n	800573e <HAL_TIM_PWM_Start+0xc6>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2202      	movs	r2, #2
 8005738:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800573c:	e01b      	b.n	8005776 <HAL_TIM_PWM_Start+0xfe>
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	2b08      	cmp	r3, #8
 8005742:	d104      	bne.n	800574e <HAL_TIM_PWM_Start+0xd6>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2202      	movs	r2, #2
 8005748:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800574c:	e013      	b.n	8005776 <HAL_TIM_PWM_Start+0xfe>
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	2b0c      	cmp	r3, #12
 8005752:	d104      	bne.n	800575e <HAL_TIM_PWM_Start+0xe6>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2202      	movs	r2, #2
 8005758:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800575c:	e00b      	b.n	8005776 <HAL_TIM_PWM_Start+0xfe>
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	2b10      	cmp	r3, #16
 8005762:	d104      	bne.n	800576e <HAL_TIM_PWM_Start+0xf6>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2202      	movs	r2, #2
 8005768:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800576c:	e003      	b.n	8005776 <HAL_TIM_PWM_Start+0xfe>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2202      	movs	r2, #2
 8005772:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2201      	movs	r2, #1
 800577c:	6839      	ldr	r1, [r7, #0]
 800577e:	4618      	mov	r0, r3
 8005780:	f000 fdb2 	bl	80062e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a26      	ldr	r2, [pc, #152]	; (8005824 <HAL_TIM_PWM_Start+0x1ac>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d009      	beq.n	80057a2 <HAL_TIM_PWM_Start+0x12a>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a25      	ldr	r2, [pc, #148]	; (8005828 <HAL_TIM_PWM_Start+0x1b0>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d004      	beq.n	80057a2 <HAL_TIM_PWM_Start+0x12a>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a23      	ldr	r2, [pc, #140]	; (800582c <HAL_TIM_PWM_Start+0x1b4>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d101      	bne.n	80057a6 <HAL_TIM_PWM_Start+0x12e>
 80057a2:	2301      	movs	r3, #1
 80057a4:	e000      	b.n	80057a8 <HAL_TIM_PWM_Start+0x130>
 80057a6:	2300      	movs	r3, #0
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d007      	beq.n	80057bc <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80057ba:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a18      	ldr	r2, [pc, #96]	; (8005824 <HAL_TIM_PWM_Start+0x1ac>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d009      	beq.n	80057da <HAL_TIM_PWM_Start+0x162>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057ce:	d004      	beq.n	80057da <HAL_TIM_PWM_Start+0x162>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a14      	ldr	r2, [pc, #80]	; (8005828 <HAL_TIM_PWM_Start+0x1b0>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d115      	bne.n	8005806 <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	689a      	ldr	r2, [r3, #8]
 80057e0:	4b13      	ldr	r3, [pc, #76]	; (8005830 <HAL_TIM_PWM_Start+0x1b8>)
 80057e2:	4013      	ands	r3, r2
 80057e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2b06      	cmp	r3, #6
 80057ea:	d015      	beq.n	8005818 <HAL_TIM_PWM_Start+0x1a0>
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057f2:	d011      	beq.n	8005818 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f042 0201 	orr.w	r2, r2, #1
 8005802:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005804:	e008      	b.n	8005818 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	681a      	ldr	r2, [r3, #0]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f042 0201 	orr.w	r2, r2, #1
 8005814:	601a      	str	r2, [r3, #0]
 8005816:	e000      	b.n	800581a <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005818:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800581a:	2300      	movs	r3, #0
}
 800581c:	4618      	mov	r0, r3
 800581e:	3710      	adds	r7, #16
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}
 8005824:	40012c00 	.word	0x40012c00
 8005828:	40014000 	.word	0x40014000
 800582c:	40014400 	.word	0x40014400
 8005830:	00010007 	.word	0x00010007

08005834 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b086      	sub	sp, #24
 8005838:	af00      	add	r7, sp, #0
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005840:	2300      	movs	r3, #0
 8005842:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800584a:	2b01      	cmp	r3, #1
 800584c:	d101      	bne.n	8005852 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800584e:	2302      	movs	r3, #2
 8005850:	e0ff      	b.n	8005a52 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2201      	movs	r2, #1
 8005856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2b14      	cmp	r3, #20
 800585e:	f200 80f0 	bhi.w	8005a42 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005862:	a201      	add	r2, pc, #4	; (adr r2, 8005868 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005868:	080058bd 	.word	0x080058bd
 800586c:	08005a43 	.word	0x08005a43
 8005870:	08005a43 	.word	0x08005a43
 8005874:	08005a43 	.word	0x08005a43
 8005878:	080058fd 	.word	0x080058fd
 800587c:	08005a43 	.word	0x08005a43
 8005880:	08005a43 	.word	0x08005a43
 8005884:	08005a43 	.word	0x08005a43
 8005888:	0800593f 	.word	0x0800593f
 800588c:	08005a43 	.word	0x08005a43
 8005890:	08005a43 	.word	0x08005a43
 8005894:	08005a43 	.word	0x08005a43
 8005898:	0800597f 	.word	0x0800597f
 800589c:	08005a43 	.word	0x08005a43
 80058a0:	08005a43 	.word	0x08005a43
 80058a4:	08005a43 	.word	0x08005a43
 80058a8:	080059c1 	.word	0x080059c1
 80058ac:	08005a43 	.word	0x08005a43
 80058b0:	08005a43 	.word	0x08005a43
 80058b4:	08005a43 	.word	0x08005a43
 80058b8:	08005a01 	.word	0x08005a01
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	68b9      	ldr	r1, [r7, #8]
 80058c2:	4618      	mov	r0, r3
 80058c4:	f000 f9f8 	bl	8005cb8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	699a      	ldr	r2, [r3, #24]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f042 0208 	orr.w	r2, r2, #8
 80058d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	699a      	ldr	r2, [r3, #24]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f022 0204 	bic.w	r2, r2, #4
 80058e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	6999      	ldr	r1, [r3, #24]
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	691a      	ldr	r2, [r3, #16]
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	430a      	orrs	r2, r1
 80058f8:	619a      	str	r2, [r3, #24]
      break;
 80058fa:	e0a5      	b.n	8005a48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	68b9      	ldr	r1, [r7, #8]
 8005902:	4618      	mov	r0, r3
 8005904:	f000 fa54 	bl	8005db0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	699a      	ldr	r2, [r3, #24]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005916:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	699a      	ldr	r2, [r3, #24]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005926:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	6999      	ldr	r1, [r3, #24]
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	021a      	lsls	r2, r3, #8
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	430a      	orrs	r2, r1
 800593a:	619a      	str	r2, [r3, #24]
      break;
 800593c:	e084      	b.n	8005a48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	68b9      	ldr	r1, [r7, #8]
 8005944:	4618      	mov	r0, r3
 8005946:	f000 faad 	bl	8005ea4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	69da      	ldr	r2, [r3, #28]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f042 0208 	orr.w	r2, r2, #8
 8005958:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	69da      	ldr	r2, [r3, #28]
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f022 0204 	bic.w	r2, r2, #4
 8005968:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	69d9      	ldr	r1, [r3, #28]
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	691a      	ldr	r2, [r3, #16]
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	430a      	orrs	r2, r1
 800597a:	61da      	str	r2, [r3, #28]
      break;
 800597c:	e064      	b.n	8005a48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68b9      	ldr	r1, [r7, #8]
 8005984:	4618      	mov	r0, r3
 8005986:	f000 fb05 	bl	8005f94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	69da      	ldr	r2, [r3, #28]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005998:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	69da      	ldr	r2, [r3, #28]
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	69d9      	ldr	r1, [r3, #28]
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	691b      	ldr	r3, [r3, #16]
 80059b4:	021a      	lsls	r2, r3, #8
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	430a      	orrs	r2, r1
 80059bc:	61da      	str	r2, [r3, #28]
      break;
 80059be:	e043      	b.n	8005a48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68b9      	ldr	r1, [r7, #8]
 80059c6:	4618      	mov	r0, r3
 80059c8:	f000 fb42 	bl	8006050 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f042 0208 	orr.w	r2, r2, #8
 80059da:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f022 0204 	bic.w	r2, r2, #4
 80059ea:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	691a      	ldr	r2, [r3, #16]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	430a      	orrs	r2, r1
 80059fc:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80059fe:	e023      	b.n	8005a48 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68b9      	ldr	r1, [r7, #8]
 8005a06:	4618      	mov	r0, r3
 8005a08:	f000 fb7a 	bl	8006100 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a1a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a2a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	691b      	ldr	r3, [r3, #16]
 8005a36:	021a      	lsls	r2, r3, #8
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	430a      	orrs	r2, r1
 8005a3e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005a40:	e002      	b.n	8005a48 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	75fb      	strb	r3, [r7, #23]
      break;
 8005a46:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005a50:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3718      	adds	r7, #24
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}
 8005a5a:	bf00      	nop

08005a5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a66:	2300      	movs	r3, #0
 8005a68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d101      	bne.n	8005a78 <HAL_TIM_ConfigClockSource+0x1c>
 8005a74:	2302      	movs	r3, #2
 8005a76:	e0b6      	b.n	8005be6 <HAL_TIM_ConfigClockSource+0x18a>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2202      	movs	r2, #2
 8005a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a96:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005aa2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	68ba      	ldr	r2, [r7, #8]
 8005aaa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ab4:	d03e      	beq.n	8005b34 <HAL_TIM_ConfigClockSource+0xd8>
 8005ab6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005aba:	f200 8087 	bhi.w	8005bcc <HAL_TIM_ConfigClockSource+0x170>
 8005abe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ac2:	f000 8086 	beq.w	8005bd2 <HAL_TIM_ConfigClockSource+0x176>
 8005ac6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005aca:	d87f      	bhi.n	8005bcc <HAL_TIM_ConfigClockSource+0x170>
 8005acc:	2b70      	cmp	r3, #112	; 0x70
 8005ace:	d01a      	beq.n	8005b06 <HAL_TIM_ConfigClockSource+0xaa>
 8005ad0:	2b70      	cmp	r3, #112	; 0x70
 8005ad2:	d87b      	bhi.n	8005bcc <HAL_TIM_ConfigClockSource+0x170>
 8005ad4:	2b60      	cmp	r3, #96	; 0x60
 8005ad6:	d050      	beq.n	8005b7a <HAL_TIM_ConfigClockSource+0x11e>
 8005ad8:	2b60      	cmp	r3, #96	; 0x60
 8005ada:	d877      	bhi.n	8005bcc <HAL_TIM_ConfigClockSource+0x170>
 8005adc:	2b50      	cmp	r3, #80	; 0x50
 8005ade:	d03c      	beq.n	8005b5a <HAL_TIM_ConfigClockSource+0xfe>
 8005ae0:	2b50      	cmp	r3, #80	; 0x50
 8005ae2:	d873      	bhi.n	8005bcc <HAL_TIM_ConfigClockSource+0x170>
 8005ae4:	2b40      	cmp	r3, #64	; 0x40
 8005ae6:	d058      	beq.n	8005b9a <HAL_TIM_ConfigClockSource+0x13e>
 8005ae8:	2b40      	cmp	r3, #64	; 0x40
 8005aea:	d86f      	bhi.n	8005bcc <HAL_TIM_ConfigClockSource+0x170>
 8005aec:	2b30      	cmp	r3, #48	; 0x30
 8005aee:	d064      	beq.n	8005bba <HAL_TIM_ConfigClockSource+0x15e>
 8005af0:	2b30      	cmp	r3, #48	; 0x30
 8005af2:	d86b      	bhi.n	8005bcc <HAL_TIM_ConfigClockSource+0x170>
 8005af4:	2b20      	cmp	r3, #32
 8005af6:	d060      	beq.n	8005bba <HAL_TIM_ConfigClockSource+0x15e>
 8005af8:	2b20      	cmp	r3, #32
 8005afa:	d867      	bhi.n	8005bcc <HAL_TIM_ConfigClockSource+0x170>
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d05c      	beq.n	8005bba <HAL_TIM_ConfigClockSource+0x15e>
 8005b00:	2b10      	cmp	r3, #16
 8005b02:	d05a      	beq.n	8005bba <HAL_TIM_ConfigClockSource+0x15e>
 8005b04:	e062      	b.n	8005bcc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6818      	ldr	r0, [r3, #0]
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	6899      	ldr	r1, [r3, #8]
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	685a      	ldr	r2, [r3, #4]
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	68db      	ldr	r3, [r3, #12]
 8005b16:	f000 fbc7 	bl	80062a8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005b28:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	68ba      	ldr	r2, [r7, #8]
 8005b30:	609a      	str	r2, [r3, #8]
      break;
 8005b32:	e04f      	b.n	8005bd4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6818      	ldr	r0, [r3, #0]
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	6899      	ldr	r1, [r3, #8]
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	685a      	ldr	r2, [r3, #4]
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	f000 fbb0 	bl	80062a8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	689a      	ldr	r2, [r3, #8]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b56:	609a      	str	r2, [r3, #8]
      break;
 8005b58:	e03c      	b.n	8005bd4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6818      	ldr	r0, [r3, #0]
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	6859      	ldr	r1, [r3, #4]
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	461a      	mov	r2, r3
 8005b68:	f000 fb24 	bl	80061b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	2150      	movs	r1, #80	; 0x50
 8005b72:	4618      	mov	r0, r3
 8005b74:	f000 fb7d 	bl	8006272 <TIM_ITRx_SetConfig>
      break;
 8005b78:	e02c      	b.n	8005bd4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6818      	ldr	r0, [r3, #0]
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	6859      	ldr	r1, [r3, #4]
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	461a      	mov	r2, r3
 8005b88:	f000 fb43 	bl	8006212 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2160      	movs	r1, #96	; 0x60
 8005b92:	4618      	mov	r0, r3
 8005b94:	f000 fb6d 	bl	8006272 <TIM_ITRx_SetConfig>
      break;
 8005b98:	e01c      	b.n	8005bd4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6818      	ldr	r0, [r3, #0]
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	6859      	ldr	r1, [r3, #4]
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	68db      	ldr	r3, [r3, #12]
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	f000 fb04 	bl	80061b4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	2140      	movs	r1, #64	; 0x40
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f000 fb5d 	bl	8006272 <TIM_ITRx_SetConfig>
      break;
 8005bb8:	e00c      	b.n	8005bd4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681a      	ldr	r2, [r3, #0]
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	4619      	mov	r1, r3
 8005bc4:	4610      	mov	r0, r2
 8005bc6:	f000 fb54 	bl	8006272 <TIM_ITRx_SetConfig>
      break;
 8005bca:	e003      	b.n	8005bd4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	73fb      	strb	r3, [r7, #15]
      break;
 8005bd0:	e000      	b.n	8005bd4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005bd2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005be4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3710      	adds	r7, #16
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}
	...

08005bf0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005bf0:	b480      	push	{r7}
 8005bf2:	b085      	sub	sp, #20
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
 8005bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	4a2a      	ldr	r2, [pc, #168]	; (8005cac <TIM_Base_SetConfig+0xbc>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d003      	beq.n	8005c10 <TIM_Base_SetConfig+0x20>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c0e:	d108      	bne.n	8005c22 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	68fa      	ldr	r2, [r7, #12]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	4a21      	ldr	r2, [pc, #132]	; (8005cac <TIM_Base_SetConfig+0xbc>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d00b      	beq.n	8005c42 <TIM_Base_SetConfig+0x52>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c30:	d007      	beq.n	8005c42 <TIM_Base_SetConfig+0x52>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a1e      	ldr	r2, [pc, #120]	; (8005cb0 <TIM_Base_SetConfig+0xc0>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d003      	beq.n	8005c42 <TIM_Base_SetConfig+0x52>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4a1d      	ldr	r2, [pc, #116]	; (8005cb4 <TIM_Base_SetConfig+0xc4>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d108      	bne.n	8005c54 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	68db      	ldr	r3, [r3, #12]
 8005c4e:	68fa      	ldr	r2, [r7, #12]
 8005c50:	4313      	orrs	r3, r2
 8005c52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	695b      	ldr	r3, [r3, #20]
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	68fa      	ldr	r2, [r7, #12]
 8005c66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	689a      	ldr	r2, [r3, #8]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	4a0c      	ldr	r2, [pc, #48]	; (8005cac <TIM_Base_SetConfig+0xbc>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d007      	beq.n	8005c90 <TIM_Base_SetConfig+0xa0>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a0b      	ldr	r2, [pc, #44]	; (8005cb0 <TIM_Base_SetConfig+0xc0>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d003      	beq.n	8005c90 <TIM_Base_SetConfig+0xa0>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	4a0a      	ldr	r2, [pc, #40]	; (8005cb4 <TIM_Base_SetConfig+0xc4>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d103      	bne.n	8005c98 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	691a      	ldr	r2, [r3, #16]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	615a      	str	r2, [r3, #20]
}
 8005c9e:	bf00      	nop
 8005ca0:	3714      	adds	r7, #20
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr
 8005caa:	bf00      	nop
 8005cac:	40012c00 	.word	0x40012c00
 8005cb0:	40014000 	.word	0x40014000
 8005cb4:	40014400 	.word	0x40014400

08005cb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cb8:	b480      	push	{r7}
 8005cba:	b087      	sub	sp, #28
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
 8005cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6a1b      	ldr	r3, [r3, #32]
 8005cc6:	f023 0201 	bic.w	r2, r3, #1
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a1b      	ldr	r3, [r3, #32]
 8005cd2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	699b      	ldr	r3, [r3, #24]
 8005cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ce6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f023 0303 	bic.w	r3, r3, #3
 8005cf2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	f023 0302 	bic.w	r3, r3, #2
 8005d04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	697a      	ldr	r2, [r7, #20]
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4a24      	ldr	r2, [pc, #144]	; (8005da4 <TIM_OC1_SetConfig+0xec>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d007      	beq.n	8005d28 <TIM_OC1_SetConfig+0x70>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	4a23      	ldr	r2, [pc, #140]	; (8005da8 <TIM_OC1_SetConfig+0xf0>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d003      	beq.n	8005d28 <TIM_OC1_SetConfig+0x70>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	4a22      	ldr	r2, [pc, #136]	; (8005dac <TIM_OC1_SetConfig+0xf4>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d10c      	bne.n	8005d42 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	f023 0308 	bic.w	r3, r3, #8
 8005d2e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	68db      	ldr	r3, [r3, #12]
 8005d34:	697a      	ldr	r2, [r7, #20]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	f023 0304 	bic.w	r3, r3, #4
 8005d40:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	4a17      	ldr	r2, [pc, #92]	; (8005da4 <TIM_OC1_SetConfig+0xec>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d007      	beq.n	8005d5a <TIM_OC1_SetConfig+0xa2>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4a16      	ldr	r2, [pc, #88]	; (8005da8 <TIM_OC1_SetConfig+0xf0>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d003      	beq.n	8005d5a <TIM_OC1_SetConfig+0xa2>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4a15      	ldr	r2, [pc, #84]	; (8005dac <TIM_OC1_SetConfig+0xf4>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d111      	bne.n	8005d7e <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	695b      	ldr	r3, [r3, #20]
 8005d6e:	693a      	ldr	r2, [r7, #16]
 8005d70:	4313      	orrs	r3, r2
 8005d72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	699b      	ldr	r3, [r3, #24]
 8005d78:	693a      	ldr	r2, [r7, #16]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	693a      	ldr	r2, [r7, #16]
 8005d82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	68fa      	ldr	r2, [r7, #12]
 8005d88:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	685a      	ldr	r2, [r3, #4]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	697a      	ldr	r2, [r7, #20]
 8005d96:	621a      	str	r2, [r3, #32]
}
 8005d98:	bf00      	nop
 8005d9a:	371c      	adds	r7, #28
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da2:	4770      	bx	lr
 8005da4:	40012c00 	.word	0x40012c00
 8005da8:	40014000 	.word	0x40014000
 8005dac:	40014400 	.word	0x40014400

08005db0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b087      	sub	sp, #28
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
 8005db8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6a1b      	ldr	r3, [r3, #32]
 8005dbe:	f023 0210 	bic.w	r2, r3, #16
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6a1b      	ldr	r3, [r3, #32]
 8005dca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	699b      	ldr	r3, [r3, #24]
 8005dd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005dde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005de2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005dea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	021b      	lsls	r3, r3, #8
 8005df2:	68fa      	ldr	r2, [r7, #12]
 8005df4:	4313      	orrs	r3, r2
 8005df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	f023 0320 	bic.w	r3, r3, #32
 8005dfe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	011b      	lsls	r3, r3, #4
 8005e06:	697a      	ldr	r2, [r7, #20]
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	4a22      	ldr	r2, [pc, #136]	; (8005e98 <TIM_OC2_SetConfig+0xe8>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d10d      	bne.n	8005e30 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	011b      	lsls	r3, r3, #4
 8005e22:	697a      	ldr	r2, [r7, #20]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e2e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	4a19      	ldr	r2, [pc, #100]	; (8005e98 <TIM_OC2_SetConfig+0xe8>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d007      	beq.n	8005e48 <TIM_OC2_SetConfig+0x98>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	4a18      	ldr	r2, [pc, #96]	; (8005e9c <TIM_OC2_SetConfig+0xec>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d003      	beq.n	8005e48 <TIM_OC2_SetConfig+0x98>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	4a17      	ldr	r2, [pc, #92]	; (8005ea0 <TIM_OC2_SetConfig+0xf0>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d113      	bne.n	8005e70 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e48:	693b      	ldr	r3, [r7, #16]
 8005e4a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005e4e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e56:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	695b      	ldr	r3, [r3, #20]
 8005e5c:	009b      	lsls	r3, r3, #2
 8005e5e:	693a      	ldr	r2, [r7, #16]
 8005e60:	4313      	orrs	r3, r2
 8005e62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	699b      	ldr	r3, [r3, #24]
 8005e68:	009b      	lsls	r3, r3, #2
 8005e6a:	693a      	ldr	r2, [r7, #16]
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	693a      	ldr	r2, [r7, #16]
 8005e74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	68fa      	ldr	r2, [r7, #12]
 8005e7a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	685a      	ldr	r2, [r3, #4]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	697a      	ldr	r2, [r7, #20]
 8005e88:	621a      	str	r2, [r3, #32]
}
 8005e8a:	bf00      	nop
 8005e8c:	371c      	adds	r7, #28
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e94:	4770      	bx	lr
 8005e96:	bf00      	nop
 8005e98:	40012c00 	.word	0x40012c00
 8005e9c:	40014000 	.word	0x40014000
 8005ea0:	40014400 	.word	0x40014400

08005ea4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b087      	sub	sp, #28
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6a1b      	ldr	r3, [r3, #32]
 8005eb2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6a1b      	ldr	r3, [r3, #32]
 8005ebe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	69db      	ldr	r3, [r3, #28]
 8005eca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ed2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ed6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f023 0303 	bic.w	r3, r3, #3
 8005ede:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005ef0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	021b      	lsls	r3, r3, #8
 8005ef8:	697a      	ldr	r2, [r7, #20]
 8005efa:	4313      	orrs	r3, r2
 8005efc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4a21      	ldr	r2, [pc, #132]	; (8005f88 <TIM_OC3_SetConfig+0xe4>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d10d      	bne.n	8005f22 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005f0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	68db      	ldr	r3, [r3, #12]
 8005f12:	021b      	lsls	r3, r3, #8
 8005f14:	697a      	ldr	r2, [r7, #20]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a18      	ldr	r2, [pc, #96]	; (8005f88 <TIM_OC3_SetConfig+0xe4>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d007      	beq.n	8005f3a <TIM_OC3_SetConfig+0x96>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4a17      	ldr	r2, [pc, #92]	; (8005f8c <TIM_OC3_SetConfig+0xe8>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d003      	beq.n	8005f3a <TIM_OC3_SetConfig+0x96>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a16      	ldr	r2, [pc, #88]	; (8005f90 <TIM_OC3_SetConfig+0xec>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d113      	bne.n	8005f62 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f42:	693b      	ldr	r3, [r7, #16]
 8005f44:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	695b      	ldr	r3, [r3, #20]
 8005f4e:	011b      	lsls	r3, r3, #4
 8005f50:	693a      	ldr	r2, [r7, #16]
 8005f52:	4313      	orrs	r3, r2
 8005f54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	699b      	ldr	r3, [r3, #24]
 8005f5a:	011b      	lsls	r3, r3, #4
 8005f5c:	693a      	ldr	r2, [r7, #16]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	693a      	ldr	r2, [r7, #16]
 8005f66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	68fa      	ldr	r2, [r7, #12]
 8005f6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	685a      	ldr	r2, [r3, #4]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	697a      	ldr	r2, [r7, #20]
 8005f7a:	621a      	str	r2, [r3, #32]
}
 8005f7c:	bf00      	nop
 8005f7e:	371c      	adds	r7, #28
 8005f80:	46bd      	mov	sp, r7
 8005f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f86:	4770      	bx	lr
 8005f88:	40012c00 	.word	0x40012c00
 8005f8c:	40014000 	.word	0x40014000
 8005f90:	40014400 	.word	0x40014400

08005f94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b087      	sub	sp, #28
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6a1b      	ldr	r3, [r3, #32]
 8005fa2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a1b      	ldr	r3, [r3, #32]
 8005fae:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	69db      	ldr	r3, [r3, #28]
 8005fba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005fc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005fc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	021b      	lsls	r3, r3, #8
 8005fd6:	68fa      	ldr	r2, [r7, #12]
 8005fd8:	4313      	orrs	r3, r2
 8005fda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005fe2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	031b      	lsls	r3, r3, #12
 8005fea:	693a      	ldr	r2, [r7, #16]
 8005fec:	4313      	orrs	r3, r2
 8005fee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	4a14      	ldr	r2, [pc, #80]	; (8006044 <TIM_OC4_SetConfig+0xb0>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d007      	beq.n	8006008 <TIM_OC4_SetConfig+0x74>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4a13      	ldr	r2, [pc, #76]	; (8006048 <TIM_OC4_SetConfig+0xb4>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d003      	beq.n	8006008 <TIM_OC4_SetConfig+0x74>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	4a12      	ldr	r2, [pc, #72]	; (800604c <TIM_OC4_SetConfig+0xb8>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d109      	bne.n	800601c <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800600e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	695b      	ldr	r3, [r3, #20]
 8006014:	019b      	lsls	r3, r3, #6
 8006016:	697a      	ldr	r2, [r7, #20]
 8006018:	4313      	orrs	r3, r2
 800601a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	697a      	ldr	r2, [r7, #20]
 8006020:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	68fa      	ldr	r2, [r7, #12]
 8006026:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	685a      	ldr	r2, [r3, #4]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	693a      	ldr	r2, [r7, #16]
 8006034:	621a      	str	r2, [r3, #32]
}
 8006036:	bf00      	nop
 8006038:	371c      	adds	r7, #28
 800603a:	46bd      	mov	sp, r7
 800603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006040:	4770      	bx	lr
 8006042:	bf00      	nop
 8006044:	40012c00 	.word	0x40012c00
 8006048:	40014000 	.word	0x40014000
 800604c:	40014400 	.word	0x40014400

08006050 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006050:	b480      	push	{r7}
 8006052:	b087      	sub	sp, #28
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
 8006058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6a1b      	ldr	r3, [r3, #32]
 800605e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6a1b      	ldr	r3, [r3, #32]
 800606a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800607e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006082:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	68fa      	ldr	r2, [r7, #12]
 800608a:	4313      	orrs	r3, r2
 800608c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006094:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	041b      	lsls	r3, r3, #16
 800609c:	693a      	ldr	r2, [r7, #16]
 800609e:	4313      	orrs	r3, r2
 80060a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a13      	ldr	r2, [pc, #76]	; (80060f4 <TIM_OC5_SetConfig+0xa4>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d007      	beq.n	80060ba <TIM_OC5_SetConfig+0x6a>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	4a12      	ldr	r2, [pc, #72]	; (80060f8 <TIM_OC5_SetConfig+0xa8>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d003      	beq.n	80060ba <TIM_OC5_SetConfig+0x6a>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	4a11      	ldr	r2, [pc, #68]	; (80060fc <TIM_OC5_SetConfig+0xac>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d109      	bne.n	80060ce <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060c0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	695b      	ldr	r3, [r3, #20]
 80060c6:	021b      	lsls	r3, r3, #8
 80060c8:	697a      	ldr	r2, [r7, #20]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	697a      	ldr	r2, [r7, #20]
 80060d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	685a      	ldr	r2, [r3, #4]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	693a      	ldr	r2, [r7, #16]
 80060e6:	621a      	str	r2, [r3, #32]
}
 80060e8:	bf00      	nop
 80060ea:	371c      	adds	r7, #28
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr
 80060f4:	40012c00 	.word	0x40012c00
 80060f8:	40014000 	.word	0x40014000
 80060fc:	40014400 	.word	0x40014400

08006100 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006100:	b480      	push	{r7}
 8006102:	b087      	sub	sp, #28
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6a1b      	ldr	r3, [r3, #32]
 800610e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6a1b      	ldr	r3, [r3, #32]
 800611a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800612e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006132:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	021b      	lsls	r3, r3, #8
 800613a:	68fa      	ldr	r2, [r7, #12]
 800613c:	4313      	orrs	r3, r2
 800613e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006146:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	051b      	lsls	r3, r3, #20
 800614e:	693a      	ldr	r2, [r7, #16]
 8006150:	4313      	orrs	r3, r2
 8006152:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	4a14      	ldr	r2, [pc, #80]	; (80061a8 <TIM_OC6_SetConfig+0xa8>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d007      	beq.n	800616c <TIM_OC6_SetConfig+0x6c>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4a13      	ldr	r2, [pc, #76]	; (80061ac <TIM_OC6_SetConfig+0xac>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d003      	beq.n	800616c <TIM_OC6_SetConfig+0x6c>
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	4a12      	ldr	r2, [pc, #72]	; (80061b0 <TIM_OC6_SetConfig+0xb0>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d109      	bne.n	8006180 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006172:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	695b      	ldr	r3, [r3, #20]
 8006178:	029b      	lsls	r3, r3, #10
 800617a:	697a      	ldr	r2, [r7, #20]
 800617c:	4313      	orrs	r3, r2
 800617e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	697a      	ldr	r2, [r7, #20]
 8006184:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	685a      	ldr	r2, [r3, #4]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	693a      	ldr	r2, [r7, #16]
 8006198:	621a      	str	r2, [r3, #32]
}
 800619a:	bf00      	nop
 800619c:	371c      	adds	r7, #28
 800619e:	46bd      	mov	sp, r7
 80061a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a4:	4770      	bx	lr
 80061a6:	bf00      	nop
 80061a8:	40012c00 	.word	0x40012c00
 80061ac:	40014000 	.word	0x40014000
 80061b0:	40014400 	.word	0x40014400

080061b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b087      	sub	sp, #28
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	60f8      	str	r0, [r7, #12]
 80061bc:	60b9      	str	r1, [r7, #8]
 80061be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	6a1b      	ldr	r3, [r3, #32]
 80061c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	6a1b      	ldr	r3, [r3, #32]
 80061ca:	f023 0201 	bic.w	r2, r3, #1
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	699b      	ldr	r3, [r3, #24]
 80061d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80061de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	011b      	lsls	r3, r3, #4
 80061e4:	693a      	ldr	r2, [r7, #16]
 80061e6:	4313      	orrs	r3, r2
 80061e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	f023 030a 	bic.w	r3, r3, #10
 80061f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80061f2:	697a      	ldr	r2, [r7, #20]
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	4313      	orrs	r3, r2
 80061f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	693a      	ldr	r2, [r7, #16]
 80061fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	697a      	ldr	r2, [r7, #20]
 8006204:	621a      	str	r2, [r3, #32]
}
 8006206:	bf00      	nop
 8006208:	371c      	adds	r7, #28
 800620a:	46bd      	mov	sp, r7
 800620c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006210:	4770      	bx	lr

08006212 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006212:	b480      	push	{r7}
 8006214:	b087      	sub	sp, #28
 8006216:	af00      	add	r7, sp, #0
 8006218:	60f8      	str	r0, [r7, #12]
 800621a:	60b9      	str	r1, [r7, #8]
 800621c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	6a1b      	ldr	r3, [r3, #32]
 8006222:	f023 0210 	bic.w	r2, r3, #16
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	699b      	ldr	r3, [r3, #24]
 800622e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	6a1b      	ldr	r3, [r3, #32]
 8006234:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800623c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	031b      	lsls	r3, r3, #12
 8006242:	697a      	ldr	r2, [r7, #20]
 8006244:	4313      	orrs	r3, r2
 8006246:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006248:	693b      	ldr	r3, [r7, #16]
 800624a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800624e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	011b      	lsls	r3, r3, #4
 8006254:	693a      	ldr	r2, [r7, #16]
 8006256:	4313      	orrs	r3, r2
 8006258:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	697a      	ldr	r2, [r7, #20]
 800625e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	693a      	ldr	r2, [r7, #16]
 8006264:	621a      	str	r2, [r3, #32]
}
 8006266:	bf00      	nop
 8006268:	371c      	adds	r7, #28
 800626a:	46bd      	mov	sp, r7
 800626c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006270:	4770      	bx	lr

08006272 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006272:	b480      	push	{r7}
 8006274:	b085      	sub	sp, #20
 8006276:	af00      	add	r7, sp, #0
 8006278:	6078      	str	r0, [r7, #4]
 800627a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006288:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800628a:	683a      	ldr	r2, [r7, #0]
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	4313      	orrs	r3, r2
 8006290:	f043 0307 	orr.w	r3, r3, #7
 8006294:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	68fa      	ldr	r2, [r7, #12]
 800629a:	609a      	str	r2, [r3, #8]
}
 800629c:	bf00      	nop
 800629e:	3714      	adds	r7, #20
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b087      	sub	sp, #28
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	60f8      	str	r0, [r7, #12]
 80062b0:	60b9      	str	r1, [r7, #8]
 80062b2:	607a      	str	r2, [r7, #4]
 80062b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80062c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	021a      	lsls	r2, r3, #8
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	431a      	orrs	r2, r3
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	4313      	orrs	r3, r2
 80062d0:	697a      	ldr	r2, [r7, #20]
 80062d2:	4313      	orrs	r3, r2
 80062d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	697a      	ldr	r2, [r7, #20]
 80062da:	609a      	str	r2, [r3, #8]
}
 80062dc:	bf00      	nop
 80062de:	371c      	adds	r7, #28
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr

080062e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b087      	sub	sp, #28
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	60b9      	str	r1, [r7, #8]
 80062f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	f003 031f 	and.w	r3, r3, #31
 80062fa:	2201      	movs	r2, #1
 80062fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006300:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6a1a      	ldr	r2, [r3, #32]
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	43db      	mvns	r3, r3
 800630a:	401a      	ands	r2, r3
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	6a1a      	ldr	r2, [r3, #32]
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	f003 031f 	and.w	r3, r3, #31
 800631a:	6879      	ldr	r1, [r7, #4]
 800631c:	fa01 f303 	lsl.w	r3, r1, r3
 8006320:	431a      	orrs	r2, r3
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	621a      	str	r2, [r3, #32]
}
 8006326:	bf00      	nop
 8006328:	371c      	adds	r7, #28
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr
	...

08006334 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006334:	b480      	push	{r7}
 8006336:	b085      	sub	sp, #20
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006344:	2b01      	cmp	r3, #1
 8006346:	d101      	bne.n	800634c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006348:	2302      	movs	r3, #2
 800634a:	e04f      	b.n	80063ec <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2201      	movs	r2, #1
 8006350:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2202      	movs	r2, #2
 8006358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a21      	ldr	r2, [pc, #132]	; (80063f8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d108      	bne.n	8006388 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800637c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800637e:	683b      	ldr	r3, [r7, #0]
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	68fa      	ldr	r2, [r7, #12]
 8006384:	4313      	orrs	r3, r2
 8006386:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800638e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	68fa      	ldr	r2, [r7, #12]
 8006396:	4313      	orrs	r3, r2
 8006398:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	68fa      	ldr	r2, [r7, #12]
 80063a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a14      	ldr	r2, [pc, #80]	; (80063f8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d009      	beq.n	80063c0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063b4:	d004      	beq.n	80063c0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a10      	ldr	r2, [pc, #64]	; (80063fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d10c      	bne.n	80063da <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80063c0:	68bb      	ldr	r3, [r7, #8]
 80063c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063c6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	68ba      	ldr	r2, [r7, #8]
 80063ce:	4313      	orrs	r3, r2
 80063d0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	68ba      	ldr	r2, [r7, #8]
 80063d8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2201      	movs	r2, #1
 80063de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2200      	movs	r2, #0
 80063e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80063ea:	2300      	movs	r3, #0
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	3714      	adds	r7, #20
 80063f0:	46bd      	mov	sp, r7
 80063f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f6:	4770      	bx	lr
 80063f8:	40012c00 	.word	0x40012c00
 80063fc:	40014000 	.word	0x40014000

08006400 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006400:	b480      	push	{r7}
 8006402:	b085      	sub	sp, #20
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
 8006408:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800640a:	2300      	movs	r3, #0
 800640c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006414:	2b01      	cmp	r3, #1
 8006416:	d101      	bne.n	800641c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006418:	2302      	movs	r3, #2
 800641a:	e060      	b.n	80064de <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	68db      	ldr	r3, [r3, #12]
 800642e:	4313      	orrs	r3, r2
 8006430:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	4313      	orrs	r3, r2
 800643e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	4313      	orrs	r3, r2
 800644c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4313      	orrs	r3, r2
 800645a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	691b      	ldr	r3, [r3, #16]
 8006466:	4313      	orrs	r3, r2
 8006468:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	695b      	ldr	r3, [r3, #20]
 8006474:	4313      	orrs	r3, r2
 8006476:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006482:	4313      	orrs	r3, r2
 8006484:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	699b      	ldr	r3, [r3, #24]
 8006490:	041b      	lsls	r3, r3, #16
 8006492:	4313      	orrs	r3, r2
 8006494:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a14      	ldr	r2, [pc, #80]	; (80064ec <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d115      	bne.n	80064cc <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064aa:	051b      	lsls	r3, r3, #20
 80064ac:	4313      	orrs	r3, r2
 80064ae:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	69db      	ldr	r3, [r3, #28]
 80064ba:	4313      	orrs	r3, r2
 80064bc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	6a1b      	ldr	r3, [r3, #32]
 80064c8:	4313      	orrs	r3, r2
 80064ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	68fa      	ldr	r2, [r7, #12]
 80064d2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2200      	movs	r2, #0
 80064d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80064dc:	2300      	movs	r3, #0
}
 80064de:	4618      	mov	r0, r3
 80064e0:	3714      	adds	r7, #20
 80064e2:	46bd      	mov	sp, r7
 80064e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e8:	4770      	bx	lr
 80064ea:	bf00      	nop
 80064ec:	40012c00 	.word	0x40012c00

080064f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b082      	sub	sp, #8
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d101      	bne.n	8006502 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e040      	b.n	8006584 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006506:	2b00      	cmp	r3, #0
 8006508:	d106      	bne.n	8006518 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2200      	movs	r2, #0
 800650e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f7fb fe1a 	bl	800214c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2224      	movs	r2, #36	; 0x24
 800651c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	681a      	ldr	r2, [r3, #0]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f022 0201 	bic.w	r2, r2, #1
 800652c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f000 fc18 	bl	8006d64 <UART_SetConfig>
 8006534:	4603      	mov	r3, r0
 8006536:	2b01      	cmp	r3, #1
 8006538:	d101      	bne.n	800653e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	e022      	b.n	8006584 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006542:	2b00      	cmp	r3, #0
 8006544:	d002      	beq.n	800654c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006546:	6878      	ldr	r0, [r7, #4]
 8006548:	f000 fe66 	bl	8007218 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	685a      	ldr	r2, [r3, #4]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800655a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	689a      	ldr	r2, [r3, #8]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800656a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	681a      	ldr	r2, [r3, #0]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f042 0201 	orr.w	r2, r2, #1
 800657a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	f000 feed 	bl	800735c <UART_CheckIdleState>
 8006582:	4603      	mov	r3, r0
}
 8006584:	4618      	mov	r0, r3
 8006586:	3708      	adds	r7, #8
 8006588:	46bd      	mov	sp, r7
 800658a:	bd80      	pop	{r7, pc}

0800658c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b08a      	sub	sp, #40	; 0x28
 8006590:	af02      	add	r7, sp, #8
 8006592:	60f8      	str	r0, [r7, #12]
 8006594:	60b9      	str	r1, [r7, #8]
 8006596:	603b      	str	r3, [r7, #0]
 8006598:	4613      	mov	r3, r2
 800659a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80065a0:	2b20      	cmp	r3, #32
 80065a2:	f040 8082 	bne.w	80066aa <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d002      	beq.n	80065b2 <HAL_UART_Transmit+0x26>
 80065ac:	88fb      	ldrh	r3, [r7, #6]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d101      	bne.n	80065b6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e07a      	b.n	80066ac <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d101      	bne.n	80065c4 <HAL_UART_Transmit+0x38>
 80065c0:	2302      	movs	r3, #2
 80065c2:	e073      	b.n	80066ac <HAL_UART_Transmit+0x120>
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2221      	movs	r2, #33	; 0x21
 80065d8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80065da:	f7fc fc69 	bl	8002eb0 <HAL_GetTick>
 80065de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	88fa      	ldrh	r2, [r7, #6]
 80065e4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	88fa      	ldrh	r2, [r7, #6]
 80065ec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065f8:	d108      	bne.n	800660c <HAL_UART_Transmit+0x80>
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	691b      	ldr	r3, [r3, #16]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d104      	bne.n	800660c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006602:	2300      	movs	r3, #0
 8006604:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	61bb      	str	r3, [r7, #24]
 800660a:	e003      	b.n	8006614 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006610:	2300      	movs	r3, #0
 8006612:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2200      	movs	r2, #0
 8006618:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800661c:	e02d      	b.n	800667a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	9300      	str	r3, [sp, #0]
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	2200      	movs	r2, #0
 8006626:	2180      	movs	r1, #128	; 0x80
 8006628:	68f8      	ldr	r0, [r7, #12]
 800662a:	f000 fee0 	bl	80073ee <UART_WaitOnFlagUntilTimeout>
 800662e:	4603      	mov	r3, r0
 8006630:	2b00      	cmp	r3, #0
 8006632:	d001      	beq.n	8006638 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006634:	2303      	movs	r3, #3
 8006636:	e039      	b.n	80066ac <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8006638:	69fb      	ldr	r3, [r7, #28]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d10b      	bne.n	8006656 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800663e:	69bb      	ldr	r3, [r7, #24]
 8006640:	881a      	ldrh	r2, [r3, #0]
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800664a:	b292      	uxth	r2, r2
 800664c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800664e:	69bb      	ldr	r3, [r7, #24]
 8006650:	3302      	adds	r3, #2
 8006652:	61bb      	str	r3, [r7, #24]
 8006654:	e008      	b.n	8006668 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006656:	69fb      	ldr	r3, [r7, #28]
 8006658:	781a      	ldrb	r2, [r3, #0]
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	b292      	uxth	r2, r2
 8006660:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006662:	69fb      	ldr	r3, [r7, #28]
 8006664:	3301      	adds	r3, #1
 8006666:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800666e:	b29b      	uxth	r3, r3
 8006670:	3b01      	subs	r3, #1
 8006672:	b29a      	uxth	r2, r3
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006680:	b29b      	uxth	r3, r3
 8006682:	2b00      	cmp	r3, #0
 8006684:	d1cb      	bne.n	800661e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	9300      	str	r3, [sp, #0]
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	2200      	movs	r2, #0
 800668e:	2140      	movs	r1, #64	; 0x40
 8006690:	68f8      	ldr	r0, [r7, #12]
 8006692:	f000 feac 	bl	80073ee <UART_WaitOnFlagUntilTimeout>
 8006696:	4603      	mov	r3, r0
 8006698:	2b00      	cmp	r3, #0
 800669a:	d001      	beq.n	80066a0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800669c:	2303      	movs	r3, #3
 800669e:	e005      	b.n	80066ac <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2220      	movs	r2, #32
 80066a4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80066a6:	2300      	movs	r3, #0
 80066a8:	e000      	b.n	80066ac <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80066aa:	2302      	movs	r3, #2
  }
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	3720      	adds	r7, #32
 80066b0:	46bd      	mov	sp, r7
 80066b2:	bd80      	pop	{r7, pc}

080066b4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b08a      	sub	sp, #40	; 0x28
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	60f8      	str	r0, [r7, #12]
 80066bc:	60b9      	str	r1, [r7, #8]
 80066be:	4613      	mov	r3, r2
 80066c0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80066c6:	2b20      	cmp	r3, #32
 80066c8:	d142      	bne.n	8006750 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d002      	beq.n	80066d6 <HAL_UART_Receive_IT+0x22>
 80066d0:	88fb      	ldrh	r3, [r7, #6]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d101      	bne.n	80066da <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 80066d6:	2301      	movs	r3, #1
 80066d8:	e03b      	b.n	8006752 <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80066e0:	2b01      	cmp	r3, #1
 80066e2:	d101      	bne.n	80066e8 <HAL_UART_Receive_IT+0x34>
 80066e4:	2302      	movs	r3, #2
 80066e6:	e034      	b.n	8006752 <HAL_UART_Receive_IT+0x9e>
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2200      	movs	r2, #0
 80066f4:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a18      	ldr	r2, [pc, #96]	; (800675c <HAL_UART_Receive_IT+0xa8>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d01f      	beq.n	8006740 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800670a:	2b00      	cmp	r3, #0
 800670c:	d018      	beq.n	8006740 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	e853 3f00 	ldrex	r3, [r3]
 800671a:	613b      	str	r3, [r7, #16]
   return(result);
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006722:	627b      	str	r3, [r7, #36]	; 0x24
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	461a      	mov	r2, r3
 800672a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800672c:	623b      	str	r3, [r7, #32]
 800672e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006730:	69f9      	ldr	r1, [r7, #28]
 8006732:	6a3a      	ldr	r2, [r7, #32]
 8006734:	e841 2300 	strex	r3, r2, [r1]
 8006738:	61bb      	str	r3, [r7, #24]
   return(result);
 800673a:	69bb      	ldr	r3, [r7, #24]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d1e6      	bne.n	800670e <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006740:	88fb      	ldrh	r3, [r7, #6]
 8006742:	461a      	mov	r2, r3
 8006744:	68b9      	ldr	r1, [r7, #8]
 8006746:	68f8      	ldr	r0, [r7, #12]
 8006748:	f000 ff16 	bl	8007578 <UART_Start_Receive_IT>
 800674c:	4603      	mov	r3, r0
 800674e:	e000      	b.n	8006752 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006750:	2302      	movs	r3, #2
  }
}
 8006752:	4618      	mov	r0, r3
 8006754:	3728      	adds	r7, #40	; 0x28
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}
 800675a:	bf00      	nop
 800675c:	40008000 	.word	0x40008000

08006760 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b0ba      	sub	sp, #232	; 0xe8
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	69db      	ldr	r3, [r3, #28]
 800676e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006786:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800678a:	f640 030f 	movw	r3, #2063	; 0x80f
 800678e:	4013      	ands	r3, r2
 8006790:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006794:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006798:	2b00      	cmp	r3, #0
 800679a:	d115      	bne.n	80067c8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800679c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067a0:	f003 0320 	and.w	r3, r3, #32
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d00f      	beq.n	80067c8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80067a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067ac:	f003 0320 	and.w	r3, r3, #32
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d009      	beq.n	80067c8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	f000 82a6 	beq.w	8006d0a <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	4798      	blx	r3
      }
      return;
 80067c6:	e2a0      	b.n	8006d0a <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80067c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	f000 8117 	beq.w	8006a00 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80067d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80067d6:	f003 0301 	and.w	r3, r3, #1
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d106      	bne.n	80067ec <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80067de:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80067e2:	4b85      	ldr	r3, [pc, #532]	; (80069f8 <HAL_UART_IRQHandler+0x298>)
 80067e4:	4013      	ands	r3, r2
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	f000 810a 	beq.w	8006a00 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80067ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067f0:	f003 0301 	and.w	r3, r3, #1
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d011      	beq.n	800681c <HAL_UART_IRQHandler+0xbc>
 80067f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80067fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006800:	2b00      	cmp	r3, #0
 8006802:	d00b      	beq.n	800681c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	2201      	movs	r2, #1
 800680a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006812:	f043 0201 	orr.w	r2, r3, #1
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800681c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006820:	f003 0302 	and.w	r3, r3, #2
 8006824:	2b00      	cmp	r3, #0
 8006826:	d011      	beq.n	800684c <HAL_UART_IRQHandler+0xec>
 8006828:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800682c:	f003 0301 	and.w	r3, r3, #1
 8006830:	2b00      	cmp	r3, #0
 8006832:	d00b      	beq.n	800684c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	2202      	movs	r2, #2
 800683a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006842:	f043 0204 	orr.w	r2, r3, #4
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800684c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006850:	f003 0304 	and.w	r3, r3, #4
 8006854:	2b00      	cmp	r3, #0
 8006856:	d011      	beq.n	800687c <HAL_UART_IRQHandler+0x11c>
 8006858:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800685c:	f003 0301 	and.w	r3, r3, #1
 8006860:	2b00      	cmp	r3, #0
 8006862:	d00b      	beq.n	800687c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	2204      	movs	r2, #4
 800686a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006872:	f043 0202 	orr.w	r2, r3, #2
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800687c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006880:	f003 0308 	and.w	r3, r3, #8
 8006884:	2b00      	cmp	r3, #0
 8006886:	d017      	beq.n	80068b8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006888:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800688c:	f003 0320 	and.w	r3, r3, #32
 8006890:	2b00      	cmp	r3, #0
 8006892:	d105      	bne.n	80068a0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006894:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006898:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800689c:	2b00      	cmp	r3, #0
 800689e:	d00b      	beq.n	80068b8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	2208      	movs	r2, #8
 80068a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80068ae:	f043 0208 	orr.w	r2, r3, #8
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80068b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d012      	beq.n	80068ea <HAL_UART_IRQHandler+0x18a>
 80068c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d00c      	beq.n	80068ea <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80068d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80068e0:	f043 0220 	orr.w	r2, r3, #32
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	f000 820c 	beq.w	8006d0e <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80068f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068fa:	f003 0320 	and.w	r3, r3, #32
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d00d      	beq.n	800691e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006902:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006906:	f003 0320 	and.w	r3, r3, #32
 800690a:	2b00      	cmp	r3, #0
 800690c:	d007      	beq.n	800691e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006912:	2b00      	cmp	r3, #0
 8006914:	d003      	beq.n	800691e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006924:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006932:	2b40      	cmp	r3, #64	; 0x40
 8006934:	d005      	beq.n	8006942 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006936:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800693a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800693e:	2b00      	cmp	r3, #0
 8006940:	d04f      	beq.n	80069e2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 fee2 	bl	800770c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006952:	2b40      	cmp	r3, #64	; 0x40
 8006954:	d141      	bne.n	80069da <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	3308      	adds	r3, #8
 800695c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006960:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006964:	e853 3f00 	ldrex	r3, [r3]
 8006968:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800696c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006970:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006974:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	3308      	adds	r3, #8
 800697e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006982:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006986:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800698a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800698e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006992:	e841 2300 	strex	r3, r2, [r1]
 8006996:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800699a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d1d9      	bne.n	8006956 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d013      	beq.n	80069d2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069ae:	4a13      	ldr	r2, [pc, #76]	; (80069fc <HAL_UART_IRQHandler+0x29c>)
 80069b0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069b6:	4618      	mov	r0, r3
 80069b8:	f7fc fcb2 	bl	8003320 <HAL_DMA_Abort_IT>
 80069bc:	4603      	mov	r3, r0
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d017      	beq.n	80069f2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80069c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069c8:	687a      	ldr	r2, [r7, #4]
 80069ca:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80069cc:	4610      	mov	r0, r2
 80069ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069d0:	e00f      	b.n	80069f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f000 f9b0 	bl	8006d38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069d8:	e00b      	b.n	80069f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f000 f9ac 	bl	8006d38 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069e0:	e007      	b.n	80069f2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f000 f9a8 	bl	8006d38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2200      	movs	r2, #0
 80069ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80069f0:	e18d      	b.n	8006d0e <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069f2:	bf00      	nop
    return;
 80069f4:	e18b      	b.n	8006d0e <HAL_UART_IRQHandler+0x5ae>
 80069f6:	bf00      	nop
 80069f8:	04000120 	.word	0x04000120
 80069fc:	080077d3 	.word	0x080077d3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	f040 8146 	bne.w	8006c96 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006a0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a0e:	f003 0310 	and.w	r3, r3, #16
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	f000 813f 	beq.w	8006c96 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006a18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a1c:	f003 0310 	and.w	r3, r3, #16
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	f000 8138 	beq.w	8006c96 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	2210      	movs	r2, #16
 8006a2c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a38:	2b40      	cmp	r3, #64	; 0x40
 8006a3a:	f040 80b4 	bne.w	8006ba6 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006a4a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	f000 815f 	beq.w	8006d12 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006a5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	f080 8157 	bcs.w	8006d12 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006a6a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f003 0320 	and.w	r3, r3, #32
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	f040 8085 	bne.w	8006b8a <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a88:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006a8c:	e853 3f00 	ldrex	r3, [r3]
 8006a90:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006a94:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006a98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a9c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	461a      	mov	r2, r3
 8006aa6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006aaa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006aae:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006ab6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006aba:	e841 2300 	strex	r3, r2, [r1]
 8006abe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006ac2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d1da      	bne.n	8006a80 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	3308      	adds	r3, #8
 8006ad0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ad2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006ad4:	e853 3f00 	ldrex	r3, [r3]
 8006ad8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006ada:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006adc:	f023 0301 	bic.w	r3, r3, #1
 8006ae0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	3308      	adds	r3, #8
 8006aea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006aee:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006af2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006af4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006af6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006afa:	e841 2300 	strex	r3, r2, [r1]
 8006afe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006b00:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d1e1      	bne.n	8006aca <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	3308      	adds	r3, #8
 8006b0c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006b10:	e853 3f00 	ldrex	r3, [r3]
 8006b14:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006b16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b1c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	3308      	adds	r3, #8
 8006b26:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006b2a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006b2c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b2e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006b30:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006b32:	e841 2300 	strex	r3, r2, [r1]
 8006b36:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006b38:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d1e3      	bne.n	8006b06 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2220      	movs	r2, #32
 8006b42:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2200      	movs	r2, #0
 8006b48:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b52:	e853 3f00 	ldrex	r3, [r3]
 8006b56:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006b58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006b5a:	f023 0310 	bic.w	r3, r3, #16
 8006b5e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	461a      	mov	r2, r3
 8006b68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006b6c:	65bb      	str	r3, [r7, #88]	; 0x58
 8006b6e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b70:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006b72:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006b74:	e841 2300 	strex	r3, r2, [r1]
 8006b78:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006b7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d1e4      	bne.n	8006b4a <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b84:	4618      	mov	r0, r3
 8006b86:	f7fc fb8d 	bl	80032a4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006b96:	b29b      	uxth	r3, r3
 8006b98:	1ad3      	subs	r3, r2, r3
 8006b9a:	b29b      	uxth	r3, r3
 8006b9c:	4619      	mov	r1, r3
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f000 f8d4 	bl	8006d4c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006ba4:	e0b5      	b.n	8006d12 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006bb2:	b29b      	uxth	r3, r3
 8006bb4:	1ad3      	subs	r3, r2, r3
 8006bb6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	f000 80a7 	beq.w	8006d16 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 8006bc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	f000 80a2 	beq.w	8006d16 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bda:	e853 3f00 	ldrex	r3, [r3]
 8006bde:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006be0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006be2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006be6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	461a      	mov	r2, r3
 8006bf0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006bf4:	647b      	str	r3, [r7, #68]	; 0x44
 8006bf6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bf8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006bfa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006bfc:	e841 2300 	strex	r3, r2, [r1]
 8006c00:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006c02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d1e4      	bne.n	8006bd2 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	3308      	adds	r3, #8
 8006c0e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c12:	e853 3f00 	ldrex	r3, [r3]
 8006c16:	623b      	str	r3, [r7, #32]
   return(result);
 8006c18:	6a3b      	ldr	r3, [r7, #32]
 8006c1a:	f023 0301 	bic.w	r3, r3, #1
 8006c1e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	3308      	adds	r3, #8
 8006c28:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006c2c:	633a      	str	r2, [r7, #48]	; 0x30
 8006c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c30:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006c32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c34:	e841 2300 	strex	r3, r2, [r1]
 8006c38:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1e3      	bne.n	8006c08 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2220      	movs	r2, #32
 8006c44:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	e853 3f00 	ldrex	r3, [r3]
 8006c5e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f023 0310 	bic.w	r3, r3, #16
 8006c66:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	461a      	mov	r2, r3
 8006c70:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006c74:	61fb      	str	r3, [r7, #28]
 8006c76:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c78:	69b9      	ldr	r1, [r7, #24]
 8006c7a:	69fa      	ldr	r2, [r7, #28]
 8006c7c:	e841 2300 	strex	r3, r2, [r1]
 8006c80:	617b      	str	r3, [r7, #20]
   return(result);
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d1e4      	bne.n	8006c52 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006c88:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006c8c:	4619      	mov	r1, r3
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f000 f85c 	bl	8006d4c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006c94:	e03f      	b.n	8006d16 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006c96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d00e      	beq.n	8006cc0 <HAL_UART_IRQHandler+0x560>
 8006ca2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ca6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d008      	beq.n	8006cc0 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006cb6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f000 ff2a 	bl	8007b12 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006cbe:	e02d      	b.n	8006d1c <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006cc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d00e      	beq.n	8006cea <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006ccc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006cd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d008      	beq.n	8006cea <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d01c      	beq.n	8006d1a <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	4798      	blx	r3
    }
    return;
 8006ce8:	e017      	b.n	8006d1a <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006cea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d012      	beq.n	8006d1c <HAL_UART_IRQHandler+0x5bc>
 8006cf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d00c      	beq.n	8006d1c <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f000 fd7b 	bl	80077fe <UART_EndTransmit_IT>
    return;
 8006d08:	e008      	b.n	8006d1c <HAL_UART_IRQHandler+0x5bc>
      return;
 8006d0a:	bf00      	nop
 8006d0c:	e006      	b.n	8006d1c <HAL_UART_IRQHandler+0x5bc>
    return;
 8006d0e:	bf00      	nop
 8006d10:	e004      	b.n	8006d1c <HAL_UART_IRQHandler+0x5bc>
      return;
 8006d12:	bf00      	nop
 8006d14:	e002      	b.n	8006d1c <HAL_UART_IRQHandler+0x5bc>
      return;
 8006d16:	bf00      	nop
 8006d18:	e000      	b.n	8006d1c <HAL_UART_IRQHandler+0x5bc>
    return;
 8006d1a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006d1c:	37e8      	adds	r7, #232	; 0xe8
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	bd80      	pop	{r7, pc}
 8006d22:	bf00      	nop

08006d24 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b083      	sub	sp, #12
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006d2c:	bf00      	nop
 8006d2e:	370c      	adds	r7, #12
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr

08006d38 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b083      	sub	sp, #12
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006d40:	bf00      	nop
 8006d42:	370c      	adds	r7, #12
 8006d44:	46bd      	mov	sp, r7
 8006d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4a:	4770      	bx	lr

08006d4c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b083      	sub	sp, #12
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
 8006d54:	460b      	mov	r3, r1
 8006d56:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d58:	bf00      	nop
 8006d5a:	370c      	adds	r7, #12
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d62:	4770      	bx	lr

08006d64 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d68:	b08a      	sub	sp, #40	; 0x28
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	689a      	ldr	r2, [r3, #8]
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	691b      	ldr	r3, [r3, #16]
 8006d7c:	431a      	orrs	r2, r3
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	695b      	ldr	r3, [r3, #20]
 8006d82:	431a      	orrs	r2, r3
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	69db      	ldr	r3, [r3, #28]
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	681a      	ldr	r2, [r3, #0]
 8006d92:	4b9e      	ldr	r3, [pc, #632]	; (800700c <UART_SetConfig+0x2a8>)
 8006d94:	4013      	ands	r3, r2
 8006d96:	68fa      	ldr	r2, [r7, #12]
 8006d98:	6812      	ldr	r2, [r2, #0]
 8006d9a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006d9c:	430b      	orrs	r3, r1
 8006d9e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	685b      	ldr	r3, [r3, #4]
 8006da6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	68da      	ldr	r2, [r3, #12]
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	430a      	orrs	r2, r1
 8006db4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	699b      	ldr	r3, [r3, #24]
 8006dba:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a93      	ldr	r2, [pc, #588]	; (8007010 <UART_SetConfig+0x2ac>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d004      	beq.n	8006dd0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	6a1b      	ldr	r3, [r3, #32]
 8006dca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006de0:	430a      	orrs	r2, r1
 8006de2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a8a      	ldr	r2, [pc, #552]	; (8007014 <UART_SetConfig+0x2b0>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d126      	bne.n	8006e3c <UART_SetConfig+0xd8>
 8006dee:	4b8a      	ldr	r3, [pc, #552]	; (8007018 <UART_SetConfig+0x2b4>)
 8006df0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006df4:	f003 0303 	and.w	r3, r3, #3
 8006df8:	2b03      	cmp	r3, #3
 8006dfa:	d81b      	bhi.n	8006e34 <UART_SetConfig+0xd0>
 8006dfc:	a201      	add	r2, pc, #4	; (adr r2, 8006e04 <UART_SetConfig+0xa0>)
 8006dfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e02:	bf00      	nop
 8006e04:	08006e15 	.word	0x08006e15
 8006e08:	08006e25 	.word	0x08006e25
 8006e0c:	08006e1d 	.word	0x08006e1d
 8006e10:	08006e2d 	.word	0x08006e2d
 8006e14:	2301      	movs	r3, #1
 8006e16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e1a:	e0ab      	b.n	8006f74 <UART_SetConfig+0x210>
 8006e1c:	2302      	movs	r3, #2
 8006e1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e22:	e0a7      	b.n	8006f74 <UART_SetConfig+0x210>
 8006e24:	2304      	movs	r3, #4
 8006e26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e2a:	e0a3      	b.n	8006f74 <UART_SetConfig+0x210>
 8006e2c:	2308      	movs	r3, #8
 8006e2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e32:	e09f      	b.n	8006f74 <UART_SetConfig+0x210>
 8006e34:	2310      	movs	r3, #16
 8006e36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e3a:	e09b      	b.n	8006f74 <UART_SetConfig+0x210>
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a76      	ldr	r2, [pc, #472]	; (800701c <UART_SetConfig+0x2b8>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d138      	bne.n	8006eb8 <UART_SetConfig+0x154>
 8006e46:	4b74      	ldr	r3, [pc, #464]	; (8007018 <UART_SetConfig+0x2b4>)
 8006e48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e4c:	f003 030c 	and.w	r3, r3, #12
 8006e50:	2b0c      	cmp	r3, #12
 8006e52:	d82d      	bhi.n	8006eb0 <UART_SetConfig+0x14c>
 8006e54:	a201      	add	r2, pc, #4	; (adr r2, 8006e5c <UART_SetConfig+0xf8>)
 8006e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e5a:	bf00      	nop
 8006e5c:	08006e91 	.word	0x08006e91
 8006e60:	08006eb1 	.word	0x08006eb1
 8006e64:	08006eb1 	.word	0x08006eb1
 8006e68:	08006eb1 	.word	0x08006eb1
 8006e6c:	08006ea1 	.word	0x08006ea1
 8006e70:	08006eb1 	.word	0x08006eb1
 8006e74:	08006eb1 	.word	0x08006eb1
 8006e78:	08006eb1 	.word	0x08006eb1
 8006e7c:	08006e99 	.word	0x08006e99
 8006e80:	08006eb1 	.word	0x08006eb1
 8006e84:	08006eb1 	.word	0x08006eb1
 8006e88:	08006eb1 	.word	0x08006eb1
 8006e8c:	08006ea9 	.word	0x08006ea9
 8006e90:	2300      	movs	r3, #0
 8006e92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e96:	e06d      	b.n	8006f74 <UART_SetConfig+0x210>
 8006e98:	2302      	movs	r3, #2
 8006e9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e9e:	e069      	b.n	8006f74 <UART_SetConfig+0x210>
 8006ea0:	2304      	movs	r3, #4
 8006ea2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ea6:	e065      	b.n	8006f74 <UART_SetConfig+0x210>
 8006ea8:	2308      	movs	r3, #8
 8006eaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006eae:	e061      	b.n	8006f74 <UART_SetConfig+0x210>
 8006eb0:	2310      	movs	r3, #16
 8006eb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006eb6:	e05d      	b.n	8006f74 <UART_SetConfig+0x210>
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a58      	ldr	r2, [pc, #352]	; (8007020 <UART_SetConfig+0x2bc>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d125      	bne.n	8006f0e <UART_SetConfig+0x1aa>
 8006ec2:	4b55      	ldr	r3, [pc, #340]	; (8007018 <UART_SetConfig+0x2b4>)
 8006ec4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ec8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006ecc:	2b30      	cmp	r3, #48	; 0x30
 8006ece:	d016      	beq.n	8006efe <UART_SetConfig+0x19a>
 8006ed0:	2b30      	cmp	r3, #48	; 0x30
 8006ed2:	d818      	bhi.n	8006f06 <UART_SetConfig+0x1a2>
 8006ed4:	2b20      	cmp	r3, #32
 8006ed6:	d00a      	beq.n	8006eee <UART_SetConfig+0x18a>
 8006ed8:	2b20      	cmp	r3, #32
 8006eda:	d814      	bhi.n	8006f06 <UART_SetConfig+0x1a2>
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d002      	beq.n	8006ee6 <UART_SetConfig+0x182>
 8006ee0:	2b10      	cmp	r3, #16
 8006ee2:	d008      	beq.n	8006ef6 <UART_SetConfig+0x192>
 8006ee4:	e00f      	b.n	8006f06 <UART_SetConfig+0x1a2>
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006eec:	e042      	b.n	8006f74 <UART_SetConfig+0x210>
 8006eee:	2302      	movs	r3, #2
 8006ef0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ef4:	e03e      	b.n	8006f74 <UART_SetConfig+0x210>
 8006ef6:	2304      	movs	r3, #4
 8006ef8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006efc:	e03a      	b.n	8006f74 <UART_SetConfig+0x210>
 8006efe:	2308      	movs	r3, #8
 8006f00:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f04:	e036      	b.n	8006f74 <UART_SetConfig+0x210>
 8006f06:	2310      	movs	r3, #16
 8006f08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f0c:	e032      	b.n	8006f74 <UART_SetConfig+0x210>
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a3f      	ldr	r2, [pc, #252]	; (8007010 <UART_SetConfig+0x2ac>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d12a      	bne.n	8006f6e <UART_SetConfig+0x20a>
 8006f18:	4b3f      	ldr	r3, [pc, #252]	; (8007018 <UART_SetConfig+0x2b4>)
 8006f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f1e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006f22:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006f26:	d01a      	beq.n	8006f5e <UART_SetConfig+0x1fa>
 8006f28:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006f2c:	d81b      	bhi.n	8006f66 <UART_SetConfig+0x202>
 8006f2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f32:	d00c      	beq.n	8006f4e <UART_SetConfig+0x1ea>
 8006f34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f38:	d815      	bhi.n	8006f66 <UART_SetConfig+0x202>
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d003      	beq.n	8006f46 <UART_SetConfig+0x1e2>
 8006f3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f42:	d008      	beq.n	8006f56 <UART_SetConfig+0x1f2>
 8006f44:	e00f      	b.n	8006f66 <UART_SetConfig+0x202>
 8006f46:	2300      	movs	r3, #0
 8006f48:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f4c:	e012      	b.n	8006f74 <UART_SetConfig+0x210>
 8006f4e:	2302      	movs	r3, #2
 8006f50:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f54:	e00e      	b.n	8006f74 <UART_SetConfig+0x210>
 8006f56:	2304      	movs	r3, #4
 8006f58:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f5c:	e00a      	b.n	8006f74 <UART_SetConfig+0x210>
 8006f5e:	2308      	movs	r3, #8
 8006f60:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f64:	e006      	b.n	8006f74 <UART_SetConfig+0x210>
 8006f66:	2310      	movs	r3, #16
 8006f68:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006f6c:	e002      	b.n	8006f74 <UART_SetConfig+0x210>
 8006f6e:	2310      	movs	r3, #16
 8006f70:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a25      	ldr	r2, [pc, #148]	; (8007010 <UART_SetConfig+0x2ac>)
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	f040 808a 	bne.w	8007094 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006f80:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006f84:	2b08      	cmp	r3, #8
 8006f86:	d824      	bhi.n	8006fd2 <UART_SetConfig+0x26e>
 8006f88:	a201      	add	r2, pc, #4	; (adr r2, 8006f90 <UART_SetConfig+0x22c>)
 8006f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f8e:	bf00      	nop
 8006f90:	08006fb5 	.word	0x08006fb5
 8006f94:	08006fd3 	.word	0x08006fd3
 8006f98:	08006fbd 	.word	0x08006fbd
 8006f9c:	08006fd3 	.word	0x08006fd3
 8006fa0:	08006fc3 	.word	0x08006fc3
 8006fa4:	08006fd3 	.word	0x08006fd3
 8006fa8:	08006fd3 	.word	0x08006fd3
 8006fac:	08006fd3 	.word	0x08006fd3
 8006fb0:	08006fcb 	.word	0x08006fcb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fb4:	f7fd fa78 	bl	80044a8 <HAL_RCC_GetPCLK1Freq>
 8006fb8:	61f8      	str	r0, [r7, #28]
        break;
 8006fba:	e010      	b.n	8006fde <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006fbc:	4b19      	ldr	r3, [pc, #100]	; (8007024 <UART_SetConfig+0x2c0>)
 8006fbe:	61fb      	str	r3, [r7, #28]
        break;
 8006fc0:	e00d      	b.n	8006fde <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006fc2:	f7fd f9d9 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 8006fc6:	61f8      	str	r0, [r7, #28]
        break;
 8006fc8:	e009      	b.n	8006fde <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006fca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006fce:	61fb      	str	r3, [r7, #28]
        break;
 8006fd0:	e005      	b.n	8006fde <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006fdc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006fde:	69fb      	ldr	r3, [r7, #28]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	f000 8109 	beq.w	80071f8 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	685a      	ldr	r2, [r3, #4]
 8006fea:	4613      	mov	r3, r2
 8006fec:	005b      	lsls	r3, r3, #1
 8006fee:	4413      	add	r3, r2
 8006ff0:	69fa      	ldr	r2, [r7, #28]
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	d305      	bcc.n	8007002 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006ffc:	69fa      	ldr	r2, [r7, #28]
 8006ffe:	429a      	cmp	r2, r3
 8007000:	d912      	bls.n	8007028 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8007002:	2301      	movs	r3, #1
 8007004:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007008:	e0f6      	b.n	80071f8 <UART_SetConfig+0x494>
 800700a:	bf00      	nop
 800700c:	efff69f3 	.word	0xefff69f3
 8007010:	40008000 	.word	0x40008000
 8007014:	40013800 	.word	0x40013800
 8007018:	40021000 	.word	0x40021000
 800701c:	40004400 	.word	0x40004400
 8007020:	40004800 	.word	0x40004800
 8007024:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007028:	69fb      	ldr	r3, [r7, #28]
 800702a:	2200      	movs	r2, #0
 800702c:	461c      	mov	r4, r3
 800702e:	4615      	mov	r5, r2
 8007030:	f04f 0200 	mov.w	r2, #0
 8007034:	f04f 0300 	mov.w	r3, #0
 8007038:	022b      	lsls	r3, r5, #8
 800703a:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800703e:	0222      	lsls	r2, r4, #8
 8007040:	68f9      	ldr	r1, [r7, #12]
 8007042:	6849      	ldr	r1, [r1, #4]
 8007044:	0849      	lsrs	r1, r1, #1
 8007046:	2000      	movs	r0, #0
 8007048:	4688      	mov	r8, r1
 800704a:	4681      	mov	r9, r0
 800704c:	eb12 0a08 	adds.w	sl, r2, r8
 8007050:	eb43 0b09 	adc.w	fp, r3, r9
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	2200      	movs	r2, #0
 800705a:	603b      	str	r3, [r7, #0]
 800705c:	607a      	str	r2, [r7, #4]
 800705e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007062:	4650      	mov	r0, sl
 8007064:	4659      	mov	r1, fp
 8007066:	f7f9 fe1f 	bl	8000ca8 <__aeabi_uldivmod>
 800706a:	4602      	mov	r2, r0
 800706c:	460b      	mov	r3, r1
 800706e:	4613      	mov	r3, r2
 8007070:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007072:	69bb      	ldr	r3, [r7, #24]
 8007074:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007078:	d308      	bcc.n	800708c <UART_SetConfig+0x328>
 800707a:	69bb      	ldr	r3, [r7, #24]
 800707c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007080:	d204      	bcs.n	800708c <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	69ba      	ldr	r2, [r7, #24]
 8007088:	60da      	str	r2, [r3, #12]
 800708a:	e0b5      	b.n	80071f8 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800708c:	2301      	movs	r3, #1
 800708e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007092:	e0b1      	b.n	80071f8 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	69db      	ldr	r3, [r3, #28]
 8007098:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800709c:	d15d      	bne.n	800715a <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 800709e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80070a2:	2b08      	cmp	r3, #8
 80070a4:	d827      	bhi.n	80070f6 <UART_SetConfig+0x392>
 80070a6:	a201      	add	r2, pc, #4	; (adr r2, 80070ac <UART_SetConfig+0x348>)
 80070a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ac:	080070d1 	.word	0x080070d1
 80070b0:	080070d9 	.word	0x080070d9
 80070b4:	080070e1 	.word	0x080070e1
 80070b8:	080070f7 	.word	0x080070f7
 80070bc:	080070e7 	.word	0x080070e7
 80070c0:	080070f7 	.word	0x080070f7
 80070c4:	080070f7 	.word	0x080070f7
 80070c8:	080070f7 	.word	0x080070f7
 80070cc:	080070ef 	.word	0x080070ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070d0:	f7fd f9ea 	bl	80044a8 <HAL_RCC_GetPCLK1Freq>
 80070d4:	61f8      	str	r0, [r7, #28]
        break;
 80070d6:	e014      	b.n	8007102 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80070d8:	f7fd f9fc 	bl	80044d4 <HAL_RCC_GetPCLK2Freq>
 80070dc:	61f8      	str	r0, [r7, #28]
        break;
 80070de:	e010      	b.n	8007102 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80070e0:	4b4c      	ldr	r3, [pc, #304]	; (8007214 <UART_SetConfig+0x4b0>)
 80070e2:	61fb      	str	r3, [r7, #28]
        break;
 80070e4:	e00d      	b.n	8007102 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80070e6:	f7fd f947 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 80070ea:	61f8      	str	r0, [r7, #28]
        break;
 80070ec:	e009      	b.n	8007102 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80070f2:	61fb      	str	r3, [r7, #28]
        break;
 80070f4:	e005      	b.n	8007102 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 80070f6:	2300      	movs	r3, #0
 80070f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80070fa:	2301      	movs	r3, #1
 80070fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007100:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007102:	69fb      	ldr	r3, [r7, #28]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d077      	beq.n	80071f8 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007108:	69fb      	ldr	r3, [r7, #28]
 800710a:	005a      	lsls	r2, r3, #1
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	085b      	lsrs	r3, r3, #1
 8007112:	441a      	add	r2, r3
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	685b      	ldr	r3, [r3, #4]
 8007118:	fbb2 f3f3 	udiv	r3, r2, r3
 800711c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800711e:	69bb      	ldr	r3, [r7, #24]
 8007120:	2b0f      	cmp	r3, #15
 8007122:	d916      	bls.n	8007152 <UART_SetConfig+0x3ee>
 8007124:	69bb      	ldr	r3, [r7, #24]
 8007126:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800712a:	d212      	bcs.n	8007152 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800712c:	69bb      	ldr	r3, [r7, #24]
 800712e:	b29b      	uxth	r3, r3
 8007130:	f023 030f 	bic.w	r3, r3, #15
 8007134:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007136:	69bb      	ldr	r3, [r7, #24]
 8007138:	085b      	lsrs	r3, r3, #1
 800713a:	b29b      	uxth	r3, r3
 800713c:	f003 0307 	and.w	r3, r3, #7
 8007140:	b29a      	uxth	r2, r3
 8007142:	8afb      	ldrh	r3, [r7, #22]
 8007144:	4313      	orrs	r3, r2
 8007146:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	8afa      	ldrh	r2, [r7, #22]
 800714e:	60da      	str	r2, [r3, #12]
 8007150:	e052      	b.n	80071f8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8007152:	2301      	movs	r3, #1
 8007154:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007158:	e04e      	b.n	80071f8 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800715a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800715e:	2b08      	cmp	r3, #8
 8007160:	d827      	bhi.n	80071b2 <UART_SetConfig+0x44e>
 8007162:	a201      	add	r2, pc, #4	; (adr r2, 8007168 <UART_SetConfig+0x404>)
 8007164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007168:	0800718d 	.word	0x0800718d
 800716c:	08007195 	.word	0x08007195
 8007170:	0800719d 	.word	0x0800719d
 8007174:	080071b3 	.word	0x080071b3
 8007178:	080071a3 	.word	0x080071a3
 800717c:	080071b3 	.word	0x080071b3
 8007180:	080071b3 	.word	0x080071b3
 8007184:	080071b3 	.word	0x080071b3
 8007188:	080071ab 	.word	0x080071ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800718c:	f7fd f98c 	bl	80044a8 <HAL_RCC_GetPCLK1Freq>
 8007190:	61f8      	str	r0, [r7, #28]
        break;
 8007192:	e014      	b.n	80071be <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007194:	f7fd f99e 	bl	80044d4 <HAL_RCC_GetPCLK2Freq>
 8007198:	61f8      	str	r0, [r7, #28]
        break;
 800719a:	e010      	b.n	80071be <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800719c:	4b1d      	ldr	r3, [pc, #116]	; (8007214 <UART_SetConfig+0x4b0>)
 800719e:	61fb      	str	r3, [r7, #28]
        break;
 80071a0:	e00d      	b.n	80071be <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071a2:	f7fd f8e9 	bl	8004378 <HAL_RCC_GetSysClockFreq>
 80071a6:	61f8      	str	r0, [r7, #28]
        break;
 80071a8:	e009      	b.n	80071be <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80071ae:	61fb      	str	r3, [r7, #28]
        break;
 80071b0:	e005      	b.n	80071be <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 80071b2:	2300      	movs	r3, #0
 80071b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80071b6:	2301      	movs	r3, #1
 80071b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80071bc:	bf00      	nop
    }

    if (pclk != 0U)
 80071be:	69fb      	ldr	r3, [r7, #28]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d019      	beq.n	80071f8 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	085a      	lsrs	r2, r3, #1
 80071ca:	69fb      	ldr	r3, [r7, #28]
 80071cc:	441a      	add	r2, r3
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	685b      	ldr	r3, [r3, #4]
 80071d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80071d6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071d8:	69bb      	ldr	r3, [r7, #24]
 80071da:	2b0f      	cmp	r3, #15
 80071dc:	d909      	bls.n	80071f2 <UART_SetConfig+0x48e>
 80071de:	69bb      	ldr	r3, [r7, #24]
 80071e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071e4:	d205      	bcs.n	80071f2 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80071e6:	69bb      	ldr	r3, [r7, #24]
 80071e8:	b29a      	uxth	r2, r3
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	60da      	str	r2, [r3, #12]
 80071f0:	e002      	b.n	80071f8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80071f2:	2301      	movs	r3, #1
 80071f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	2200      	movs	r2, #0
 80071fc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2200      	movs	r2, #0
 8007202:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007204:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8007208:	4618      	mov	r0, r3
 800720a:	3728      	adds	r7, #40	; 0x28
 800720c:	46bd      	mov	sp, r7
 800720e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007212:	bf00      	nop
 8007214:	00f42400 	.word	0x00f42400

08007218 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007218:	b480      	push	{r7}
 800721a:	b083      	sub	sp, #12
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007224:	f003 0301 	and.w	r3, r3, #1
 8007228:	2b00      	cmp	r3, #0
 800722a:	d00a      	beq.n	8007242 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	430a      	orrs	r2, r1
 8007240:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007246:	f003 0302 	and.w	r3, r3, #2
 800724a:	2b00      	cmp	r3, #0
 800724c:	d00a      	beq.n	8007264 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	430a      	orrs	r2, r1
 8007262:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007268:	f003 0304 	and.w	r3, r3, #4
 800726c:	2b00      	cmp	r3, #0
 800726e:	d00a      	beq.n	8007286 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	430a      	orrs	r2, r1
 8007284:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800728a:	f003 0308 	and.w	r3, r3, #8
 800728e:	2b00      	cmp	r3, #0
 8007290:	d00a      	beq.n	80072a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	430a      	orrs	r2, r1
 80072a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ac:	f003 0310 	and.w	r3, r3, #16
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d00a      	beq.n	80072ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	689b      	ldr	r3, [r3, #8]
 80072ba:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	430a      	orrs	r2, r1
 80072c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ce:	f003 0320 	and.w	r3, r3, #32
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d00a      	beq.n	80072ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	430a      	orrs	r2, r1
 80072ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d01a      	beq.n	800732e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	430a      	orrs	r2, r1
 800730c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007312:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007316:	d10a      	bne.n	800732e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	430a      	orrs	r2, r1
 800732c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007332:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007336:	2b00      	cmp	r3, #0
 8007338:	d00a      	beq.n	8007350 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	430a      	orrs	r2, r1
 800734e:	605a      	str	r2, [r3, #4]
  }
}
 8007350:	bf00      	nop
 8007352:	370c      	adds	r7, #12
 8007354:	46bd      	mov	sp, r7
 8007356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735a:	4770      	bx	lr

0800735c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b086      	sub	sp, #24
 8007360:	af02      	add	r7, sp, #8
 8007362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800736c:	f7fb fda0 	bl	8002eb0 <HAL_GetTick>
 8007370:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f003 0308 	and.w	r3, r3, #8
 800737c:	2b08      	cmp	r3, #8
 800737e:	d10e      	bne.n	800739e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007380:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007384:	9300      	str	r3, [sp, #0]
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	2200      	movs	r2, #0
 800738a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f000 f82d 	bl	80073ee <UART_WaitOnFlagUntilTimeout>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d001      	beq.n	800739e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800739a:	2303      	movs	r3, #3
 800739c:	e023      	b.n	80073e6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f003 0304 	and.w	r3, r3, #4
 80073a8:	2b04      	cmp	r3, #4
 80073aa:	d10e      	bne.n	80073ca <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80073ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80073b0:	9300      	str	r3, [sp, #0]
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	2200      	movs	r2, #0
 80073b6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80073ba:	6878      	ldr	r0, [r7, #4]
 80073bc:	f000 f817 	bl	80073ee <UART_WaitOnFlagUntilTimeout>
 80073c0:	4603      	mov	r3, r0
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d001      	beq.n	80073ca <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80073c6:	2303      	movs	r3, #3
 80073c8:	e00d      	b.n	80073e6 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2220      	movs	r2, #32
 80073ce:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2220      	movs	r2, #32
 80073d4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2200      	movs	r2, #0
 80073da:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2200      	movs	r2, #0
 80073e0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80073e4:	2300      	movs	r3, #0
}
 80073e6:	4618      	mov	r0, r3
 80073e8:	3710      	adds	r7, #16
 80073ea:	46bd      	mov	sp, r7
 80073ec:	bd80      	pop	{r7, pc}

080073ee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80073ee:	b580      	push	{r7, lr}
 80073f0:	b09c      	sub	sp, #112	; 0x70
 80073f2:	af00      	add	r7, sp, #0
 80073f4:	60f8      	str	r0, [r7, #12]
 80073f6:	60b9      	str	r1, [r7, #8]
 80073f8:	603b      	str	r3, [r7, #0]
 80073fa:	4613      	mov	r3, r2
 80073fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073fe:	e0a5      	b.n	800754c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007400:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007402:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007406:	f000 80a1 	beq.w	800754c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800740a:	f7fb fd51 	bl	8002eb0 <HAL_GetTick>
 800740e:	4602      	mov	r2, r0
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	1ad3      	subs	r3, r2, r3
 8007414:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007416:	429a      	cmp	r2, r3
 8007418:	d302      	bcc.n	8007420 <UART_WaitOnFlagUntilTimeout+0x32>
 800741a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800741c:	2b00      	cmp	r3, #0
 800741e:	d13e      	bne.n	800749e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007426:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007428:	e853 3f00 	ldrex	r3, [r3]
 800742c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800742e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007430:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007434:	667b      	str	r3, [r7, #100]	; 0x64
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	461a      	mov	r2, r3
 800743c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800743e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007440:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007442:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007444:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007446:	e841 2300 	strex	r3, r2, [r1]
 800744a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800744c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800744e:	2b00      	cmp	r3, #0
 8007450:	d1e6      	bne.n	8007420 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	3308      	adds	r3, #8
 8007458:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800745a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800745c:	e853 3f00 	ldrex	r3, [r3]
 8007460:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007464:	f023 0301 	bic.w	r3, r3, #1
 8007468:	663b      	str	r3, [r7, #96]	; 0x60
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	3308      	adds	r3, #8
 8007470:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007472:	64ba      	str	r2, [r7, #72]	; 0x48
 8007474:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007476:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007478:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800747a:	e841 2300 	strex	r3, r2, [r1]
 800747e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007480:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007482:	2b00      	cmp	r3, #0
 8007484:	d1e5      	bne.n	8007452 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2220      	movs	r2, #32
 800748a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2220      	movs	r2, #32
 8007490:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2200      	movs	r2, #0
 8007496:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800749a:	2303      	movs	r3, #3
 800749c:	e067      	b.n	800756e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f003 0304 	and.w	r3, r3, #4
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d04f      	beq.n	800754c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	69db      	ldr	r3, [r3, #28]
 80074b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074ba:	d147      	bne.n	800754c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80074c4:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074ce:	e853 3f00 	ldrex	r3, [r3]
 80074d2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80074d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80074da:	66fb      	str	r3, [r7, #108]	; 0x6c
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	461a      	mov	r2, r3
 80074e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80074e4:	637b      	str	r3, [r7, #52]	; 0x34
 80074e6:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80074ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80074ec:	e841 2300 	strex	r3, r2, [r1]
 80074f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80074f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d1e6      	bne.n	80074c6 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	3308      	adds	r3, #8
 80074fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007500:	697b      	ldr	r3, [r7, #20]
 8007502:	e853 3f00 	ldrex	r3, [r3]
 8007506:	613b      	str	r3, [r7, #16]
   return(result);
 8007508:	693b      	ldr	r3, [r7, #16]
 800750a:	f023 0301 	bic.w	r3, r3, #1
 800750e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	3308      	adds	r3, #8
 8007516:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007518:	623a      	str	r2, [r7, #32]
 800751a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800751c:	69f9      	ldr	r1, [r7, #28]
 800751e:	6a3a      	ldr	r2, [r7, #32]
 8007520:	e841 2300 	strex	r3, r2, [r1]
 8007524:	61bb      	str	r3, [r7, #24]
   return(result);
 8007526:	69bb      	ldr	r3, [r7, #24]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d1e5      	bne.n	80074f8 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2220      	movs	r2, #32
 8007530:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	2220      	movs	r2, #32
 8007536:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2220      	movs	r2, #32
 800753c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2200      	movs	r2, #0
 8007544:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007548:	2303      	movs	r3, #3
 800754a:	e010      	b.n	800756e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	69da      	ldr	r2, [r3, #28]
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	4013      	ands	r3, r2
 8007556:	68ba      	ldr	r2, [r7, #8]
 8007558:	429a      	cmp	r2, r3
 800755a:	bf0c      	ite	eq
 800755c:	2301      	moveq	r3, #1
 800755e:	2300      	movne	r3, #0
 8007560:	b2db      	uxtb	r3, r3
 8007562:	461a      	mov	r2, r3
 8007564:	79fb      	ldrb	r3, [r7, #7]
 8007566:	429a      	cmp	r2, r3
 8007568:	f43f af4a 	beq.w	8007400 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800756c:	2300      	movs	r3, #0
}
 800756e:	4618      	mov	r0, r3
 8007570:	3770      	adds	r7, #112	; 0x70
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
	...

08007578 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007578:	b480      	push	{r7}
 800757a:	b097      	sub	sp, #92	; 0x5c
 800757c:	af00      	add	r7, sp, #0
 800757e:	60f8      	str	r0, [r7, #12]
 8007580:	60b9      	str	r1, [r7, #8]
 8007582:	4613      	mov	r3, r2
 8007584:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	68ba      	ldr	r2, [r7, #8]
 800758a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	88fa      	ldrh	r2, [r7, #6]
 8007590:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	88fa      	ldrh	r2, [r7, #6]
 8007598:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2200      	movs	r2, #0
 80075a0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	689b      	ldr	r3, [r3, #8]
 80075a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075aa:	d10e      	bne.n	80075ca <UART_Start_Receive_IT+0x52>
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	691b      	ldr	r3, [r3, #16]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d105      	bne.n	80075c0 <UART_Start_Receive_IT+0x48>
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80075ba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80075be:	e02d      	b.n	800761c <UART_Start_Receive_IT+0xa4>
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	22ff      	movs	r2, #255	; 0xff
 80075c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80075c8:	e028      	b.n	800761c <UART_Start_Receive_IT+0xa4>
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d10d      	bne.n	80075ee <UART_Start_Receive_IT+0x76>
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	691b      	ldr	r3, [r3, #16]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d104      	bne.n	80075e4 <UART_Start_Receive_IT+0x6c>
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	22ff      	movs	r2, #255	; 0xff
 80075de:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80075e2:	e01b      	b.n	800761c <UART_Start_Receive_IT+0xa4>
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	227f      	movs	r2, #127	; 0x7f
 80075e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80075ec:	e016      	b.n	800761c <UART_Start_Receive_IT+0xa4>
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80075f6:	d10d      	bne.n	8007614 <UART_Start_Receive_IT+0x9c>
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	691b      	ldr	r3, [r3, #16]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d104      	bne.n	800760a <UART_Start_Receive_IT+0x92>
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	227f      	movs	r2, #127	; 0x7f
 8007604:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007608:	e008      	b.n	800761c <UART_Start_Receive_IT+0xa4>
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	223f      	movs	r2, #63	; 0x3f
 800760e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007612:	e003      	b.n	800761c <UART_Start_Receive_IT+0xa4>
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	2200      	movs	r2, #0
 8007618:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2200      	movs	r2, #0
 8007620:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	2222      	movs	r2, #34	; 0x22
 8007628:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	3308      	adds	r3, #8
 8007630:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007632:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007634:	e853 3f00 	ldrex	r3, [r3]
 8007638:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800763a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800763c:	f043 0301 	orr.w	r3, r3, #1
 8007640:	657b      	str	r3, [r7, #84]	; 0x54
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	3308      	adds	r3, #8
 8007648:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800764a:	64ba      	str	r2, [r7, #72]	; 0x48
 800764c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800764e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007650:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007652:	e841 2300 	strex	r3, r2, [r1]
 8007656:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007658:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800765a:	2b00      	cmp	r3, #0
 800765c:	d1e5      	bne.n	800762a <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	689b      	ldr	r3, [r3, #8]
 8007662:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007666:	d107      	bne.n	8007678 <UART_Start_Receive_IT+0x100>
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	691b      	ldr	r3, [r3, #16]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d103      	bne.n	8007678 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	4a24      	ldr	r2, [pc, #144]	; (8007704 <UART_Start_Receive_IT+0x18c>)
 8007674:	665a      	str	r2, [r3, #100]	; 0x64
 8007676:	e002      	b.n	800767e <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	4a23      	ldr	r2, [pc, #140]	; (8007708 <UART_Start_Receive_IT+0x190>)
 800767c:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2200      	movs	r2, #0
 8007682:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	691b      	ldr	r3, [r3, #16]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d019      	beq.n	80076c2 <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007696:	e853 3f00 	ldrex	r3, [r3]
 800769a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800769c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800769e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80076a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	461a      	mov	r2, r3
 80076aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80076ac:	637b      	str	r3, [r7, #52]	; 0x34
 80076ae:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80076b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80076b4:	e841 2300 	strex	r3, r2, [r1]
 80076b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80076ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d1e6      	bne.n	800768e <UART_Start_Receive_IT+0x116>
 80076c0:	e018      	b.n	80076f4 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c8:	697b      	ldr	r3, [r7, #20]
 80076ca:	e853 3f00 	ldrex	r3, [r3]
 80076ce:	613b      	str	r3, [r7, #16]
   return(result);
 80076d0:	693b      	ldr	r3, [r7, #16]
 80076d2:	f043 0320 	orr.w	r3, r3, #32
 80076d6:	653b      	str	r3, [r7, #80]	; 0x50
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	461a      	mov	r2, r3
 80076de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80076e0:	623b      	str	r3, [r7, #32]
 80076e2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e4:	69f9      	ldr	r1, [r7, #28]
 80076e6:	6a3a      	ldr	r2, [r7, #32]
 80076e8:	e841 2300 	strex	r3, r2, [r1]
 80076ec:	61bb      	str	r3, [r7, #24]
   return(result);
 80076ee:	69bb      	ldr	r3, [r7, #24]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d1e6      	bne.n	80076c2 <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 80076f4:	2300      	movs	r3, #0
}
 80076f6:	4618      	mov	r0, r3
 80076f8:	375c      	adds	r7, #92	; 0x5c
 80076fa:	46bd      	mov	sp, r7
 80076fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007700:	4770      	bx	lr
 8007702:	bf00      	nop
 8007704:	080079b3 	.word	0x080079b3
 8007708:	08007853 	.word	0x08007853

0800770c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800770c:	b480      	push	{r7}
 800770e:	b095      	sub	sp, #84	; 0x54
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800771a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800771c:	e853 3f00 	ldrex	r3, [r3]
 8007720:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007724:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007728:	64fb      	str	r3, [r7, #76]	; 0x4c
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	461a      	mov	r2, r3
 8007730:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007732:	643b      	str	r3, [r7, #64]	; 0x40
 8007734:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007736:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007738:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800773a:	e841 2300 	strex	r3, r2, [r1]
 800773e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007742:	2b00      	cmp	r3, #0
 8007744:	d1e6      	bne.n	8007714 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	3308      	adds	r3, #8
 800774c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800774e:	6a3b      	ldr	r3, [r7, #32]
 8007750:	e853 3f00 	ldrex	r3, [r3]
 8007754:	61fb      	str	r3, [r7, #28]
   return(result);
 8007756:	69fb      	ldr	r3, [r7, #28]
 8007758:	f023 0301 	bic.w	r3, r3, #1
 800775c:	64bb      	str	r3, [r7, #72]	; 0x48
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	3308      	adds	r3, #8
 8007764:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007766:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007768:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800776c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800776e:	e841 2300 	strex	r3, r2, [r1]
 8007772:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007776:	2b00      	cmp	r3, #0
 8007778:	d1e5      	bne.n	8007746 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800777e:	2b01      	cmp	r3, #1
 8007780:	d118      	bne.n	80077b4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	e853 3f00 	ldrex	r3, [r3]
 800778e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	f023 0310 	bic.w	r3, r3, #16
 8007796:	647b      	str	r3, [r7, #68]	; 0x44
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	461a      	mov	r2, r3
 800779e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80077a0:	61bb      	str	r3, [r7, #24]
 80077a2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077a4:	6979      	ldr	r1, [r7, #20]
 80077a6:	69ba      	ldr	r2, [r7, #24]
 80077a8:	e841 2300 	strex	r3, r2, [r1]
 80077ac:	613b      	str	r3, [r7, #16]
   return(result);
 80077ae:	693b      	ldr	r3, [r7, #16]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d1e6      	bne.n	8007782 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2220      	movs	r2, #32
 80077b8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2200      	movs	r2, #0
 80077be:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2200      	movs	r2, #0
 80077c4:	665a      	str	r2, [r3, #100]	; 0x64
}
 80077c6:	bf00      	nop
 80077c8:	3754      	adds	r7, #84	; 0x54
 80077ca:	46bd      	mov	sp, r7
 80077cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d0:	4770      	bx	lr

080077d2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80077d2:	b580      	push	{r7, lr}
 80077d4:	b084      	sub	sp, #16
 80077d6:	af00      	add	r7, sp, #0
 80077d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80077de:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2200      	movs	r2, #0
 80077e4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	2200      	movs	r2, #0
 80077ec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80077f0:	68f8      	ldr	r0, [r7, #12]
 80077f2:	f7ff faa1 	bl	8006d38 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077f6:	bf00      	nop
 80077f8:	3710      	adds	r7, #16
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}

080077fe <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80077fe:	b580      	push	{r7, lr}
 8007800:	b088      	sub	sp, #32
 8007802:	af00      	add	r7, sp, #0
 8007804:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	e853 3f00 	ldrex	r3, [r3]
 8007812:	60bb      	str	r3, [r7, #8]
   return(result);
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800781a:	61fb      	str	r3, [r7, #28]
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	461a      	mov	r2, r3
 8007822:	69fb      	ldr	r3, [r7, #28]
 8007824:	61bb      	str	r3, [r7, #24]
 8007826:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007828:	6979      	ldr	r1, [r7, #20]
 800782a:	69ba      	ldr	r2, [r7, #24]
 800782c:	e841 2300 	strex	r3, r2, [r1]
 8007830:	613b      	str	r3, [r7, #16]
   return(result);
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d1e6      	bne.n	8007806 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2220      	movs	r2, #32
 800783c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2200      	movs	r2, #0
 8007842:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f7ff fa6d 	bl	8006d24 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800784a:	bf00      	nop
 800784c:	3720      	adds	r7, #32
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}

08007852 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007852:	b580      	push	{r7, lr}
 8007854:	b096      	sub	sp, #88	; 0x58
 8007856:	af00      	add	r7, sp, #0
 8007858:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007860:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007868:	2b22      	cmp	r3, #34	; 0x22
 800786a:	f040 8094 	bne.w	8007996 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007874:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007878:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800787c:	b2d9      	uxtb	r1, r3
 800787e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8007882:	b2da      	uxtb	r2, r3
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007888:	400a      	ands	r2, r1
 800788a:	b2d2      	uxtb	r2, r2
 800788c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007892:	1c5a      	adds	r2, r3, #1
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800789e:	b29b      	uxth	r3, r3
 80078a0:	3b01      	subs	r3, #1
 80078a2:	b29a      	uxth	r2, r3
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80078b0:	b29b      	uxth	r3, r3
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d179      	bne.n	80079aa <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078be:	e853 3f00 	ldrex	r3, [r3]
 80078c2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80078c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078c6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80078ca:	653b      	str	r3, [r7, #80]	; 0x50
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	461a      	mov	r2, r3
 80078d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80078d4:	647b      	str	r3, [r7, #68]	; 0x44
 80078d6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80078da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80078dc:	e841 2300 	strex	r3, r2, [r1]
 80078e0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80078e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d1e6      	bne.n	80078b6 <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	3308      	adds	r3, #8
 80078ee:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078f2:	e853 3f00 	ldrex	r3, [r3]
 80078f6:	623b      	str	r3, [r7, #32]
   return(result);
 80078f8:	6a3b      	ldr	r3, [r7, #32]
 80078fa:	f023 0301 	bic.w	r3, r3, #1
 80078fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	3308      	adds	r3, #8
 8007906:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007908:	633a      	str	r2, [r7, #48]	; 0x30
 800790a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800790c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800790e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007910:	e841 2300 	strex	r3, r2, [r1]
 8007914:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007918:	2b00      	cmp	r3, #0
 800791a:	d1e5      	bne.n	80078e8 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2220      	movs	r2, #32
 8007920:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2200      	movs	r2, #0
 8007926:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800792c:	2b01      	cmp	r3, #1
 800792e:	d12e      	bne.n	800798e <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2200      	movs	r2, #0
 8007934:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	e853 3f00 	ldrex	r3, [r3]
 8007942:	60fb      	str	r3, [r7, #12]
   return(result);
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	f023 0310 	bic.w	r3, r3, #16
 800794a:	64bb      	str	r3, [r7, #72]	; 0x48
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	461a      	mov	r2, r3
 8007952:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007954:	61fb      	str	r3, [r7, #28]
 8007956:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007958:	69b9      	ldr	r1, [r7, #24]
 800795a:	69fa      	ldr	r2, [r7, #28]
 800795c:	e841 2300 	strex	r3, r2, [r1]
 8007960:	617b      	str	r3, [r7, #20]
   return(result);
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d1e6      	bne.n	8007936 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	69db      	ldr	r3, [r3, #28]
 800796e:	f003 0310 	and.w	r3, r3, #16
 8007972:	2b10      	cmp	r3, #16
 8007974:	d103      	bne.n	800797e <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	2210      	movs	r2, #16
 800797c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007984:	4619      	mov	r1, r3
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	f7ff f9e0 	bl	8006d4c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800798c:	e00d      	b.n	80079aa <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800798e:	6878      	ldr	r0, [r7, #4]
 8007990:	f7f9 fe44 	bl	800161c <HAL_UART_RxCpltCallback>
}
 8007994:	e009      	b.n	80079aa <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	8b1b      	ldrh	r3, [r3, #24]
 800799c:	b29a      	uxth	r2, r3
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f042 0208 	orr.w	r2, r2, #8
 80079a6:	b292      	uxth	r2, r2
 80079a8:	831a      	strh	r2, [r3, #24]
}
 80079aa:	bf00      	nop
 80079ac:	3758      	adds	r7, #88	; 0x58
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}

080079b2 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80079b2:	b580      	push	{r7, lr}
 80079b4:	b096      	sub	sp, #88	; 0x58
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80079c0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80079c8:	2b22      	cmp	r3, #34	; 0x22
 80079ca:	f040 8094 	bne.w	8007af6 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80079d4:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079dc:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80079de:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80079e2:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80079e6:	4013      	ands	r3, r2
 80079e8:	b29a      	uxth	r2, r3
 80079ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80079ec:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079f2:	1c9a      	adds	r2, r3, #2
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80079fe:	b29b      	uxth	r3, r3
 8007a00:	3b01      	subs	r3, #1
 8007a02:	b29a      	uxth	r2, r3
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007a10:	b29b      	uxth	r3, r3
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d179      	bne.n	8007b0a <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a1e:	e853 3f00 	ldrex	r3, [r3]
 8007a22:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007a24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a26:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007a2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	461a      	mov	r2, r3
 8007a32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a34:	643b      	str	r3, [r7, #64]	; 0x40
 8007a36:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a38:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007a3a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007a3c:	e841 2300 	strex	r3, r2, [r1]
 8007a40:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d1e6      	bne.n	8007a16 <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	3308      	adds	r3, #8
 8007a4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a50:	6a3b      	ldr	r3, [r7, #32]
 8007a52:	e853 3f00 	ldrex	r3, [r3]
 8007a56:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a58:	69fb      	ldr	r3, [r7, #28]
 8007a5a:	f023 0301 	bic.w	r3, r3, #1
 8007a5e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	3308      	adds	r3, #8
 8007a66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007a68:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007a6a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a6c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007a6e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a70:	e841 2300 	strex	r3, r2, [r1]
 8007a74:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d1e5      	bne.n	8007a48 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2220      	movs	r2, #32
 8007a80:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2200      	movs	r2, #0
 8007a86:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	d12e      	bne.n	8007aee <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2200      	movs	r2, #0
 8007a94:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	e853 3f00 	ldrex	r3, [r3]
 8007aa2:	60bb      	str	r3, [r7, #8]
   return(result);
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	f023 0310 	bic.w	r3, r3, #16
 8007aaa:	647b      	str	r3, [r7, #68]	; 0x44
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	461a      	mov	r2, r3
 8007ab2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ab4:	61bb      	str	r3, [r7, #24]
 8007ab6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab8:	6979      	ldr	r1, [r7, #20]
 8007aba:	69ba      	ldr	r2, [r7, #24]
 8007abc:	e841 2300 	strex	r3, r2, [r1]
 8007ac0:	613b      	str	r3, [r7, #16]
   return(result);
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d1e6      	bne.n	8007a96 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	69db      	ldr	r3, [r3, #28]
 8007ace:	f003 0310 	and.w	r3, r3, #16
 8007ad2:	2b10      	cmp	r3, #16
 8007ad4:	d103      	bne.n	8007ade <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	2210      	movs	r2, #16
 8007adc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007ae4:	4619      	mov	r1, r3
 8007ae6:	6878      	ldr	r0, [r7, #4]
 8007ae8:	f7ff f930 	bl	8006d4c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007aec:	e00d      	b.n	8007b0a <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f7f9 fd94 	bl	800161c <HAL_UART_RxCpltCallback>
}
 8007af4:	e009      	b.n	8007b0a <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	8b1b      	ldrh	r3, [r3, #24]
 8007afc:	b29a      	uxth	r2, r3
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f042 0208 	orr.w	r2, r2, #8
 8007b06:	b292      	uxth	r2, r2
 8007b08:	831a      	strh	r2, [r3, #24]
}
 8007b0a:	bf00      	nop
 8007b0c:	3758      	adds	r7, #88	; 0x58
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}

08007b12 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007b12:	b480      	push	{r7}
 8007b14:	b083      	sub	sp, #12
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007b1a:	bf00      	nop
 8007b1c:	370c      	adds	r7, #12
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b24:	4770      	bx	lr

08007b26 <setCSLine>:
#define RES14           14

#define AMT22_DELAY     10

void setCSLine (GPIO_TypeDef* encoderPort, uint16_t encoderPin, GPIO_PinState csLine)
{
 8007b26:	b580      	push	{r7, lr}
 8007b28:	b082      	sub	sp, #8
 8007b2a:	af00      	add	r7, sp, #0
 8007b2c:	6078      	str	r0, [r7, #4]
 8007b2e:	460b      	mov	r3, r1
 8007b30:	807b      	strh	r3, [r7, #2]
 8007b32:	4613      	mov	r3, r2
 8007b34:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(encoderPort, encoderPin, csLine);
 8007b36:	787a      	ldrb	r2, [r7, #1]
 8007b38:	887b      	ldrh	r3, [r7, #2]
 8007b3a:	4619      	mov	r1, r3
 8007b3c:	6878      	ldr	r0, [r7, #4]
 8007b3e:	f7fb fe59 	bl	80037f4 <HAL_GPIO_WritePin>
}
 8007b42:	bf00      	nop
 8007b44:	3708      	adds	r7, #8
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}

08007b4a <spiWriteRead>:

uint8_t spiWriteRead(SPI_HandleTypeDef *hspi, uint8_t sendByte, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t releaseLine, TIM_HandleTypeDef *timer)
{
 8007b4a:	b580      	push	{r7, lr}
 8007b4c:	b088      	sub	sp, #32
 8007b4e:	af02      	add	r7, sp, #8
 8007b50:	60f8      	str	r0, [r7, #12]
 8007b52:	607a      	str	r2, [r7, #4]
 8007b54:	461a      	mov	r2, r3
 8007b56:	460b      	mov	r3, r1
 8007b58:	72fb      	strb	r3, [r7, #11]
 8007b5a:	4613      	mov	r3, r2
 8007b5c:	813b      	strh	r3, [r7, #8]
  //to hold received data  
  uint8_t data;

  //set cs low, cs may already be low but there's no issue calling it again except for extra time
  setCSLine(encoderPort, encoderPin , GPIO_PIN_RESET);
 8007b5e:	893b      	ldrh	r3, [r7, #8]
 8007b60:	2200      	movs	r2, #0
 8007b62:	4619      	mov	r1, r3
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	f7ff ffde 	bl	8007b26 <setCSLine>

  //There is a minimum time requirement after CS goes low before data can be clocked out of the encoder.
//  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8007b6a:	200a      	movs	r0, #10
 8007b6c:	f000 f8aa 	bl	8007cc4 <delay_us_AMT22>

  //send the command and receive response of the slave
  HAL_SPI_TransmitReceive(hspi, &sendByte, &data, 1, 10);
 8007b70:	f107 0217 	add.w	r2, r7, #23
 8007b74:	f107 010b 	add.w	r1, r7, #11
 8007b78:	230a      	movs	r3, #10
 8007b7a:	9300      	str	r3, [sp, #0]
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	68f8      	ldr	r0, [r7, #12]
 8007b80:	f7fd f8fd 	bl	8004d7e <HAL_SPI_TransmitReceive>

  //There is also a minimum time after clocking that CS should remain asserted before we release it
  //  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8007b84:	200a      	movs	r0, #10
 8007b86:	f000 f89d 	bl	8007cc4 <delay_us_AMT22>

  setCSLine(encoderPort, encoderPin, releaseLine); //if releaseLine is high set it high else it stays low
 8007b8a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8007b8e:	893b      	ldrh	r3, [r7, #8]
 8007b90:	4619      	mov	r1, r3
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f7ff ffc7 	bl	8007b26 <setCSLine>

  return data;
 8007b98:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	3718      	adds	r7, #24
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd80      	pop	{r7, pc}

08007ba2 <getPositionSPI>:

uint16_t getPositionSPI(SPI_HandleTypeDef *hspi, GPIO_TypeDef* encoderPort, uint16_t encoderPin, uint8_t resolution, TIM_HandleTypeDef *timer)
{
 8007ba2:	b580      	push	{r7, lr}
 8007ba4:	b08c      	sub	sp, #48	; 0x30
 8007ba6:	af02      	add	r7, sp, #8
 8007ba8:	60f8      	str	r0, [r7, #12]
 8007baa:	60b9      	str	r1, [r7, #8]
 8007bac:	4611      	mov	r1, r2
 8007bae:	461a      	mov	r2, r3
 8007bb0:	460b      	mov	r3, r1
 8007bb2:	80fb      	strh	r3, [r7, #6]
 8007bb4:	4613      	mov	r3, r2
 8007bb6:	717b      	strb	r3, [r7, #5]
  uint16_t currentPosition;       //16-bit response from encoder
  uint8_t binaryArray[16];        //after receiving the position we will populate this array and use it for calculating the checksum

  //get first byte which is the high byte, shift it 8 bits. don't release line for the first byte
  currentPosition = spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0, timer) << 8;
 8007bb8:	88fa      	ldrh	r2, [r7, #6]
 8007bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bbc:	9301      	str	r3, [sp, #4]
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	9300      	str	r3, [sp, #0]
 8007bc2:	4613      	mov	r3, r2
 8007bc4:	68ba      	ldr	r2, [r7, #8]
 8007bc6:	2100      	movs	r1, #0
 8007bc8:	68f8      	ldr	r0, [r7, #12]
 8007bca:	f7ff ffbe 	bl	8007b4a <spiWriteRead>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	b29b      	uxth	r3, r3
 8007bd2:	021b      	lsls	r3, r3, #8
 8007bd4:	84fb      	strh	r3, [r7, #38]	; 0x26

  //this is the time required between bytes as specified in the datasheet.
//  delay(timer, 3);
  delay_us_AMT22(AMT22_DELAY);
 8007bd6:	200a      	movs	r0, #10
 8007bd8:	f000 f874 	bl	8007cc4 <delay_us_AMT22>

  //OR the low byte with the currentPosition variable. release line after second byte
  currentPosition |= spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 1, timer);
 8007bdc:	88fa      	ldrh	r2, [r7, #6]
 8007bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007be0:	9301      	str	r3, [sp, #4]
 8007be2:	2301      	movs	r3, #1
 8007be4:	9300      	str	r3, [sp, #0]
 8007be6:	4613      	mov	r3, r2
 8007be8:	68ba      	ldr	r2, [r7, #8]
 8007bea:	2100      	movs	r1, #0
 8007bec:	68f8      	ldr	r0, [r7, #12]
 8007bee:	f7ff ffac 	bl	8007b4a <spiWriteRead>
 8007bf2:	4603      	mov	r3, r0
 8007bf4:	b29a      	uxth	r2, r3
 8007bf6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007bf8:	4313      	orrs	r3, r2
 8007bfa:	84fb      	strh	r3, [r7, #38]	; 0x26

  //run through the 16 bits of position and put each bit into a slot in the array so we can do the checksum calculation
  for(int i = 0; i < 16; i++) binaryArray[i] = (0x01) & (currentPosition >> (i));
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	623b      	str	r3, [r7, #32]
 8007c00:	e010      	b.n	8007c24 <getPositionSPI+0x82>
 8007c02:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8007c04:	6a3b      	ldr	r3, [r7, #32]
 8007c06:	fa42 f303 	asr.w	r3, r2, r3
 8007c0a:	b2db      	uxtb	r3, r3
 8007c0c:	f003 0301 	and.w	r3, r3, #1
 8007c10:	b2d9      	uxtb	r1, r3
 8007c12:	f107 0210 	add.w	r2, r7, #16
 8007c16:	6a3b      	ldr	r3, [r7, #32]
 8007c18:	4413      	add	r3, r2
 8007c1a:	460a      	mov	r2, r1
 8007c1c:	701a      	strb	r2, [r3, #0]
 8007c1e:	6a3b      	ldr	r3, [r7, #32]
 8007c20:	3301      	adds	r3, #1
 8007c22:	623b      	str	r3, [r7, #32]
 8007c24:	6a3b      	ldr	r3, [r7, #32]
 8007c26:	2b0f      	cmp	r3, #15
 8007c28:	ddeb      	ble.n	8007c02 <getPositionSPI+0x60>

  //using the equation on the datasheet we can calculate the checksums and then make sure they match what the encoder sent
 if ((binaryArray[15] == !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9] ^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3] ^ binaryArray[1]))
 8007c2a:	7ffb      	ldrb	r3, [r7, #31]
 8007c2c:	4619      	mov	r1, r3
 8007c2e:	7f7a      	ldrb	r2, [r7, #29]
 8007c30:	7efb      	ldrb	r3, [r7, #27]
 8007c32:	4053      	eors	r3, r2
 8007c34:	b2da      	uxtb	r2, r3
 8007c36:	7e7b      	ldrb	r3, [r7, #25]
 8007c38:	4053      	eors	r3, r2
 8007c3a:	b2da      	uxtb	r2, r3
 8007c3c:	7dfb      	ldrb	r3, [r7, #23]
 8007c3e:	4053      	eors	r3, r2
 8007c40:	b2da      	uxtb	r2, r3
 8007c42:	7d7b      	ldrb	r3, [r7, #21]
 8007c44:	4053      	eors	r3, r2
 8007c46:	b2da      	uxtb	r2, r3
 8007c48:	7cfb      	ldrb	r3, [r7, #19]
 8007c4a:	4053      	eors	r3, r2
 8007c4c:	b2da      	uxtb	r2, r3
 8007c4e:	7c7b      	ldrb	r3, [r7, #17]
 8007c50:	429a      	cmp	r2, r3
 8007c52:	bf0c      	ite	eq
 8007c54:	2301      	moveq	r3, #1
 8007c56:	2300      	movne	r3, #0
 8007c58:	b2db      	uxtb	r3, r3
 8007c5a:	4299      	cmp	r1, r3
 8007c5c:	d11e      	bne.n	8007c9c <getPositionSPI+0xfa>
         && (binaryArray[14] == !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8] ^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2] ^ binaryArray[0])))
 8007c5e:	7fbb      	ldrb	r3, [r7, #30]
 8007c60:	4619      	mov	r1, r3
 8007c62:	7f3a      	ldrb	r2, [r7, #28]
 8007c64:	7ebb      	ldrb	r3, [r7, #26]
 8007c66:	4053      	eors	r3, r2
 8007c68:	b2da      	uxtb	r2, r3
 8007c6a:	7e3b      	ldrb	r3, [r7, #24]
 8007c6c:	4053      	eors	r3, r2
 8007c6e:	b2da      	uxtb	r2, r3
 8007c70:	7dbb      	ldrb	r3, [r7, #22]
 8007c72:	4053      	eors	r3, r2
 8007c74:	b2da      	uxtb	r2, r3
 8007c76:	7d3b      	ldrb	r3, [r7, #20]
 8007c78:	4053      	eors	r3, r2
 8007c7a:	b2da      	uxtb	r2, r3
 8007c7c:	7cbb      	ldrb	r3, [r7, #18]
 8007c7e:	4053      	eors	r3, r2
 8007c80:	b2da      	uxtb	r2, r3
 8007c82:	7c3b      	ldrb	r3, [r7, #16]
 8007c84:	429a      	cmp	r2, r3
 8007c86:	bf0c      	ite	eq
 8007c88:	2301      	moveq	r3, #1
 8007c8a:	2300      	movne	r3, #0
 8007c8c:	b2db      	uxtb	r3, r3
 8007c8e:	4299      	cmp	r1, r3
 8007c90:	d104      	bne.n	8007c9c <getPositionSPI+0xfa>
   {
     //we got back a good position, so just mask away the checkbits
     currentPosition &= 0x3FFF;
 8007c92:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007c94:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8007c98:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007c9a:	e002      	b.n	8007ca2 <getPositionSPI+0x100>
   }
 else
 {
   currentPosition = 0xFFFF; //bad position
 8007c9c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007ca0:	84fb      	strh	r3, [r7, #38]	; 0x26
 }
  // currentPosition &= 0x3FFF;
  //If the resolution is 12-bits, and wasn't 0xFFFF, then shift position, otherwise do nothing
  if ((resolution == RES12) && (currentPosition != 0xFFFF)) currentPosition = currentPosition >> 2;
 8007ca2:	797b      	ldrb	r3, [r7, #5]
 8007ca4:	2b0c      	cmp	r3, #12
 8007ca6:	d107      	bne.n	8007cb8 <getPositionSPI+0x116>
 8007ca8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007caa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d002      	beq.n	8007cb8 <getPositionSPI+0x116>
 8007cb2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007cb4:	089b      	lsrs	r3, r3, #2
 8007cb6:	84fb      	strh	r3, [r7, #38]	; 0x26
  return currentPosition;
 8007cb8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 8007cba:	4618      	mov	r0, r3
 8007cbc:	3728      	adds	r7, #40	; 0x28
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}
	...

08007cc4 <delay_us_AMT22>:
			passedTime +=timer->Init.Period;
		}
	}
}
void delay_us_AMT22 (uint16_t us)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b083      	sub	sp, #12
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	4603      	mov	r3, r0
 8007ccc:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
 8007cce:	4b09      	ldr	r3, [pc, #36]	; (8007cf4 <delay_us_AMT22+0x30>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us);  // wait for the counter to reach the us input in the parameter
 8007cd6:	bf00      	nop
 8007cd8:	4b06      	ldr	r3, [pc, #24]	; (8007cf4 <delay_us_AMT22+0x30>)
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007cde:	88fb      	ldrh	r3, [r7, #6]
 8007ce0:	429a      	cmp	r2, r3
 8007ce2:	d3f9      	bcc.n	8007cd8 <delay_us_AMT22+0x14>
}
 8007ce4:	bf00      	nop
 8007ce6:	bf00      	nop
 8007ce8:	370c      	adds	r7, #12
 8007cea:	46bd      	mov	sp, r7
 8007cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop
 8007cf4:	20000684 	.word	0x20000684

08007cf8 <_Znaj>:
 8007cf8:	f000 b800 	b.w	8007cfc <_Znwj>

08007cfc <_Znwj>:
 8007cfc:	2801      	cmp	r0, #1
 8007cfe:	bf38      	it	cc
 8007d00:	2001      	movcc	r0, #1
 8007d02:	b510      	push	{r4, lr}
 8007d04:	4604      	mov	r4, r0
 8007d06:	4620      	mov	r0, r4
 8007d08:	f000 f844 	bl	8007d94 <malloc>
 8007d0c:	b930      	cbnz	r0, 8007d1c <_Znwj+0x20>
 8007d0e:	f000 f807 	bl	8007d20 <_ZSt15get_new_handlerv>
 8007d12:	b908      	cbnz	r0, 8007d18 <_Znwj+0x1c>
 8007d14:	f000 f80c 	bl	8007d30 <abort>
 8007d18:	4780      	blx	r0
 8007d1a:	e7f4      	b.n	8007d06 <_Znwj+0xa>
 8007d1c:	bd10      	pop	{r4, pc}
	...

08007d20 <_ZSt15get_new_handlerv>:
 8007d20:	4b02      	ldr	r3, [pc, #8]	; (8007d2c <_ZSt15get_new_handlerv+0xc>)
 8007d22:	6818      	ldr	r0, [r3, #0]
 8007d24:	f3bf 8f5b 	dmb	ish
 8007d28:	4770      	bx	lr
 8007d2a:	bf00      	nop
 8007d2c:	200007ec 	.word	0x200007ec

08007d30 <abort>:
 8007d30:	b508      	push	{r3, lr}
 8007d32:	2006      	movs	r0, #6
 8007d34:	f001 f878 	bl	8008e28 <raise>
 8007d38:	2001      	movs	r0, #1
 8007d3a:	f7f9 ff43 	bl	8001bc4 <_exit>
	...

08007d40 <__errno>:
 8007d40:	4b01      	ldr	r3, [pc, #4]	; (8007d48 <__errno+0x8>)
 8007d42:	6818      	ldr	r0, [r3, #0]
 8007d44:	4770      	bx	lr
 8007d46:	bf00      	nop
 8007d48:	2000003c 	.word	0x2000003c

08007d4c <__libc_init_array>:
 8007d4c:	b570      	push	{r4, r5, r6, lr}
 8007d4e:	4d0d      	ldr	r5, [pc, #52]	; (8007d84 <__libc_init_array+0x38>)
 8007d50:	4c0d      	ldr	r4, [pc, #52]	; (8007d88 <__libc_init_array+0x3c>)
 8007d52:	1b64      	subs	r4, r4, r5
 8007d54:	10a4      	asrs	r4, r4, #2
 8007d56:	2600      	movs	r6, #0
 8007d58:	42a6      	cmp	r6, r4
 8007d5a:	d109      	bne.n	8007d70 <__libc_init_array+0x24>
 8007d5c:	4d0b      	ldr	r5, [pc, #44]	; (8007d8c <__libc_init_array+0x40>)
 8007d5e:	4c0c      	ldr	r4, [pc, #48]	; (8007d90 <__libc_init_array+0x44>)
 8007d60:	f005 fba4 	bl	800d4ac <_init>
 8007d64:	1b64      	subs	r4, r4, r5
 8007d66:	10a4      	asrs	r4, r4, #2
 8007d68:	2600      	movs	r6, #0
 8007d6a:	42a6      	cmp	r6, r4
 8007d6c:	d105      	bne.n	8007d7a <__libc_init_array+0x2e>
 8007d6e:	bd70      	pop	{r4, r5, r6, pc}
 8007d70:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d74:	4798      	blx	r3
 8007d76:	3601      	adds	r6, #1
 8007d78:	e7ee      	b.n	8007d58 <__libc_init_array+0xc>
 8007d7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d7e:	4798      	blx	r3
 8007d80:	3601      	adds	r6, #1
 8007d82:	e7f2      	b.n	8007d6a <__libc_init_array+0x1e>
 8007d84:	0800e15c 	.word	0x0800e15c
 8007d88:	0800e15c 	.word	0x0800e15c
 8007d8c:	0800e15c 	.word	0x0800e15c
 8007d90:	0800e164 	.word	0x0800e164

08007d94 <malloc>:
 8007d94:	4b02      	ldr	r3, [pc, #8]	; (8007da0 <malloc+0xc>)
 8007d96:	4601      	mov	r1, r0
 8007d98:	6818      	ldr	r0, [r3, #0]
 8007d9a:	f000 b877 	b.w	8007e8c <_malloc_r>
 8007d9e:	bf00      	nop
 8007da0:	2000003c 	.word	0x2000003c

08007da4 <memset>:
 8007da4:	4402      	add	r2, r0
 8007da6:	4603      	mov	r3, r0
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d100      	bne.n	8007dae <memset+0xa>
 8007dac:	4770      	bx	lr
 8007dae:	f803 1b01 	strb.w	r1, [r3], #1
 8007db2:	e7f9      	b.n	8007da8 <memset+0x4>

08007db4 <_free_r>:
 8007db4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007db6:	2900      	cmp	r1, #0
 8007db8:	d044      	beq.n	8007e44 <_free_r+0x90>
 8007dba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007dbe:	9001      	str	r0, [sp, #4]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	f1a1 0404 	sub.w	r4, r1, #4
 8007dc6:	bfb8      	it	lt
 8007dc8:	18e4      	addlt	r4, r4, r3
 8007dca:	f003 fdc9 	bl	800b960 <__malloc_lock>
 8007dce:	4a1e      	ldr	r2, [pc, #120]	; (8007e48 <_free_r+0x94>)
 8007dd0:	9801      	ldr	r0, [sp, #4]
 8007dd2:	6813      	ldr	r3, [r2, #0]
 8007dd4:	b933      	cbnz	r3, 8007de4 <_free_r+0x30>
 8007dd6:	6063      	str	r3, [r4, #4]
 8007dd8:	6014      	str	r4, [r2, #0]
 8007dda:	b003      	add	sp, #12
 8007ddc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007de0:	f003 bdc4 	b.w	800b96c <__malloc_unlock>
 8007de4:	42a3      	cmp	r3, r4
 8007de6:	d908      	bls.n	8007dfa <_free_r+0x46>
 8007de8:	6825      	ldr	r5, [r4, #0]
 8007dea:	1961      	adds	r1, r4, r5
 8007dec:	428b      	cmp	r3, r1
 8007dee:	bf01      	itttt	eq
 8007df0:	6819      	ldreq	r1, [r3, #0]
 8007df2:	685b      	ldreq	r3, [r3, #4]
 8007df4:	1949      	addeq	r1, r1, r5
 8007df6:	6021      	streq	r1, [r4, #0]
 8007df8:	e7ed      	b.n	8007dd6 <_free_r+0x22>
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	685b      	ldr	r3, [r3, #4]
 8007dfe:	b10b      	cbz	r3, 8007e04 <_free_r+0x50>
 8007e00:	42a3      	cmp	r3, r4
 8007e02:	d9fa      	bls.n	8007dfa <_free_r+0x46>
 8007e04:	6811      	ldr	r1, [r2, #0]
 8007e06:	1855      	adds	r5, r2, r1
 8007e08:	42a5      	cmp	r5, r4
 8007e0a:	d10b      	bne.n	8007e24 <_free_r+0x70>
 8007e0c:	6824      	ldr	r4, [r4, #0]
 8007e0e:	4421      	add	r1, r4
 8007e10:	1854      	adds	r4, r2, r1
 8007e12:	42a3      	cmp	r3, r4
 8007e14:	6011      	str	r1, [r2, #0]
 8007e16:	d1e0      	bne.n	8007dda <_free_r+0x26>
 8007e18:	681c      	ldr	r4, [r3, #0]
 8007e1a:	685b      	ldr	r3, [r3, #4]
 8007e1c:	6053      	str	r3, [r2, #4]
 8007e1e:	4421      	add	r1, r4
 8007e20:	6011      	str	r1, [r2, #0]
 8007e22:	e7da      	b.n	8007dda <_free_r+0x26>
 8007e24:	d902      	bls.n	8007e2c <_free_r+0x78>
 8007e26:	230c      	movs	r3, #12
 8007e28:	6003      	str	r3, [r0, #0]
 8007e2a:	e7d6      	b.n	8007dda <_free_r+0x26>
 8007e2c:	6825      	ldr	r5, [r4, #0]
 8007e2e:	1961      	adds	r1, r4, r5
 8007e30:	428b      	cmp	r3, r1
 8007e32:	bf04      	itt	eq
 8007e34:	6819      	ldreq	r1, [r3, #0]
 8007e36:	685b      	ldreq	r3, [r3, #4]
 8007e38:	6063      	str	r3, [r4, #4]
 8007e3a:	bf04      	itt	eq
 8007e3c:	1949      	addeq	r1, r1, r5
 8007e3e:	6021      	streq	r1, [r4, #0]
 8007e40:	6054      	str	r4, [r2, #4]
 8007e42:	e7ca      	b.n	8007dda <_free_r+0x26>
 8007e44:	b003      	add	sp, #12
 8007e46:	bd30      	pop	{r4, r5, pc}
 8007e48:	200007f0 	.word	0x200007f0

08007e4c <sbrk_aligned>:
 8007e4c:	b570      	push	{r4, r5, r6, lr}
 8007e4e:	4e0e      	ldr	r6, [pc, #56]	; (8007e88 <sbrk_aligned+0x3c>)
 8007e50:	460c      	mov	r4, r1
 8007e52:	6831      	ldr	r1, [r6, #0]
 8007e54:	4605      	mov	r5, r0
 8007e56:	b911      	cbnz	r1, 8007e5e <sbrk_aligned+0x12>
 8007e58:	f000 ffa8 	bl	8008dac <_sbrk_r>
 8007e5c:	6030      	str	r0, [r6, #0]
 8007e5e:	4621      	mov	r1, r4
 8007e60:	4628      	mov	r0, r5
 8007e62:	f000 ffa3 	bl	8008dac <_sbrk_r>
 8007e66:	1c43      	adds	r3, r0, #1
 8007e68:	d00a      	beq.n	8007e80 <sbrk_aligned+0x34>
 8007e6a:	1cc4      	adds	r4, r0, #3
 8007e6c:	f024 0403 	bic.w	r4, r4, #3
 8007e70:	42a0      	cmp	r0, r4
 8007e72:	d007      	beq.n	8007e84 <sbrk_aligned+0x38>
 8007e74:	1a21      	subs	r1, r4, r0
 8007e76:	4628      	mov	r0, r5
 8007e78:	f000 ff98 	bl	8008dac <_sbrk_r>
 8007e7c:	3001      	adds	r0, #1
 8007e7e:	d101      	bne.n	8007e84 <sbrk_aligned+0x38>
 8007e80:	f04f 34ff 	mov.w	r4, #4294967295
 8007e84:	4620      	mov	r0, r4
 8007e86:	bd70      	pop	{r4, r5, r6, pc}
 8007e88:	200007f4 	.word	0x200007f4

08007e8c <_malloc_r>:
 8007e8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e90:	1ccd      	adds	r5, r1, #3
 8007e92:	f025 0503 	bic.w	r5, r5, #3
 8007e96:	3508      	adds	r5, #8
 8007e98:	2d0c      	cmp	r5, #12
 8007e9a:	bf38      	it	cc
 8007e9c:	250c      	movcc	r5, #12
 8007e9e:	2d00      	cmp	r5, #0
 8007ea0:	4607      	mov	r7, r0
 8007ea2:	db01      	blt.n	8007ea8 <_malloc_r+0x1c>
 8007ea4:	42a9      	cmp	r1, r5
 8007ea6:	d905      	bls.n	8007eb4 <_malloc_r+0x28>
 8007ea8:	230c      	movs	r3, #12
 8007eaa:	603b      	str	r3, [r7, #0]
 8007eac:	2600      	movs	r6, #0
 8007eae:	4630      	mov	r0, r6
 8007eb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007eb4:	4e2e      	ldr	r6, [pc, #184]	; (8007f70 <_malloc_r+0xe4>)
 8007eb6:	f003 fd53 	bl	800b960 <__malloc_lock>
 8007eba:	6833      	ldr	r3, [r6, #0]
 8007ebc:	461c      	mov	r4, r3
 8007ebe:	bb34      	cbnz	r4, 8007f0e <_malloc_r+0x82>
 8007ec0:	4629      	mov	r1, r5
 8007ec2:	4638      	mov	r0, r7
 8007ec4:	f7ff ffc2 	bl	8007e4c <sbrk_aligned>
 8007ec8:	1c43      	adds	r3, r0, #1
 8007eca:	4604      	mov	r4, r0
 8007ecc:	d14d      	bne.n	8007f6a <_malloc_r+0xde>
 8007ece:	6834      	ldr	r4, [r6, #0]
 8007ed0:	4626      	mov	r6, r4
 8007ed2:	2e00      	cmp	r6, #0
 8007ed4:	d140      	bne.n	8007f58 <_malloc_r+0xcc>
 8007ed6:	6823      	ldr	r3, [r4, #0]
 8007ed8:	4631      	mov	r1, r6
 8007eda:	4638      	mov	r0, r7
 8007edc:	eb04 0803 	add.w	r8, r4, r3
 8007ee0:	f000 ff64 	bl	8008dac <_sbrk_r>
 8007ee4:	4580      	cmp	r8, r0
 8007ee6:	d13a      	bne.n	8007f5e <_malloc_r+0xd2>
 8007ee8:	6821      	ldr	r1, [r4, #0]
 8007eea:	3503      	adds	r5, #3
 8007eec:	1a6d      	subs	r5, r5, r1
 8007eee:	f025 0503 	bic.w	r5, r5, #3
 8007ef2:	3508      	adds	r5, #8
 8007ef4:	2d0c      	cmp	r5, #12
 8007ef6:	bf38      	it	cc
 8007ef8:	250c      	movcc	r5, #12
 8007efa:	4629      	mov	r1, r5
 8007efc:	4638      	mov	r0, r7
 8007efe:	f7ff ffa5 	bl	8007e4c <sbrk_aligned>
 8007f02:	3001      	adds	r0, #1
 8007f04:	d02b      	beq.n	8007f5e <_malloc_r+0xd2>
 8007f06:	6823      	ldr	r3, [r4, #0]
 8007f08:	442b      	add	r3, r5
 8007f0a:	6023      	str	r3, [r4, #0]
 8007f0c:	e00e      	b.n	8007f2c <_malloc_r+0xa0>
 8007f0e:	6822      	ldr	r2, [r4, #0]
 8007f10:	1b52      	subs	r2, r2, r5
 8007f12:	d41e      	bmi.n	8007f52 <_malloc_r+0xc6>
 8007f14:	2a0b      	cmp	r2, #11
 8007f16:	d916      	bls.n	8007f46 <_malloc_r+0xba>
 8007f18:	1961      	adds	r1, r4, r5
 8007f1a:	42a3      	cmp	r3, r4
 8007f1c:	6025      	str	r5, [r4, #0]
 8007f1e:	bf18      	it	ne
 8007f20:	6059      	strne	r1, [r3, #4]
 8007f22:	6863      	ldr	r3, [r4, #4]
 8007f24:	bf08      	it	eq
 8007f26:	6031      	streq	r1, [r6, #0]
 8007f28:	5162      	str	r2, [r4, r5]
 8007f2a:	604b      	str	r3, [r1, #4]
 8007f2c:	4638      	mov	r0, r7
 8007f2e:	f104 060b 	add.w	r6, r4, #11
 8007f32:	f003 fd1b 	bl	800b96c <__malloc_unlock>
 8007f36:	f026 0607 	bic.w	r6, r6, #7
 8007f3a:	1d23      	adds	r3, r4, #4
 8007f3c:	1af2      	subs	r2, r6, r3
 8007f3e:	d0b6      	beq.n	8007eae <_malloc_r+0x22>
 8007f40:	1b9b      	subs	r3, r3, r6
 8007f42:	50a3      	str	r3, [r4, r2]
 8007f44:	e7b3      	b.n	8007eae <_malloc_r+0x22>
 8007f46:	6862      	ldr	r2, [r4, #4]
 8007f48:	42a3      	cmp	r3, r4
 8007f4a:	bf0c      	ite	eq
 8007f4c:	6032      	streq	r2, [r6, #0]
 8007f4e:	605a      	strne	r2, [r3, #4]
 8007f50:	e7ec      	b.n	8007f2c <_malloc_r+0xa0>
 8007f52:	4623      	mov	r3, r4
 8007f54:	6864      	ldr	r4, [r4, #4]
 8007f56:	e7b2      	b.n	8007ebe <_malloc_r+0x32>
 8007f58:	4634      	mov	r4, r6
 8007f5a:	6876      	ldr	r6, [r6, #4]
 8007f5c:	e7b9      	b.n	8007ed2 <_malloc_r+0x46>
 8007f5e:	230c      	movs	r3, #12
 8007f60:	603b      	str	r3, [r7, #0]
 8007f62:	4638      	mov	r0, r7
 8007f64:	f003 fd02 	bl	800b96c <__malloc_unlock>
 8007f68:	e7a1      	b.n	8007eae <_malloc_r+0x22>
 8007f6a:	6025      	str	r5, [r4, #0]
 8007f6c:	e7de      	b.n	8007f2c <_malloc_r+0xa0>
 8007f6e:	bf00      	nop
 8007f70:	200007f0 	.word	0x200007f0

08007f74 <__cvt>:
 8007f74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f78:	ec55 4b10 	vmov	r4, r5, d0
 8007f7c:	2d00      	cmp	r5, #0
 8007f7e:	460e      	mov	r6, r1
 8007f80:	4619      	mov	r1, r3
 8007f82:	462b      	mov	r3, r5
 8007f84:	bfbb      	ittet	lt
 8007f86:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007f8a:	461d      	movlt	r5, r3
 8007f8c:	2300      	movge	r3, #0
 8007f8e:	232d      	movlt	r3, #45	; 0x2d
 8007f90:	700b      	strb	r3, [r1, #0]
 8007f92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f94:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007f98:	4691      	mov	r9, r2
 8007f9a:	f023 0820 	bic.w	r8, r3, #32
 8007f9e:	bfbc      	itt	lt
 8007fa0:	4622      	movlt	r2, r4
 8007fa2:	4614      	movlt	r4, r2
 8007fa4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007fa8:	d005      	beq.n	8007fb6 <__cvt+0x42>
 8007faa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007fae:	d100      	bne.n	8007fb2 <__cvt+0x3e>
 8007fb0:	3601      	adds	r6, #1
 8007fb2:	2102      	movs	r1, #2
 8007fb4:	e000      	b.n	8007fb8 <__cvt+0x44>
 8007fb6:	2103      	movs	r1, #3
 8007fb8:	ab03      	add	r3, sp, #12
 8007fba:	9301      	str	r3, [sp, #4]
 8007fbc:	ab02      	add	r3, sp, #8
 8007fbe:	9300      	str	r3, [sp, #0]
 8007fc0:	ec45 4b10 	vmov	d0, r4, r5
 8007fc4:	4653      	mov	r3, sl
 8007fc6:	4632      	mov	r2, r6
 8007fc8:	f002 f93e 	bl	800a248 <_dtoa_r>
 8007fcc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007fd0:	4607      	mov	r7, r0
 8007fd2:	d102      	bne.n	8007fda <__cvt+0x66>
 8007fd4:	f019 0f01 	tst.w	r9, #1
 8007fd8:	d022      	beq.n	8008020 <__cvt+0xac>
 8007fda:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007fde:	eb07 0906 	add.w	r9, r7, r6
 8007fe2:	d110      	bne.n	8008006 <__cvt+0x92>
 8007fe4:	783b      	ldrb	r3, [r7, #0]
 8007fe6:	2b30      	cmp	r3, #48	; 0x30
 8007fe8:	d10a      	bne.n	8008000 <__cvt+0x8c>
 8007fea:	2200      	movs	r2, #0
 8007fec:	2300      	movs	r3, #0
 8007fee:	4620      	mov	r0, r4
 8007ff0:	4629      	mov	r1, r5
 8007ff2:	f7f8 fd79 	bl	8000ae8 <__aeabi_dcmpeq>
 8007ff6:	b918      	cbnz	r0, 8008000 <__cvt+0x8c>
 8007ff8:	f1c6 0601 	rsb	r6, r6, #1
 8007ffc:	f8ca 6000 	str.w	r6, [sl]
 8008000:	f8da 3000 	ldr.w	r3, [sl]
 8008004:	4499      	add	r9, r3
 8008006:	2200      	movs	r2, #0
 8008008:	2300      	movs	r3, #0
 800800a:	4620      	mov	r0, r4
 800800c:	4629      	mov	r1, r5
 800800e:	f7f8 fd6b 	bl	8000ae8 <__aeabi_dcmpeq>
 8008012:	b108      	cbz	r0, 8008018 <__cvt+0xa4>
 8008014:	f8cd 900c 	str.w	r9, [sp, #12]
 8008018:	2230      	movs	r2, #48	; 0x30
 800801a:	9b03      	ldr	r3, [sp, #12]
 800801c:	454b      	cmp	r3, r9
 800801e:	d307      	bcc.n	8008030 <__cvt+0xbc>
 8008020:	9b03      	ldr	r3, [sp, #12]
 8008022:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008024:	1bdb      	subs	r3, r3, r7
 8008026:	4638      	mov	r0, r7
 8008028:	6013      	str	r3, [r2, #0]
 800802a:	b004      	add	sp, #16
 800802c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008030:	1c59      	adds	r1, r3, #1
 8008032:	9103      	str	r1, [sp, #12]
 8008034:	701a      	strb	r2, [r3, #0]
 8008036:	e7f0      	b.n	800801a <__cvt+0xa6>

08008038 <__exponent>:
 8008038:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800803a:	4603      	mov	r3, r0
 800803c:	2900      	cmp	r1, #0
 800803e:	bfb8      	it	lt
 8008040:	4249      	neglt	r1, r1
 8008042:	f803 2b02 	strb.w	r2, [r3], #2
 8008046:	bfb4      	ite	lt
 8008048:	222d      	movlt	r2, #45	; 0x2d
 800804a:	222b      	movge	r2, #43	; 0x2b
 800804c:	2909      	cmp	r1, #9
 800804e:	7042      	strb	r2, [r0, #1]
 8008050:	dd2a      	ble.n	80080a8 <__exponent+0x70>
 8008052:	f10d 0407 	add.w	r4, sp, #7
 8008056:	46a4      	mov	ip, r4
 8008058:	270a      	movs	r7, #10
 800805a:	46a6      	mov	lr, r4
 800805c:	460a      	mov	r2, r1
 800805e:	fb91 f6f7 	sdiv	r6, r1, r7
 8008062:	fb07 1516 	mls	r5, r7, r6, r1
 8008066:	3530      	adds	r5, #48	; 0x30
 8008068:	2a63      	cmp	r2, #99	; 0x63
 800806a:	f104 34ff 	add.w	r4, r4, #4294967295
 800806e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008072:	4631      	mov	r1, r6
 8008074:	dcf1      	bgt.n	800805a <__exponent+0x22>
 8008076:	3130      	adds	r1, #48	; 0x30
 8008078:	f1ae 0502 	sub.w	r5, lr, #2
 800807c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008080:	1c44      	adds	r4, r0, #1
 8008082:	4629      	mov	r1, r5
 8008084:	4561      	cmp	r1, ip
 8008086:	d30a      	bcc.n	800809e <__exponent+0x66>
 8008088:	f10d 0209 	add.w	r2, sp, #9
 800808c:	eba2 020e 	sub.w	r2, r2, lr
 8008090:	4565      	cmp	r5, ip
 8008092:	bf88      	it	hi
 8008094:	2200      	movhi	r2, #0
 8008096:	4413      	add	r3, r2
 8008098:	1a18      	subs	r0, r3, r0
 800809a:	b003      	add	sp, #12
 800809c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800809e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80080a2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80080a6:	e7ed      	b.n	8008084 <__exponent+0x4c>
 80080a8:	2330      	movs	r3, #48	; 0x30
 80080aa:	3130      	adds	r1, #48	; 0x30
 80080ac:	7083      	strb	r3, [r0, #2]
 80080ae:	70c1      	strb	r1, [r0, #3]
 80080b0:	1d03      	adds	r3, r0, #4
 80080b2:	e7f1      	b.n	8008098 <__exponent+0x60>

080080b4 <_printf_float>:
 80080b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080b8:	ed2d 8b02 	vpush	{d8}
 80080bc:	b08d      	sub	sp, #52	; 0x34
 80080be:	460c      	mov	r4, r1
 80080c0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80080c4:	4616      	mov	r6, r2
 80080c6:	461f      	mov	r7, r3
 80080c8:	4605      	mov	r5, r0
 80080ca:	f003 fc0f 	bl	800b8ec <_localeconv_r>
 80080ce:	f8d0 a000 	ldr.w	sl, [r0]
 80080d2:	4650      	mov	r0, sl
 80080d4:	f7f8 f886 	bl	80001e4 <strlen>
 80080d8:	2300      	movs	r3, #0
 80080da:	930a      	str	r3, [sp, #40]	; 0x28
 80080dc:	6823      	ldr	r3, [r4, #0]
 80080de:	9305      	str	r3, [sp, #20]
 80080e0:	f8d8 3000 	ldr.w	r3, [r8]
 80080e4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80080e8:	3307      	adds	r3, #7
 80080ea:	f023 0307 	bic.w	r3, r3, #7
 80080ee:	f103 0208 	add.w	r2, r3, #8
 80080f2:	f8c8 2000 	str.w	r2, [r8]
 80080f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080fa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80080fe:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008102:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008106:	9307      	str	r3, [sp, #28]
 8008108:	f8cd 8018 	str.w	r8, [sp, #24]
 800810c:	ee08 0a10 	vmov	s16, r0
 8008110:	4b9f      	ldr	r3, [pc, #636]	; (8008390 <_printf_float+0x2dc>)
 8008112:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008116:	f04f 32ff 	mov.w	r2, #4294967295
 800811a:	f7f8 fd17 	bl	8000b4c <__aeabi_dcmpun>
 800811e:	bb88      	cbnz	r0, 8008184 <_printf_float+0xd0>
 8008120:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008124:	4b9a      	ldr	r3, [pc, #616]	; (8008390 <_printf_float+0x2dc>)
 8008126:	f04f 32ff 	mov.w	r2, #4294967295
 800812a:	f7f8 fcf1 	bl	8000b10 <__aeabi_dcmple>
 800812e:	bb48      	cbnz	r0, 8008184 <_printf_float+0xd0>
 8008130:	2200      	movs	r2, #0
 8008132:	2300      	movs	r3, #0
 8008134:	4640      	mov	r0, r8
 8008136:	4649      	mov	r1, r9
 8008138:	f7f8 fce0 	bl	8000afc <__aeabi_dcmplt>
 800813c:	b110      	cbz	r0, 8008144 <_printf_float+0x90>
 800813e:	232d      	movs	r3, #45	; 0x2d
 8008140:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008144:	4b93      	ldr	r3, [pc, #588]	; (8008394 <_printf_float+0x2e0>)
 8008146:	4894      	ldr	r0, [pc, #592]	; (8008398 <_printf_float+0x2e4>)
 8008148:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800814c:	bf94      	ite	ls
 800814e:	4698      	movls	r8, r3
 8008150:	4680      	movhi	r8, r0
 8008152:	2303      	movs	r3, #3
 8008154:	6123      	str	r3, [r4, #16]
 8008156:	9b05      	ldr	r3, [sp, #20]
 8008158:	f023 0204 	bic.w	r2, r3, #4
 800815c:	6022      	str	r2, [r4, #0]
 800815e:	f04f 0900 	mov.w	r9, #0
 8008162:	9700      	str	r7, [sp, #0]
 8008164:	4633      	mov	r3, r6
 8008166:	aa0b      	add	r2, sp, #44	; 0x2c
 8008168:	4621      	mov	r1, r4
 800816a:	4628      	mov	r0, r5
 800816c:	f000 f9d8 	bl	8008520 <_printf_common>
 8008170:	3001      	adds	r0, #1
 8008172:	f040 8090 	bne.w	8008296 <_printf_float+0x1e2>
 8008176:	f04f 30ff 	mov.w	r0, #4294967295
 800817a:	b00d      	add	sp, #52	; 0x34
 800817c:	ecbd 8b02 	vpop	{d8}
 8008180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008184:	4642      	mov	r2, r8
 8008186:	464b      	mov	r3, r9
 8008188:	4640      	mov	r0, r8
 800818a:	4649      	mov	r1, r9
 800818c:	f7f8 fcde 	bl	8000b4c <__aeabi_dcmpun>
 8008190:	b140      	cbz	r0, 80081a4 <_printf_float+0xf0>
 8008192:	464b      	mov	r3, r9
 8008194:	2b00      	cmp	r3, #0
 8008196:	bfbc      	itt	lt
 8008198:	232d      	movlt	r3, #45	; 0x2d
 800819a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800819e:	487f      	ldr	r0, [pc, #508]	; (800839c <_printf_float+0x2e8>)
 80081a0:	4b7f      	ldr	r3, [pc, #508]	; (80083a0 <_printf_float+0x2ec>)
 80081a2:	e7d1      	b.n	8008148 <_printf_float+0x94>
 80081a4:	6863      	ldr	r3, [r4, #4]
 80081a6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80081aa:	9206      	str	r2, [sp, #24]
 80081ac:	1c5a      	adds	r2, r3, #1
 80081ae:	d13f      	bne.n	8008230 <_printf_float+0x17c>
 80081b0:	2306      	movs	r3, #6
 80081b2:	6063      	str	r3, [r4, #4]
 80081b4:	9b05      	ldr	r3, [sp, #20]
 80081b6:	6861      	ldr	r1, [r4, #4]
 80081b8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80081bc:	2300      	movs	r3, #0
 80081be:	9303      	str	r3, [sp, #12]
 80081c0:	ab0a      	add	r3, sp, #40	; 0x28
 80081c2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80081c6:	ab09      	add	r3, sp, #36	; 0x24
 80081c8:	ec49 8b10 	vmov	d0, r8, r9
 80081cc:	9300      	str	r3, [sp, #0]
 80081ce:	6022      	str	r2, [r4, #0]
 80081d0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80081d4:	4628      	mov	r0, r5
 80081d6:	f7ff fecd 	bl	8007f74 <__cvt>
 80081da:	9b06      	ldr	r3, [sp, #24]
 80081dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80081de:	2b47      	cmp	r3, #71	; 0x47
 80081e0:	4680      	mov	r8, r0
 80081e2:	d108      	bne.n	80081f6 <_printf_float+0x142>
 80081e4:	1cc8      	adds	r0, r1, #3
 80081e6:	db02      	blt.n	80081ee <_printf_float+0x13a>
 80081e8:	6863      	ldr	r3, [r4, #4]
 80081ea:	4299      	cmp	r1, r3
 80081ec:	dd41      	ble.n	8008272 <_printf_float+0x1be>
 80081ee:	f1ab 0b02 	sub.w	fp, fp, #2
 80081f2:	fa5f fb8b 	uxtb.w	fp, fp
 80081f6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80081fa:	d820      	bhi.n	800823e <_printf_float+0x18a>
 80081fc:	3901      	subs	r1, #1
 80081fe:	465a      	mov	r2, fp
 8008200:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008204:	9109      	str	r1, [sp, #36]	; 0x24
 8008206:	f7ff ff17 	bl	8008038 <__exponent>
 800820a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800820c:	1813      	adds	r3, r2, r0
 800820e:	2a01      	cmp	r2, #1
 8008210:	4681      	mov	r9, r0
 8008212:	6123      	str	r3, [r4, #16]
 8008214:	dc02      	bgt.n	800821c <_printf_float+0x168>
 8008216:	6822      	ldr	r2, [r4, #0]
 8008218:	07d2      	lsls	r2, r2, #31
 800821a:	d501      	bpl.n	8008220 <_printf_float+0x16c>
 800821c:	3301      	adds	r3, #1
 800821e:	6123      	str	r3, [r4, #16]
 8008220:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008224:	2b00      	cmp	r3, #0
 8008226:	d09c      	beq.n	8008162 <_printf_float+0xae>
 8008228:	232d      	movs	r3, #45	; 0x2d
 800822a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800822e:	e798      	b.n	8008162 <_printf_float+0xae>
 8008230:	9a06      	ldr	r2, [sp, #24]
 8008232:	2a47      	cmp	r2, #71	; 0x47
 8008234:	d1be      	bne.n	80081b4 <_printf_float+0x100>
 8008236:	2b00      	cmp	r3, #0
 8008238:	d1bc      	bne.n	80081b4 <_printf_float+0x100>
 800823a:	2301      	movs	r3, #1
 800823c:	e7b9      	b.n	80081b2 <_printf_float+0xfe>
 800823e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008242:	d118      	bne.n	8008276 <_printf_float+0x1c2>
 8008244:	2900      	cmp	r1, #0
 8008246:	6863      	ldr	r3, [r4, #4]
 8008248:	dd0b      	ble.n	8008262 <_printf_float+0x1ae>
 800824a:	6121      	str	r1, [r4, #16]
 800824c:	b913      	cbnz	r3, 8008254 <_printf_float+0x1a0>
 800824e:	6822      	ldr	r2, [r4, #0]
 8008250:	07d0      	lsls	r0, r2, #31
 8008252:	d502      	bpl.n	800825a <_printf_float+0x1a6>
 8008254:	3301      	adds	r3, #1
 8008256:	440b      	add	r3, r1
 8008258:	6123      	str	r3, [r4, #16]
 800825a:	65a1      	str	r1, [r4, #88]	; 0x58
 800825c:	f04f 0900 	mov.w	r9, #0
 8008260:	e7de      	b.n	8008220 <_printf_float+0x16c>
 8008262:	b913      	cbnz	r3, 800826a <_printf_float+0x1b6>
 8008264:	6822      	ldr	r2, [r4, #0]
 8008266:	07d2      	lsls	r2, r2, #31
 8008268:	d501      	bpl.n	800826e <_printf_float+0x1ba>
 800826a:	3302      	adds	r3, #2
 800826c:	e7f4      	b.n	8008258 <_printf_float+0x1a4>
 800826e:	2301      	movs	r3, #1
 8008270:	e7f2      	b.n	8008258 <_printf_float+0x1a4>
 8008272:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008276:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008278:	4299      	cmp	r1, r3
 800827a:	db05      	blt.n	8008288 <_printf_float+0x1d4>
 800827c:	6823      	ldr	r3, [r4, #0]
 800827e:	6121      	str	r1, [r4, #16]
 8008280:	07d8      	lsls	r0, r3, #31
 8008282:	d5ea      	bpl.n	800825a <_printf_float+0x1a6>
 8008284:	1c4b      	adds	r3, r1, #1
 8008286:	e7e7      	b.n	8008258 <_printf_float+0x1a4>
 8008288:	2900      	cmp	r1, #0
 800828a:	bfd4      	ite	le
 800828c:	f1c1 0202 	rsble	r2, r1, #2
 8008290:	2201      	movgt	r2, #1
 8008292:	4413      	add	r3, r2
 8008294:	e7e0      	b.n	8008258 <_printf_float+0x1a4>
 8008296:	6823      	ldr	r3, [r4, #0]
 8008298:	055a      	lsls	r2, r3, #21
 800829a:	d407      	bmi.n	80082ac <_printf_float+0x1f8>
 800829c:	6923      	ldr	r3, [r4, #16]
 800829e:	4642      	mov	r2, r8
 80082a0:	4631      	mov	r1, r6
 80082a2:	4628      	mov	r0, r5
 80082a4:	47b8      	blx	r7
 80082a6:	3001      	adds	r0, #1
 80082a8:	d12c      	bne.n	8008304 <_printf_float+0x250>
 80082aa:	e764      	b.n	8008176 <_printf_float+0xc2>
 80082ac:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80082b0:	f240 80e0 	bls.w	8008474 <_printf_float+0x3c0>
 80082b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80082b8:	2200      	movs	r2, #0
 80082ba:	2300      	movs	r3, #0
 80082bc:	f7f8 fc14 	bl	8000ae8 <__aeabi_dcmpeq>
 80082c0:	2800      	cmp	r0, #0
 80082c2:	d034      	beq.n	800832e <_printf_float+0x27a>
 80082c4:	4a37      	ldr	r2, [pc, #220]	; (80083a4 <_printf_float+0x2f0>)
 80082c6:	2301      	movs	r3, #1
 80082c8:	4631      	mov	r1, r6
 80082ca:	4628      	mov	r0, r5
 80082cc:	47b8      	blx	r7
 80082ce:	3001      	adds	r0, #1
 80082d0:	f43f af51 	beq.w	8008176 <_printf_float+0xc2>
 80082d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80082d8:	429a      	cmp	r2, r3
 80082da:	db02      	blt.n	80082e2 <_printf_float+0x22e>
 80082dc:	6823      	ldr	r3, [r4, #0]
 80082de:	07d8      	lsls	r0, r3, #31
 80082e0:	d510      	bpl.n	8008304 <_printf_float+0x250>
 80082e2:	ee18 3a10 	vmov	r3, s16
 80082e6:	4652      	mov	r2, sl
 80082e8:	4631      	mov	r1, r6
 80082ea:	4628      	mov	r0, r5
 80082ec:	47b8      	blx	r7
 80082ee:	3001      	adds	r0, #1
 80082f0:	f43f af41 	beq.w	8008176 <_printf_float+0xc2>
 80082f4:	f04f 0800 	mov.w	r8, #0
 80082f8:	f104 091a 	add.w	r9, r4, #26
 80082fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082fe:	3b01      	subs	r3, #1
 8008300:	4543      	cmp	r3, r8
 8008302:	dc09      	bgt.n	8008318 <_printf_float+0x264>
 8008304:	6823      	ldr	r3, [r4, #0]
 8008306:	079b      	lsls	r3, r3, #30
 8008308:	f100 8105 	bmi.w	8008516 <_printf_float+0x462>
 800830c:	68e0      	ldr	r0, [r4, #12]
 800830e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008310:	4298      	cmp	r0, r3
 8008312:	bfb8      	it	lt
 8008314:	4618      	movlt	r0, r3
 8008316:	e730      	b.n	800817a <_printf_float+0xc6>
 8008318:	2301      	movs	r3, #1
 800831a:	464a      	mov	r2, r9
 800831c:	4631      	mov	r1, r6
 800831e:	4628      	mov	r0, r5
 8008320:	47b8      	blx	r7
 8008322:	3001      	adds	r0, #1
 8008324:	f43f af27 	beq.w	8008176 <_printf_float+0xc2>
 8008328:	f108 0801 	add.w	r8, r8, #1
 800832c:	e7e6      	b.n	80082fc <_printf_float+0x248>
 800832e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008330:	2b00      	cmp	r3, #0
 8008332:	dc39      	bgt.n	80083a8 <_printf_float+0x2f4>
 8008334:	4a1b      	ldr	r2, [pc, #108]	; (80083a4 <_printf_float+0x2f0>)
 8008336:	2301      	movs	r3, #1
 8008338:	4631      	mov	r1, r6
 800833a:	4628      	mov	r0, r5
 800833c:	47b8      	blx	r7
 800833e:	3001      	adds	r0, #1
 8008340:	f43f af19 	beq.w	8008176 <_printf_float+0xc2>
 8008344:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008348:	4313      	orrs	r3, r2
 800834a:	d102      	bne.n	8008352 <_printf_float+0x29e>
 800834c:	6823      	ldr	r3, [r4, #0]
 800834e:	07d9      	lsls	r1, r3, #31
 8008350:	d5d8      	bpl.n	8008304 <_printf_float+0x250>
 8008352:	ee18 3a10 	vmov	r3, s16
 8008356:	4652      	mov	r2, sl
 8008358:	4631      	mov	r1, r6
 800835a:	4628      	mov	r0, r5
 800835c:	47b8      	blx	r7
 800835e:	3001      	adds	r0, #1
 8008360:	f43f af09 	beq.w	8008176 <_printf_float+0xc2>
 8008364:	f04f 0900 	mov.w	r9, #0
 8008368:	f104 0a1a 	add.w	sl, r4, #26
 800836c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800836e:	425b      	negs	r3, r3
 8008370:	454b      	cmp	r3, r9
 8008372:	dc01      	bgt.n	8008378 <_printf_float+0x2c4>
 8008374:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008376:	e792      	b.n	800829e <_printf_float+0x1ea>
 8008378:	2301      	movs	r3, #1
 800837a:	4652      	mov	r2, sl
 800837c:	4631      	mov	r1, r6
 800837e:	4628      	mov	r0, r5
 8008380:	47b8      	blx	r7
 8008382:	3001      	adds	r0, #1
 8008384:	f43f aef7 	beq.w	8008176 <_printf_float+0xc2>
 8008388:	f109 0901 	add.w	r9, r9, #1
 800838c:	e7ee      	b.n	800836c <_printf_float+0x2b8>
 800838e:	bf00      	nop
 8008390:	7fefffff 	.word	0x7fefffff
 8008394:	0800d600 	.word	0x0800d600
 8008398:	0800d604 	.word	0x0800d604
 800839c:	0800d60c 	.word	0x0800d60c
 80083a0:	0800d608 	.word	0x0800d608
 80083a4:	0800e101 	.word	0x0800e101
 80083a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80083aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80083ac:	429a      	cmp	r2, r3
 80083ae:	bfa8      	it	ge
 80083b0:	461a      	movge	r2, r3
 80083b2:	2a00      	cmp	r2, #0
 80083b4:	4691      	mov	r9, r2
 80083b6:	dc37      	bgt.n	8008428 <_printf_float+0x374>
 80083b8:	f04f 0b00 	mov.w	fp, #0
 80083bc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80083c0:	f104 021a 	add.w	r2, r4, #26
 80083c4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80083c6:	9305      	str	r3, [sp, #20]
 80083c8:	eba3 0309 	sub.w	r3, r3, r9
 80083cc:	455b      	cmp	r3, fp
 80083ce:	dc33      	bgt.n	8008438 <_printf_float+0x384>
 80083d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80083d4:	429a      	cmp	r2, r3
 80083d6:	db3b      	blt.n	8008450 <_printf_float+0x39c>
 80083d8:	6823      	ldr	r3, [r4, #0]
 80083da:	07da      	lsls	r2, r3, #31
 80083dc:	d438      	bmi.n	8008450 <_printf_float+0x39c>
 80083de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083e0:	9a05      	ldr	r2, [sp, #20]
 80083e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80083e4:	1a9a      	subs	r2, r3, r2
 80083e6:	eba3 0901 	sub.w	r9, r3, r1
 80083ea:	4591      	cmp	r9, r2
 80083ec:	bfa8      	it	ge
 80083ee:	4691      	movge	r9, r2
 80083f0:	f1b9 0f00 	cmp.w	r9, #0
 80083f4:	dc35      	bgt.n	8008462 <_printf_float+0x3ae>
 80083f6:	f04f 0800 	mov.w	r8, #0
 80083fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80083fe:	f104 0a1a 	add.w	sl, r4, #26
 8008402:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008406:	1a9b      	subs	r3, r3, r2
 8008408:	eba3 0309 	sub.w	r3, r3, r9
 800840c:	4543      	cmp	r3, r8
 800840e:	f77f af79 	ble.w	8008304 <_printf_float+0x250>
 8008412:	2301      	movs	r3, #1
 8008414:	4652      	mov	r2, sl
 8008416:	4631      	mov	r1, r6
 8008418:	4628      	mov	r0, r5
 800841a:	47b8      	blx	r7
 800841c:	3001      	adds	r0, #1
 800841e:	f43f aeaa 	beq.w	8008176 <_printf_float+0xc2>
 8008422:	f108 0801 	add.w	r8, r8, #1
 8008426:	e7ec      	b.n	8008402 <_printf_float+0x34e>
 8008428:	4613      	mov	r3, r2
 800842a:	4631      	mov	r1, r6
 800842c:	4642      	mov	r2, r8
 800842e:	4628      	mov	r0, r5
 8008430:	47b8      	blx	r7
 8008432:	3001      	adds	r0, #1
 8008434:	d1c0      	bne.n	80083b8 <_printf_float+0x304>
 8008436:	e69e      	b.n	8008176 <_printf_float+0xc2>
 8008438:	2301      	movs	r3, #1
 800843a:	4631      	mov	r1, r6
 800843c:	4628      	mov	r0, r5
 800843e:	9205      	str	r2, [sp, #20]
 8008440:	47b8      	blx	r7
 8008442:	3001      	adds	r0, #1
 8008444:	f43f ae97 	beq.w	8008176 <_printf_float+0xc2>
 8008448:	9a05      	ldr	r2, [sp, #20]
 800844a:	f10b 0b01 	add.w	fp, fp, #1
 800844e:	e7b9      	b.n	80083c4 <_printf_float+0x310>
 8008450:	ee18 3a10 	vmov	r3, s16
 8008454:	4652      	mov	r2, sl
 8008456:	4631      	mov	r1, r6
 8008458:	4628      	mov	r0, r5
 800845a:	47b8      	blx	r7
 800845c:	3001      	adds	r0, #1
 800845e:	d1be      	bne.n	80083de <_printf_float+0x32a>
 8008460:	e689      	b.n	8008176 <_printf_float+0xc2>
 8008462:	9a05      	ldr	r2, [sp, #20]
 8008464:	464b      	mov	r3, r9
 8008466:	4442      	add	r2, r8
 8008468:	4631      	mov	r1, r6
 800846a:	4628      	mov	r0, r5
 800846c:	47b8      	blx	r7
 800846e:	3001      	adds	r0, #1
 8008470:	d1c1      	bne.n	80083f6 <_printf_float+0x342>
 8008472:	e680      	b.n	8008176 <_printf_float+0xc2>
 8008474:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008476:	2a01      	cmp	r2, #1
 8008478:	dc01      	bgt.n	800847e <_printf_float+0x3ca>
 800847a:	07db      	lsls	r3, r3, #31
 800847c:	d538      	bpl.n	80084f0 <_printf_float+0x43c>
 800847e:	2301      	movs	r3, #1
 8008480:	4642      	mov	r2, r8
 8008482:	4631      	mov	r1, r6
 8008484:	4628      	mov	r0, r5
 8008486:	47b8      	blx	r7
 8008488:	3001      	adds	r0, #1
 800848a:	f43f ae74 	beq.w	8008176 <_printf_float+0xc2>
 800848e:	ee18 3a10 	vmov	r3, s16
 8008492:	4652      	mov	r2, sl
 8008494:	4631      	mov	r1, r6
 8008496:	4628      	mov	r0, r5
 8008498:	47b8      	blx	r7
 800849a:	3001      	adds	r0, #1
 800849c:	f43f ae6b 	beq.w	8008176 <_printf_float+0xc2>
 80084a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80084a4:	2200      	movs	r2, #0
 80084a6:	2300      	movs	r3, #0
 80084a8:	f7f8 fb1e 	bl	8000ae8 <__aeabi_dcmpeq>
 80084ac:	b9d8      	cbnz	r0, 80084e6 <_printf_float+0x432>
 80084ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084b0:	f108 0201 	add.w	r2, r8, #1
 80084b4:	3b01      	subs	r3, #1
 80084b6:	4631      	mov	r1, r6
 80084b8:	4628      	mov	r0, r5
 80084ba:	47b8      	blx	r7
 80084bc:	3001      	adds	r0, #1
 80084be:	d10e      	bne.n	80084de <_printf_float+0x42a>
 80084c0:	e659      	b.n	8008176 <_printf_float+0xc2>
 80084c2:	2301      	movs	r3, #1
 80084c4:	4652      	mov	r2, sl
 80084c6:	4631      	mov	r1, r6
 80084c8:	4628      	mov	r0, r5
 80084ca:	47b8      	blx	r7
 80084cc:	3001      	adds	r0, #1
 80084ce:	f43f ae52 	beq.w	8008176 <_printf_float+0xc2>
 80084d2:	f108 0801 	add.w	r8, r8, #1
 80084d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084d8:	3b01      	subs	r3, #1
 80084da:	4543      	cmp	r3, r8
 80084dc:	dcf1      	bgt.n	80084c2 <_printf_float+0x40e>
 80084de:	464b      	mov	r3, r9
 80084e0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80084e4:	e6dc      	b.n	80082a0 <_printf_float+0x1ec>
 80084e6:	f04f 0800 	mov.w	r8, #0
 80084ea:	f104 0a1a 	add.w	sl, r4, #26
 80084ee:	e7f2      	b.n	80084d6 <_printf_float+0x422>
 80084f0:	2301      	movs	r3, #1
 80084f2:	4642      	mov	r2, r8
 80084f4:	e7df      	b.n	80084b6 <_printf_float+0x402>
 80084f6:	2301      	movs	r3, #1
 80084f8:	464a      	mov	r2, r9
 80084fa:	4631      	mov	r1, r6
 80084fc:	4628      	mov	r0, r5
 80084fe:	47b8      	blx	r7
 8008500:	3001      	adds	r0, #1
 8008502:	f43f ae38 	beq.w	8008176 <_printf_float+0xc2>
 8008506:	f108 0801 	add.w	r8, r8, #1
 800850a:	68e3      	ldr	r3, [r4, #12]
 800850c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800850e:	1a5b      	subs	r3, r3, r1
 8008510:	4543      	cmp	r3, r8
 8008512:	dcf0      	bgt.n	80084f6 <_printf_float+0x442>
 8008514:	e6fa      	b.n	800830c <_printf_float+0x258>
 8008516:	f04f 0800 	mov.w	r8, #0
 800851a:	f104 0919 	add.w	r9, r4, #25
 800851e:	e7f4      	b.n	800850a <_printf_float+0x456>

08008520 <_printf_common>:
 8008520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008524:	4616      	mov	r6, r2
 8008526:	4699      	mov	r9, r3
 8008528:	688a      	ldr	r2, [r1, #8]
 800852a:	690b      	ldr	r3, [r1, #16]
 800852c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008530:	4293      	cmp	r3, r2
 8008532:	bfb8      	it	lt
 8008534:	4613      	movlt	r3, r2
 8008536:	6033      	str	r3, [r6, #0]
 8008538:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800853c:	4607      	mov	r7, r0
 800853e:	460c      	mov	r4, r1
 8008540:	b10a      	cbz	r2, 8008546 <_printf_common+0x26>
 8008542:	3301      	adds	r3, #1
 8008544:	6033      	str	r3, [r6, #0]
 8008546:	6823      	ldr	r3, [r4, #0]
 8008548:	0699      	lsls	r1, r3, #26
 800854a:	bf42      	ittt	mi
 800854c:	6833      	ldrmi	r3, [r6, #0]
 800854e:	3302      	addmi	r3, #2
 8008550:	6033      	strmi	r3, [r6, #0]
 8008552:	6825      	ldr	r5, [r4, #0]
 8008554:	f015 0506 	ands.w	r5, r5, #6
 8008558:	d106      	bne.n	8008568 <_printf_common+0x48>
 800855a:	f104 0a19 	add.w	sl, r4, #25
 800855e:	68e3      	ldr	r3, [r4, #12]
 8008560:	6832      	ldr	r2, [r6, #0]
 8008562:	1a9b      	subs	r3, r3, r2
 8008564:	42ab      	cmp	r3, r5
 8008566:	dc26      	bgt.n	80085b6 <_printf_common+0x96>
 8008568:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800856c:	1e13      	subs	r3, r2, #0
 800856e:	6822      	ldr	r2, [r4, #0]
 8008570:	bf18      	it	ne
 8008572:	2301      	movne	r3, #1
 8008574:	0692      	lsls	r2, r2, #26
 8008576:	d42b      	bmi.n	80085d0 <_printf_common+0xb0>
 8008578:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800857c:	4649      	mov	r1, r9
 800857e:	4638      	mov	r0, r7
 8008580:	47c0      	blx	r8
 8008582:	3001      	adds	r0, #1
 8008584:	d01e      	beq.n	80085c4 <_printf_common+0xa4>
 8008586:	6823      	ldr	r3, [r4, #0]
 8008588:	68e5      	ldr	r5, [r4, #12]
 800858a:	6832      	ldr	r2, [r6, #0]
 800858c:	f003 0306 	and.w	r3, r3, #6
 8008590:	2b04      	cmp	r3, #4
 8008592:	bf08      	it	eq
 8008594:	1aad      	subeq	r5, r5, r2
 8008596:	68a3      	ldr	r3, [r4, #8]
 8008598:	6922      	ldr	r2, [r4, #16]
 800859a:	bf0c      	ite	eq
 800859c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80085a0:	2500      	movne	r5, #0
 80085a2:	4293      	cmp	r3, r2
 80085a4:	bfc4      	itt	gt
 80085a6:	1a9b      	subgt	r3, r3, r2
 80085a8:	18ed      	addgt	r5, r5, r3
 80085aa:	2600      	movs	r6, #0
 80085ac:	341a      	adds	r4, #26
 80085ae:	42b5      	cmp	r5, r6
 80085b0:	d11a      	bne.n	80085e8 <_printf_common+0xc8>
 80085b2:	2000      	movs	r0, #0
 80085b4:	e008      	b.n	80085c8 <_printf_common+0xa8>
 80085b6:	2301      	movs	r3, #1
 80085b8:	4652      	mov	r2, sl
 80085ba:	4649      	mov	r1, r9
 80085bc:	4638      	mov	r0, r7
 80085be:	47c0      	blx	r8
 80085c0:	3001      	adds	r0, #1
 80085c2:	d103      	bne.n	80085cc <_printf_common+0xac>
 80085c4:	f04f 30ff 	mov.w	r0, #4294967295
 80085c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085cc:	3501      	adds	r5, #1
 80085ce:	e7c6      	b.n	800855e <_printf_common+0x3e>
 80085d0:	18e1      	adds	r1, r4, r3
 80085d2:	1c5a      	adds	r2, r3, #1
 80085d4:	2030      	movs	r0, #48	; 0x30
 80085d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80085da:	4422      	add	r2, r4
 80085dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80085e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80085e4:	3302      	adds	r3, #2
 80085e6:	e7c7      	b.n	8008578 <_printf_common+0x58>
 80085e8:	2301      	movs	r3, #1
 80085ea:	4622      	mov	r2, r4
 80085ec:	4649      	mov	r1, r9
 80085ee:	4638      	mov	r0, r7
 80085f0:	47c0      	blx	r8
 80085f2:	3001      	adds	r0, #1
 80085f4:	d0e6      	beq.n	80085c4 <_printf_common+0xa4>
 80085f6:	3601      	adds	r6, #1
 80085f8:	e7d9      	b.n	80085ae <_printf_common+0x8e>
	...

080085fc <_printf_i>:
 80085fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008600:	7e0f      	ldrb	r7, [r1, #24]
 8008602:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008604:	2f78      	cmp	r7, #120	; 0x78
 8008606:	4691      	mov	r9, r2
 8008608:	4680      	mov	r8, r0
 800860a:	460c      	mov	r4, r1
 800860c:	469a      	mov	sl, r3
 800860e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008612:	d807      	bhi.n	8008624 <_printf_i+0x28>
 8008614:	2f62      	cmp	r7, #98	; 0x62
 8008616:	d80a      	bhi.n	800862e <_printf_i+0x32>
 8008618:	2f00      	cmp	r7, #0
 800861a:	f000 80d8 	beq.w	80087ce <_printf_i+0x1d2>
 800861e:	2f58      	cmp	r7, #88	; 0x58
 8008620:	f000 80a3 	beq.w	800876a <_printf_i+0x16e>
 8008624:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008628:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800862c:	e03a      	b.n	80086a4 <_printf_i+0xa8>
 800862e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008632:	2b15      	cmp	r3, #21
 8008634:	d8f6      	bhi.n	8008624 <_printf_i+0x28>
 8008636:	a101      	add	r1, pc, #4	; (adr r1, 800863c <_printf_i+0x40>)
 8008638:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800863c:	08008695 	.word	0x08008695
 8008640:	080086a9 	.word	0x080086a9
 8008644:	08008625 	.word	0x08008625
 8008648:	08008625 	.word	0x08008625
 800864c:	08008625 	.word	0x08008625
 8008650:	08008625 	.word	0x08008625
 8008654:	080086a9 	.word	0x080086a9
 8008658:	08008625 	.word	0x08008625
 800865c:	08008625 	.word	0x08008625
 8008660:	08008625 	.word	0x08008625
 8008664:	08008625 	.word	0x08008625
 8008668:	080087b5 	.word	0x080087b5
 800866c:	080086d9 	.word	0x080086d9
 8008670:	08008797 	.word	0x08008797
 8008674:	08008625 	.word	0x08008625
 8008678:	08008625 	.word	0x08008625
 800867c:	080087d7 	.word	0x080087d7
 8008680:	08008625 	.word	0x08008625
 8008684:	080086d9 	.word	0x080086d9
 8008688:	08008625 	.word	0x08008625
 800868c:	08008625 	.word	0x08008625
 8008690:	0800879f 	.word	0x0800879f
 8008694:	682b      	ldr	r3, [r5, #0]
 8008696:	1d1a      	adds	r2, r3, #4
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	602a      	str	r2, [r5, #0]
 800869c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80086a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80086a4:	2301      	movs	r3, #1
 80086a6:	e0a3      	b.n	80087f0 <_printf_i+0x1f4>
 80086a8:	6820      	ldr	r0, [r4, #0]
 80086aa:	6829      	ldr	r1, [r5, #0]
 80086ac:	0606      	lsls	r6, r0, #24
 80086ae:	f101 0304 	add.w	r3, r1, #4
 80086b2:	d50a      	bpl.n	80086ca <_printf_i+0xce>
 80086b4:	680e      	ldr	r6, [r1, #0]
 80086b6:	602b      	str	r3, [r5, #0]
 80086b8:	2e00      	cmp	r6, #0
 80086ba:	da03      	bge.n	80086c4 <_printf_i+0xc8>
 80086bc:	232d      	movs	r3, #45	; 0x2d
 80086be:	4276      	negs	r6, r6
 80086c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086c4:	485e      	ldr	r0, [pc, #376]	; (8008840 <_printf_i+0x244>)
 80086c6:	230a      	movs	r3, #10
 80086c8:	e019      	b.n	80086fe <_printf_i+0x102>
 80086ca:	680e      	ldr	r6, [r1, #0]
 80086cc:	602b      	str	r3, [r5, #0]
 80086ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 80086d2:	bf18      	it	ne
 80086d4:	b236      	sxthne	r6, r6
 80086d6:	e7ef      	b.n	80086b8 <_printf_i+0xbc>
 80086d8:	682b      	ldr	r3, [r5, #0]
 80086da:	6820      	ldr	r0, [r4, #0]
 80086dc:	1d19      	adds	r1, r3, #4
 80086de:	6029      	str	r1, [r5, #0]
 80086e0:	0601      	lsls	r1, r0, #24
 80086e2:	d501      	bpl.n	80086e8 <_printf_i+0xec>
 80086e4:	681e      	ldr	r6, [r3, #0]
 80086e6:	e002      	b.n	80086ee <_printf_i+0xf2>
 80086e8:	0646      	lsls	r6, r0, #25
 80086ea:	d5fb      	bpl.n	80086e4 <_printf_i+0xe8>
 80086ec:	881e      	ldrh	r6, [r3, #0]
 80086ee:	4854      	ldr	r0, [pc, #336]	; (8008840 <_printf_i+0x244>)
 80086f0:	2f6f      	cmp	r7, #111	; 0x6f
 80086f2:	bf0c      	ite	eq
 80086f4:	2308      	moveq	r3, #8
 80086f6:	230a      	movne	r3, #10
 80086f8:	2100      	movs	r1, #0
 80086fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80086fe:	6865      	ldr	r5, [r4, #4]
 8008700:	60a5      	str	r5, [r4, #8]
 8008702:	2d00      	cmp	r5, #0
 8008704:	bfa2      	ittt	ge
 8008706:	6821      	ldrge	r1, [r4, #0]
 8008708:	f021 0104 	bicge.w	r1, r1, #4
 800870c:	6021      	strge	r1, [r4, #0]
 800870e:	b90e      	cbnz	r6, 8008714 <_printf_i+0x118>
 8008710:	2d00      	cmp	r5, #0
 8008712:	d04d      	beq.n	80087b0 <_printf_i+0x1b4>
 8008714:	4615      	mov	r5, r2
 8008716:	fbb6 f1f3 	udiv	r1, r6, r3
 800871a:	fb03 6711 	mls	r7, r3, r1, r6
 800871e:	5dc7      	ldrb	r7, [r0, r7]
 8008720:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008724:	4637      	mov	r7, r6
 8008726:	42bb      	cmp	r3, r7
 8008728:	460e      	mov	r6, r1
 800872a:	d9f4      	bls.n	8008716 <_printf_i+0x11a>
 800872c:	2b08      	cmp	r3, #8
 800872e:	d10b      	bne.n	8008748 <_printf_i+0x14c>
 8008730:	6823      	ldr	r3, [r4, #0]
 8008732:	07de      	lsls	r6, r3, #31
 8008734:	d508      	bpl.n	8008748 <_printf_i+0x14c>
 8008736:	6923      	ldr	r3, [r4, #16]
 8008738:	6861      	ldr	r1, [r4, #4]
 800873a:	4299      	cmp	r1, r3
 800873c:	bfde      	ittt	le
 800873e:	2330      	movle	r3, #48	; 0x30
 8008740:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008744:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008748:	1b52      	subs	r2, r2, r5
 800874a:	6122      	str	r2, [r4, #16]
 800874c:	f8cd a000 	str.w	sl, [sp]
 8008750:	464b      	mov	r3, r9
 8008752:	aa03      	add	r2, sp, #12
 8008754:	4621      	mov	r1, r4
 8008756:	4640      	mov	r0, r8
 8008758:	f7ff fee2 	bl	8008520 <_printf_common>
 800875c:	3001      	adds	r0, #1
 800875e:	d14c      	bne.n	80087fa <_printf_i+0x1fe>
 8008760:	f04f 30ff 	mov.w	r0, #4294967295
 8008764:	b004      	add	sp, #16
 8008766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800876a:	4835      	ldr	r0, [pc, #212]	; (8008840 <_printf_i+0x244>)
 800876c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008770:	6829      	ldr	r1, [r5, #0]
 8008772:	6823      	ldr	r3, [r4, #0]
 8008774:	f851 6b04 	ldr.w	r6, [r1], #4
 8008778:	6029      	str	r1, [r5, #0]
 800877a:	061d      	lsls	r5, r3, #24
 800877c:	d514      	bpl.n	80087a8 <_printf_i+0x1ac>
 800877e:	07df      	lsls	r7, r3, #31
 8008780:	bf44      	itt	mi
 8008782:	f043 0320 	orrmi.w	r3, r3, #32
 8008786:	6023      	strmi	r3, [r4, #0]
 8008788:	b91e      	cbnz	r6, 8008792 <_printf_i+0x196>
 800878a:	6823      	ldr	r3, [r4, #0]
 800878c:	f023 0320 	bic.w	r3, r3, #32
 8008790:	6023      	str	r3, [r4, #0]
 8008792:	2310      	movs	r3, #16
 8008794:	e7b0      	b.n	80086f8 <_printf_i+0xfc>
 8008796:	6823      	ldr	r3, [r4, #0]
 8008798:	f043 0320 	orr.w	r3, r3, #32
 800879c:	6023      	str	r3, [r4, #0]
 800879e:	2378      	movs	r3, #120	; 0x78
 80087a0:	4828      	ldr	r0, [pc, #160]	; (8008844 <_printf_i+0x248>)
 80087a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80087a6:	e7e3      	b.n	8008770 <_printf_i+0x174>
 80087a8:	0659      	lsls	r1, r3, #25
 80087aa:	bf48      	it	mi
 80087ac:	b2b6      	uxthmi	r6, r6
 80087ae:	e7e6      	b.n	800877e <_printf_i+0x182>
 80087b0:	4615      	mov	r5, r2
 80087b2:	e7bb      	b.n	800872c <_printf_i+0x130>
 80087b4:	682b      	ldr	r3, [r5, #0]
 80087b6:	6826      	ldr	r6, [r4, #0]
 80087b8:	6961      	ldr	r1, [r4, #20]
 80087ba:	1d18      	adds	r0, r3, #4
 80087bc:	6028      	str	r0, [r5, #0]
 80087be:	0635      	lsls	r5, r6, #24
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	d501      	bpl.n	80087c8 <_printf_i+0x1cc>
 80087c4:	6019      	str	r1, [r3, #0]
 80087c6:	e002      	b.n	80087ce <_printf_i+0x1d2>
 80087c8:	0670      	lsls	r0, r6, #25
 80087ca:	d5fb      	bpl.n	80087c4 <_printf_i+0x1c8>
 80087cc:	8019      	strh	r1, [r3, #0]
 80087ce:	2300      	movs	r3, #0
 80087d0:	6123      	str	r3, [r4, #16]
 80087d2:	4615      	mov	r5, r2
 80087d4:	e7ba      	b.n	800874c <_printf_i+0x150>
 80087d6:	682b      	ldr	r3, [r5, #0]
 80087d8:	1d1a      	adds	r2, r3, #4
 80087da:	602a      	str	r2, [r5, #0]
 80087dc:	681d      	ldr	r5, [r3, #0]
 80087de:	6862      	ldr	r2, [r4, #4]
 80087e0:	2100      	movs	r1, #0
 80087e2:	4628      	mov	r0, r5
 80087e4:	f7f7 fd0c 	bl	8000200 <memchr>
 80087e8:	b108      	cbz	r0, 80087ee <_printf_i+0x1f2>
 80087ea:	1b40      	subs	r0, r0, r5
 80087ec:	6060      	str	r0, [r4, #4]
 80087ee:	6863      	ldr	r3, [r4, #4]
 80087f0:	6123      	str	r3, [r4, #16]
 80087f2:	2300      	movs	r3, #0
 80087f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087f8:	e7a8      	b.n	800874c <_printf_i+0x150>
 80087fa:	6923      	ldr	r3, [r4, #16]
 80087fc:	462a      	mov	r2, r5
 80087fe:	4649      	mov	r1, r9
 8008800:	4640      	mov	r0, r8
 8008802:	47d0      	blx	sl
 8008804:	3001      	adds	r0, #1
 8008806:	d0ab      	beq.n	8008760 <_printf_i+0x164>
 8008808:	6823      	ldr	r3, [r4, #0]
 800880a:	079b      	lsls	r3, r3, #30
 800880c:	d413      	bmi.n	8008836 <_printf_i+0x23a>
 800880e:	68e0      	ldr	r0, [r4, #12]
 8008810:	9b03      	ldr	r3, [sp, #12]
 8008812:	4298      	cmp	r0, r3
 8008814:	bfb8      	it	lt
 8008816:	4618      	movlt	r0, r3
 8008818:	e7a4      	b.n	8008764 <_printf_i+0x168>
 800881a:	2301      	movs	r3, #1
 800881c:	4632      	mov	r2, r6
 800881e:	4649      	mov	r1, r9
 8008820:	4640      	mov	r0, r8
 8008822:	47d0      	blx	sl
 8008824:	3001      	adds	r0, #1
 8008826:	d09b      	beq.n	8008760 <_printf_i+0x164>
 8008828:	3501      	adds	r5, #1
 800882a:	68e3      	ldr	r3, [r4, #12]
 800882c:	9903      	ldr	r1, [sp, #12]
 800882e:	1a5b      	subs	r3, r3, r1
 8008830:	42ab      	cmp	r3, r5
 8008832:	dcf2      	bgt.n	800881a <_printf_i+0x21e>
 8008834:	e7eb      	b.n	800880e <_printf_i+0x212>
 8008836:	2500      	movs	r5, #0
 8008838:	f104 0619 	add.w	r6, r4, #25
 800883c:	e7f5      	b.n	800882a <_printf_i+0x22e>
 800883e:	bf00      	nop
 8008840:	0800d610 	.word	0x0800d610
 8008844:	0800d621 	.word	0x0800d621

08008848 <_scanf_float>:
 8008848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800884c:	b087      	sub	sp, #28
 800884e:	4617      	mov	r7, r2
 8008850:	9303      	str	r3, [sp, #12]
 8008852:	688b      	ldr	r3, [r1, #8]
 8008854:	1e5a      	subs	r2, r3, #1
 8008856:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800885a:	bf83      	ittte	hi
 800885c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008860:	195b      	addhi	r3, r3, r5
 8008862:	9302      	strhi	r3, [sp, #8]
 8008864:	2300      	movls	r3, #0
 8008866:	bf86      	itte	hi
 8008868:	f240 135d 	movwhi	r3, #349	; 0x15d
 800886c:	608b      	strhi	r3, [r1, #8]
 800886e:	9302      	strls	r3, [sp, #8]
 8008870:	680b      	ldr	r3, [r1, #0]
 8008872:	468b      	mov	fp, r1
 8008874:	2500      	movs	r5, #0
 8008876:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800887a:	f84b 3b1c 	str.w	r3, [fp], #28
 800887e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008882:	4680      	mov	r8, r0
 8008884:	460c      	mov	r4, r1
 8008886:	465e      	mov	r6, fp
 8008888:	46aa      	mov	sl, r5
 800888a:	46a9      	mov	r9, r5
 800888c:	9501      	str	r5, [sp, #4]
 800888e:	68a2      	ldr	r2, [r4, #8]
 8008890:	b152      	cbz	r2, 80088a8 <_scanf_float+0x60>
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	781b      	ldrb	r3, [r3, #0]
 8008896:	2b4e      	cmp	r3, #78	; 0x4e
 8008898:	d864      	bhi.n	8008964 <_scanf_float+0x11c>
 800889a:	2b40      	cmp	r3, #64	; 0x40
 800889c:	d83c      	bhi.n	8008918 <_scanf_float+0xd0>
 800889e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80088a2:	b2c8      	uxtb	r0, r1
 80088a4:	280e      	cmp	r0, #14
 80088a6:	d93a      	bls.n	800891e <_scanf_float+0xd6>
 80088a8:	f1b9 0f00 	cmp.w	r9, #0
 80088ac:	d003      	beq.n	80088b6 <_scanf_float+0x6e>
 80088ae:	6823      	ldr	r3, [r4, #0]
 80088b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088b4:	6023      	str	r3, [r4, #0]
 80088b6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80088ba:	f1ba 0f01 	cmp.w	sl, #1
 80088be:	f200 8113 	bhi.w	8008ae8 <_scanf_float+0x2a0>
 80088c2:	455e      	cmp	r6, fp
 80088c4:	f200 8105 	bhi.w	8008ad2 <_scanf_float+0x28a>
 80088c8:	2501      	movs	r5, #1
 80088ca:	4628      	mov	r0, r5
 80088cc:	b007      	add	sp, #28
 80088ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088d2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80088d6:	2a0d      	cmp	r2, #13
 80088d8:	d8e6      	bhi.n	80088a8 <_scanf_float+0x60>
 80088da:	a101      	add	r1, pc, #4	; (adr r1, 80088e0 <_scanf_float+0x98>)
 80088dc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80088e0:	08008a1f 	.word	0x08008a1f
 80088e4:	080088a9 	.word	0x080088a9
 80088e8:	080088a9 	.word	0x080088a9
 80088ec:	080088a9 	.word	0x080088a9
 80088f0:	08008a7f 	.word	0x08008a7f
 80088f4:	08008a57 	.word	0x08008a57
 80088f8:	080088a9 	.word	0x080088a9
 80088fc:	080088a9 	.word	0x080088a9
 8008900:	08008a2d 	.word	0x08008a2d
 8008904:	080088a9 	.word	0x080088a9
 8008908:	080088a9 	.word	0x080088a9
 800890c:	080088a9 	.word	0x080088a9
 8008910:	080088a9 	.word	0x080088a9
 8008914:	080089e5 	.word	0x080089e5
 8008918:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800891c:	e7db      	b.n	80088d6 <_scanf_float+0x8e>
 800891e:	290e      	cmp	r1, #14
 8008920:	d8c2      	bhi.n	80088a8 <_scanf_float+0x60>
 8008922:	a001      	add	r0, pc, #4	; (adr r0, 8008928 <_scanf_float+0xe0>)
 8008924:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008928:	080089d7 	.word	0x080089d7
 800892c:	080088a9 	.word	0x080088a9
 8008930:	080089d7 	.word	0x080089d7
 8008934:	08008a6b 	.word	0x08008a6b
 8008938:	080088a9 	.word	0x080088a9
 800893c:	08008985 	.word	0x08008985
 8008940:	080089c1 	.word	0x080089c1
 8008944:	080089c1 	.word	0x080089c1
 8008948:	080089c1 	.word	0x080089c1
 800894c:	080089c1 	.word	0x080089c1
 8008950:	080089c1 	.word	0x080089c1
 8008954:	080089c1 	.word	0x080089c1
 8008958:	080089c1 	.word	0x080089c1
 800895c:	080089c1 	.word	0x080089c1
 8008960:	080089c1 	.word	0x080089c1
 8008964:	2b6e      	cmp	r3, #110	; 0x6e
 8008966:	d809      	bhi.n	800897c <_scanf_float+0x134>
 8008968:	2b60      	cmp	r3, #96	; 0x60
 800896a:	d8b2      	bhi.n	80088d2 <_scanf_float+0x8a>
 800896c:	2b54      	cmp	r3, #84	; 0x54
 800896e:	d077      	beq.n	8008a60 <_scanf_float+0x218>
 8008970:	2b59      	cmp	r3, #89	; 0x59
 8008972:	d199      	bne.n	80088a8 <_scanf_float+0x60>
 8008974:	2d07      	cmp	r5, #7
 8008976:	d197      	bne.n	80088a8 <_scanf_float+0x60>
 8008978:	2508      	movs	r5, #8
 800897a:	e029      	b.n	80089d0 <_scanf_float+0x188>
 800897c:	2b74      	cmp	r3, #116	; 0x74
 800897e:	d06f      	beq.n	8008a60 <_scanf_float+0x218>
 8008980:	2b79      	cmp	r3, #121	; 0x79
 8008982:	e7f6      	b.n	8008972 <_scanf_float+0x12a>
 8008984:	6821      	ldr	r1, [r4, #0]
 8008986:	05c8      	lsls	r0, r1, #23
 8008988:	d51a      	bpl.n	80089c0 <_scanf_float+0x178>
 800898a:	9b02      	ldr	r3, [sp, #8]
 800898c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008990:	6021      	str	r1, [r4, #0]
 8008992:	f109 0901 	add.w	r9, r9, #1
 8008996:	b11b      	cbz	r3, 80089a0 <_scanf_float+0x158>
 8008998:	3b01      	subs	r3, #1
 800899a:	3201      	adds	r2, #1
 800899c:	9302      	str	r3, [sp, #8]
 800899e:	60a2      	str	r2, [r4, #8]
 80089a0:	68a3      	ldr	r3, [r4, #8]
 80089a2:	3b01      	subs	r3, #1
 80089a4:	60a3      	str	r3, [r4, #8]
 80089a6:	6923      	ldr	r3, [r4, #16]
 80089a8:	3301      	adds	r3, #1
 80089aa:	6123      	str	r3, [r4, #16]
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	3b01      	subs	r3, #1
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	607b      	str	r3, [r7, #4]
 80089b4:	f340 8084 	ble.w	8008ac0 <_scanf_float+0x278>
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	3301      	adds	r3, #1
 80089bc:	603b      	str	r3, [r7, #0]
 80089be:	e766      	b.n	800888e <_scanf_float+0x46>
 80089c0:	eb1a 0f05 	cmn.w	sl, r5
 80089c4:	f47f af70 	bne.w	80088a8 <_scanf_float+0x60>
 80089c8:	6822      	ldr	r2, [r4, #0]
 80089ca:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80089ce:	6022      	str	r2, [r4, #0]
 80089d0:	f806 3b01 	strb.w	r3, [r6], #1
 80089d4:	e7e4      	b.n	80089a0 <_scanf_float+0x158>
 80089d6:	6822      	ldr	r2, [r4, #0]
 80089d8:	0610      	lsls	r0, r2, #24
 80089da:	f57f af65 	bpl.w	80088a8 <_scanf_float+0x60>
 80089de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80089e2:	e7f4      	b.n	80089ce <_scanf_float+0x186>
 80089e4:	f1ba 0f00 	cmp.w	sl, #0
 80089e8:	d10e      	bne.n	8008a08 <_scanf_float+0x1c0>
 80089ea:	f1b9 0f00 	cmp.w	r9, #0
 80089ee:	d10e      	bne.n	8008a0e <_scanf_float+0x1c6>
 80089f0:	6822      	ldr	r2, [r4, #0]
 80089f2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80089f6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80089fa:	d108      	bne.n	8008a0e <_scanf_float+0x1c6>
 80089fc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008a00:	6022      	str	r2, [r4, #0]
 8008a02:	f04f 0a01 	mov.w	sl, #1
 8008a06:	e7e3      	b.n	80089d0 <_scanf_float+0x188>
 8008a08:	f1ba 0f02 	cmp.w	sl, #2
 8008a0c:	d055      	beq.n	8008aba <_scanf_float+0x272>
 8008a0e:	2d01      	cmp	r5, #1
 8008a10:	d002      	beq.n	8008a18 <_scanf_float+0x1d0>
 8008a12:	2d04      	cmp	r5, #4
 8008a14:	f47f af48 	bne.w	80088a8 <_scanf_float+0x60>
 8008a18:	3501      	adds	r5, #1
 8008a1a:	b2ed      	uxtb	r5, r5
 8008a1c:	e7d8      	b.n	80089d0 <_scanf_float+0x188>
 8008a1e:	f1ba 0f01 	cmp.w	sl, #1
 8008a22:	f47f af41 	bne.w	80088a8 <_scanf_float+0x60>
 8008a26:	f04f 0a02 	mov.w	sl, #2
 8008a2a:	e7d1      	b.n	80089d0 <_scanf_float+0x188>
 8008a2c:	b97d      	cbnz	r5, 8008a4e <_scanf_float+0x206>
 8008a2e:	f1b9 0f00 	cmp.w	r9, #0
 8008a32:	f47f af3c 	bne.w	80088ae <_scanf_float+0x66>
 8008a36:	6822      	ldr	r2, [r4, #0]
 8008a38:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008a3c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008a40:	f47f af39 	bne.w	80088b6 <_scanf_float+0x6e>
 8008a44:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008a48:	6022      	str	r2, [r4, #0]
 8008a4a:	2501      	movs	r5, #1
 8008a4c:	e7c0      	b.n	80089d0 <_scanf_float+0x188>
 8008a4e:	2d03      	cmp	r5, #3
 8008a50:	d0e2      	beq.n	8008a18 <_scanf_float+0x1d0>
 8008a52:	2d05      	cmp	r5, #5
 8008a54:	e7de      	b.n	8008a14 <_scanf_float+0x1cc>
 8008a56:	2d02      	cmp	r5, #2
 8008a58:	f47f af26 	bne.w	80088a8 <_scanf_float+0x60>
 8008a5c:	2503      	movs	r5, #3
 8008a5e:	e7b7      	b.n	80089d0 <_scanf_float+0x188>
 8008a60:	2d06      	cmp	r5, #6
 8008a62:	f47f af21 	bne.w	80088a8 <_scanf_float+0x60>
 8008a66:	2507      	movs	r5, #7
 8008a68:	e7b2      	b.n	80089d0 <_scanf_float+0x188>
 8008a6a:	6822      	ldr	r2, [r4, #0]
 8008a6c:	0591      	lsls	r1, r2, #22
 8008a6e:	f57f af1b 	bpl.w	80088a8 <_scanf_float+0x60>
 8008a72:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008a76:	6022      	str	r2, [r4, #0]
 8008a78:	f8cd 9004 	str.w	r9, [sp, #4]
 8008a7c:	e7a8      	b.n	80089d0 <_scanf_float+0x188>
 8008a7e:	6822      	ldr	r2, [r4, #0]
 8008a80:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008a84:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008a88:	d006      	beq.n	8008a98 <_scanf_float+0x250>
 8008a8a:	0550      	lsls	r0, r2, #21
 8008a8c:	f57f af0c 	bpl.w	80088a8 <_scanf_float+0x60>
 8008a90:	f1b9 0f00 	cmp.w	r9, #0
 8008a94:	f43f af0f 	beq.w	80088b6 <_scanf_float+0x6e>
 8008a98:	0591      	lsls	r1, r2, #22
 8008a9a:	bf58      	it	pl
 8008a9c:	9901      	ldrpl	r1, [sp, #4]
 8008a9e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008aa2:	bf58      	it	pl
 8008aa4:	eba9 0101 	subpl.w	r1, r9, r1
 8008aa8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008aac:	bf58      	it	pl
 8008aae:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008ab2:	6022      	str	r2, [r4, #0]
 8008ab4:	f04f 0900 	mov.w	r9, #0
 8008ab8:	e78a      	b.n	80089d0 <_scanf_float+0x188>
 8008aba:	f04f 0a03 	mov.w	sl, #3
 8008abe:	e787      	b.n	80089d0 <_scanf_float+0x188>
 8008ac0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008ac4:	4639      	mov	r1, r7
 8008ac6:	4640      	mov	r0, r8
 8008ac8:	4798      	blx	r3
 8008aca:	2800      	cmp	r0, #0
 8008acc:	f43f aedf 	beq.w	800888e <_scanf_float+0x46>
 8008ad0:	e6ea      	b.n	80088a8 <_scanf_float+0x60>
 8008ad2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008ad6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008ada:	463a      	mov	r2, r7
 8008adc:	4640      	mov	r0, r8
 8008ade:	4798      	blx	r3
 8008ae0:	6923      	ldr	r3, [r4, #16]
 8008ae2:	3b01      	subs	r3, #1
 8008ae4:	6123      	str	r3, [r4, #16]
 8008ae6:	e6ec      	b.n	80088c2 <_scanf_float+0x7a>
 8008ae8:	1e6b      	subs	r3, r5, #1
 8008aea:	2b06      	cmp	r3, #6
 8008aec:	d825      	bhi.n	8008b3a <_scanf_float+0x2f2>
 8008aee:	2d02      	cmp	r5, #2
 8008af0:	d836      	bhi.n	8008b60 <_scanf_float+0x318>
 8008af2:	455e      	cmp	r6, fp
 8008af4:	f67f aee8 	bls.w	80088c8 <_scanf_float+0x80>
 8008af8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008afc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008b00:	463a      	mov	r2, r7
 8008b02:	4640      	mov	r0, r8
 8008b04:	4798      	blx	r3
 8008b06:	6923      	ldr	r3, [r4, #16]
 8008b08:	3b01      	subs	r3, #1
 8008b0a:	6123      	str	r3, [r4, #16]
 8008b0c:	e7f1      	b.n	8008af2 <_scanf_float+0x2aa>
 8008b0e:	9802      	ldr	r0, [sp, #8]
 8008b10:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008b14:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008b18:	9002      	str	r0, [sp, #8]
 8008b1a:	463a      	mov	r2, r7
 8008b1c:	4640      	mov	r0, r8
 8008b1e:	4798      	blx	r3
 8008b20:	6923      	ldr	r3, [r4, #16]
 8008b22:	3b01      	subs	r3, #1
 8008b24:	6123      	str	r3, [r4, #16]
 8008b26:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b2a:	fa5f fa8a 	uxtb.w	sl, sl
 8008b2e:	f1ba 0f02 	cmp.w	sl, #2
 8008b32:	d1ec      	bne.n	8008b0e <_scanf_float+0x2c6>
 8008b34:	3d03      	subs	r5, #3
 8008b36:	b2ed      	uxtb	r5, r5
 8008b38:	1b76      	subs	r6, r6, r5
 8008b3a:	6823      	ldr	r3, [r4, #0]
 8008b3c:	05da      	lsls	r2, r3, #23
 8008b3e:	d52f      	bpl.n	8008ba0 <_scanf_float+0x358>
 8008b40:	055b      	lsls	r3, r3, #21
 8008b42:	d510      	bpl.n	8008b66 <_scanf_float+0x31e>
 8008b44:	455e      	cmp	r6, fp
 8008b46:	f67f aebf 	bls.w	80088c8 <_scanf_float+0x80>
 8008b4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008b4e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008b52:	463a      	mov	r2, r7
 8008b54:	4640      	mov	r0, r8
 8008b56:	4798      	blx	r3
 8008b58:	6923      	ldr	r3, [r4, #16]
 8008b5a:	3b01      	subs	r3, #1
 8008b5c:	6123      	str	r3, [r4, #16]
 8008b5e:	e7f1      	b.n	8008b44 <_scanf_float+0x2fc>
 8008b60:	46aa      	mov	sl, r5
 8008b62:	9602      	str	r6, [sp, #8]
 8008b64:	e7df      	b.n	8008b26 <_scanf_float+0x2de>
 8008b66:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008b6a:	6923      	ldr	r3, [r4, #16]
 8008b6c:	2965      	cmp	r1, #101	; 0x65
 8008b6e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008b72:	f106 35ff 	add.w	r5, r6, #4294967295
 8008b76:	6123      	str	r3, [r4, #16]
 8008b78:	d00c      	beq.n	8008b94 <_scanf_float+0x34c>
 8008b7a:	2945      	cmp	r1, #69	; 0x45
 8008b7c:	d00a      	beq.n	8008b94 <_scanf_float+0x34c>
 8008b7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008b82:	463a      	mov	r2, r7
 8008b84:	4640      	mov	r0, r8
 8008b86:	4798      	blx	r3
 8008b88:	6923      	ldr	r3, [r4, #16]
 8008b8a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008b8e:	3b01      	subs	r3, #1
 8008b90:	1eb5      	subs	r5, r6, #2
 8008b92:	6123      	str	r3, [r4, #16]
 8008b94:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008b98:	463a      	mov	r2, r7
 8008b9a:	4640      	mov	r0, r8
 8008b9c:	4798      	blx	r3
 8008b9e:	462e      	mov	r6, r5
 8008ba0:	6825      	ldr	r5, [r4, #0]
 8008ba2:	f015 0510 	ands.w	r5, r5, #16
 8008ba6:	d159      	bne.n	8008c5c <_scanf_float+0x414>
 8008ba8:	7035      	strb	r5, [r6, #0]
 8008baa:	6823      	ldr	r3, [r4, #0]
 8008bac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008bb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bb4:	d11b      	bne.n	8008bee <_scanf_float+0x3a6>
 8008bb6:	9b01      	ldr	r3, [sp, #4]
 8008bb8:	454b      	cmp	r3, r9
 8008bba:	eba3 0209 	sub.w	r2, r3, r9
 8008bbe:	d123      	bne.n	8008c08 <_scanf_float+0x3c0>
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	4659      	mov	r1, fp
 8008bc4:	4640      	mov	r0, r8
 8008bc6:	f001 f9e5 	bl	8009f94 <_strtod_r>
 8008bca:	6822      	ldr	r2, [r4, #0]
 8008bcc:	9b03      	ldr	r3, [sp, #12]
 8008bce:	f012 0f02 	tst.w	r2, #2
 8008bd2:	ec57 6b10 	vmov	r6, r7, d0
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	d021      	beq.n	8008c1e <_scanf_float+0x3d6>
 8008bda:	9903      	ldr	r1, [sp, #12]
 8008bdc:	1d1a      	adds	r2, r3, #4
 8008bde:	600a      	str	r2, [r1, #0]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	e9c3 6700 	strd	r6, r7, [r3]
 8008be6:	68e3      	ldr	r3, [r4, #12]
 8008be8:	3301      	adds	r3, #1
 8008bea:	60e3      	str	r3, [r4, #12]
 8008bec:	e66d      	b.n	80088ca <_scanf_float+0x82>
 8008bee:	9b04      	ldr	r3, [sp, #16]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d0e5      	beq.n	8008bc0 <_scanf_float+0x378>
 8008bf4:	9905      	ldr	r1, [sp, #20]
 8008bf6:	230a      	movs	r3, #10
 8008bf8:	462a      	mov	r2, r5
 8008bfa:	3101      	adds	r1, #1
 8008bfc:	4640      	mov	r0, r8
 8008bfe:	f001 fa51 	bl	800a0a4 <_strtol_r>
 8008c02:	9b04      	ldr	r3, [sp, #16]
 8008c04:	9e05      	ldr	r6, [sp, #20]
 8008c06:	1ac2      	subs	r2, r0, r3
 8008c08:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008c0c:	429e      	cmp	r6, r3
 8008c0e:	bf28      	it	cs
 8008c10:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008c14:	4912      	ldr	r1, [pc, #72]	; (8008c60 <_scanf_float+0x418>)
 8008c16:	4630      	mov	r0, r6
 8008c18:	f000 f922 	bl	8008e60 <siprintf>
 8008c1c:	e7d0      	b.n	8008bc0 <_scanf_float+0x378>
 8008c1e:	9903      	ldr	r1, [sp, #12]
 8008c20:	f012 0f04 	tst.w	r2, #4
 8008c24:	f103 0204 	add.w	r2, r3, #4
 8008c28:	600a      	str	r2, [r1, #0]
 8008c2a:	d1d9      	bne.n	8008be0 <_scanf_float+0x398>
 8008c2c:	f8d3 8000 	ldr.w	r8, [r3]
 8008c30:	ee10 2a10 	vmov	r2, s0
 8008c34:	ee10 0a10 	vmov	r0, s0
 8008c38:	463b      	mov	r3, r7
 8008c3a:	4639      	mov	r1, r7
 8008c3c:	f7f7 ff86 	bl	8000b4c <__aeabi_dcmpun>
 8008c40:	b128      	cbz	r0, 8008c4e <_scanf_float+0x406>
 8008c42:	4808      	ldr	r0, [pc, #32]	; (8008c64 <_scanf_float+0x41c>)
 8008c44:	f000 f8c2 	bl	8008dcc <nanf>
 8008c48:	ed88 0a00 	vstr	s0, [r8]
 8008c4c:	e7cb      	b.n	8008be6 <_scanf_float+0x39e>
 8008c4e:	4630      	mov	r0, r6
 8008c50:	4639      	mov	r1, r7
 8008c52:	f7f7 ffd9 	bl	8000c08 <__aeabi_d2f>
 8008c56:	f8c8 0000 	str.w	r0, [r8]
 8008c5a:	e7c4      	b.n	8008be6 <_scanf_float+0x39e>
 8008c5c:	2500      	movs	r5, #0
 8008c5e:	e634      	b.n	80088ca <_scanf_float+0x82>
 8008c60:	0800d632 	.word	0x0800d632
 8008c64:	0800e153 	.word	0x0800e153

08008c68 <_perror_r>:
 8008c68:	6983      	ldr	r3, [r0, #24]
 8008c6a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008c6c:	68c4      	ldr	r4, [r0, #12]
 8008c6e:	4605      	mov	r5, r0
 8008c70:	460e      	mov	r6, r1
 8008c72:	b90b      	cbnz	r3, 8008c78 <_perror_r+0x10>
 8008c74:	f002 fa2e 	bl	800b0d4 <__sinit>
 8008c78:	4b43      	ldr	r3, [pc, #268]	; (8008d88 <_perror_r+0x120>)
 8008c7a:	429c      	cmp	r4, r3
 8008c7c:	d132      	bne.n	8008ce4 <_perror_r+0x7c>
 8008c7e:	686c      	ldr	r4, [r5, #4]
 8008c80:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008c82:	07d8      	lsls	r0, r3, #31
 8008c84:	d405      	bmi.n	8008c92 <_perror_r+0x2a>
 8008c86:	89a3      	ldrh	r3, [r4, #12]
 8008c88:	0599      	lsls	r1, r3, #22
 8008c8a:	d402      	bmi.n	8008c92 <_perror_r+0x2a>
 8008c8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c8e:	f002 fe32 	bl	800b8f6 <__retarget_lock_acquire_recursive>
 8008c92:	4621      	mov	r1, r4
 8008c94:	4628      	mov	r0, r5
 8008c96:	f002 f94b 	bl	800af30 <_fflush_r>
 8008c9a:	bb6e      	cbnz	r6, 8008cf8 <_perror_r+0x90>
 8008c9c:	6829      	ldr	r1, [r5, #0]
 8008c9e:	ab01      	add	r3, sp, #4
 8008ca0:	2201      	movs	r2, #1
 8008ca2:	4628      	mov	r0, r5
 8008ca4:	f000 f96e 	bl	8008f84 <_strerror_r>
 8008ca8:	4607      	mov	r7, r0
 8008caa:	2800      	cmp	r0, #0
 8008cac:	d14f      	bne.n	8008d4e <_perror_r+0xe6>
 8008cae:	4837      	ldr	r0, [pc, #220]	; (8008d8c <_perror_r+0x124>)
 8008cb0:	4f36      	ldr	r7, [pc, #216]	; (8008d8c <_perror_r+0x124>)
 8008cb2:	f7f7 fa97 	bl	80001e4 <strlen>
 8008cb6:	4606      	mov	r6, r0
 8008cb8:	b156      	cbz	r6, 8008cd0 <_perror_r+0x68>
 8008cba:	4620      	mov	r0, r4
 8008cbc:	f002 f974 	bl	800afa8 <fileno>
 8008cc0:	4633      	mov	r3, r6
 8008cc2:	4601      	mov	r1, r0
 8008cc4:	463a      	mov	r2, r7
 8008cc6:	4628      	mov	r0, r5
 8008cc8:	f001 fa10 	bl	800a0ec <_write_r>
 8008ccc:	2800      	cmp	r0, #0
 8008cce:	da51      	bge.n	8008d74 <_perror_r+0x10c>
 8008cd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cd4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008cd6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008cda:	07d2      	lsls	r2, r2, #31
 8008cdc:	81a3      	strh	r3, [r4, #12]
 8008cde:	d54c      	bpl.n	8008d7a <_perror_r+0x112>
 8008ce0:	b003      	add	sp, #12
 8008ce2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ce4:	4b2a      	ldr	r3, [pc, #168]	; (8008d90 <_perror_r+0x128>)
 8008ce6:	429c      	cmp	r4, r3
 8008ce8:	d101      	bne.n	8008cee <_perror_r+0x86>
 8008cea:	68ac      	ldr	r4, [r5, #8]
 8008cec:	e7c8      	b.n	8008c80 <_perror_r+0x18>
 8008cee:	4b29      	ldr	r3, [pc, #164]	; (8008d94 <_perror_r+0x12c>)
 8008cf0:	429c      	cmp	r4, r3
 8008cf2:	bf08      	it	eq
 8008cf4:	68ec      	ldreq	r4, [r5, #12]
 8008cf6:	e7c3      	b.n	8008c80 <_perror_r+0x18>
 8008cf8:	7833      	ldrb	r3, [r6, #0]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d0ce      	beq.n	8008c9c <_perror_r+0x34>
 8008cfe:	4630      	mov	r0, r6
 8008d00:	f7f7 fa70 	bl	80001e4 <strlen>
 8008d04:	4607      	mov	r7, r0
 8008d06:	b157      	cbz	r7, 8008d1e <_perror_r+0xb6>
 8008d08:	4620      	mov	r0, r4
 8008d0a:	f002 f94d 	bl	800afa8 <fileno>
 8008d0e:	463b      	mov	r3, r7
 8008d10:	4601      	mov	r1, r0
 8008d12:	4632      	mov	r2, r6
 8008d14:	4628      	mov	r0, r5
 8008d16:	f001 f9e9 	bl	800a0ec <_write_r>
 8008d1a:	2800      	cmp	r0, #0
 8008d1c:	da14      	bge.n	8008d48 <_perror_r+0xe0>
 8008d1e:	481e      	ldr	r0, [pc, #120]	; (8008d98 <_perror_r+0x130>)
 8008d20:	4f1d      	ldr	r7, [pc, #116]	; (8008d98 <_perror_r+0x130>)
 8008d22:	f7f7 fa5f 	bl	80001e4 <strlen>
 8008d26:	4606      	mov	r6, r0
 8008d28:	2e00      	cmp	r6, #0
 8008d2a:	d0b7      	beq.n	8008c9c <_perror_r+0x34>
 8008d2c:	4620      	mov	r0, r4
 8008d2e:	f002 f93b 	bl	800afa8 <fileno>
 8008d32:	4633      	mov	r3, r6
 8008d34:	4601      	mov	r1, r0
 8008d36:	463a      	mov	r2, r7
 8008d38:	4628      	mov	r0, r5
 8008d3a:	f001 f9d7 	bl	800a0ec <_write_r>
 8008d3e:	2800      	cmp	r0, #0
 8008d40:	dbac      	blt.n	8008c9c <_perror_r+0x34>
 8008d42:	1a36      	subs	r6, r6, r0
 8008d44:	4407      	add	r7, r0
 8008d46:	e7ef      	b.n	8008d28 <_perror_r+0xc0>
 8008d48:	1a3f      	subs	r7, r7, r0
 8008d4a:	4406      	add	r6, r0
 8008d4c:	e7db      	b.n	8008d06 <_perror_r+0x9e>
 8008d4e:	f7f7 fa49 	bl	80001e4 <strlen>
 8008d52:	4606      	mov	r6, r0
 8008d54:	2e00      	cmp	r6, #0
 8008d56:	d0aa      	beq.n	8008cae <_perror_r+0x46>
 8008d58:	4620      	mov	r0, r4
 8008d5a:	f002 f925 	bl	800afa8 <fileno>
 8008d5e:	4633      	mov	r3, r6
 8008d60:	4601      	mov	r1, r0
 8008d62:	463a      	mov	r2, r7
 8008d64:	4628      	mov	r0, r5
 8008d66:	f001 f9c1 	bl	800a0ec <_write_r>
 8008d6a:	2800      	cmp	r0, #0
 8008d6c:	db9f      	blt.n	8008cae <_perror_r+0x46>
 8008d6e:	1a36      	subs	r6, r6, r0
 8008d70:	4407      	add	r7, r0
 8008d72:	e7ef      	b.n	8008d54 <_perror_r+0xec>
 8008d74:	1a36      	subs	r6, r6, r0
 8008d76:	4407      	add	r7, r0
 8008d78:	e79e      	b.n	8008cb8 <_perror_r+0x50>
 8008d7a:	059b      	lsls	r3, r3, #22
 8008d7c:	d4b0      	bmi.n	8008ce0 <_perror_r+0x78>
 8008d7e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d80:	f002 fdba 	bl	800b8f8 <__retarget_lock_release_recursive>
 8008d84:	e7ac      	b.n	8008ce0 <_perror_r+0x78>
 8008d86:	bf00      	nop
 8008d88:	0800ded4 	.word	0x0800ded4
 8008d8c:	0800e152 	.word	0x0800e152
 8008d90:	0800def4 	.word	0x0800def4
 8008d94:	0800deb4 	.word	0x0800deb4
 8008d98:	0800e122 	.word	0x0800e122

08008d9c <perror>:
 8008d9c:	4b02      	ldr	r3, [pc, #8]	; (8008da8 <perror+0xc>)
 8008d9e:	4601      	mov	r1, r0
 8008da0:	6818      	ldr	r0, [r3, #0]
 8008da2:	f7ff bf61 	b.w	8008c68 <_perror_r>
 8008da6:	bf00      	nop
 8008da8:	2000003c 	.word	0x2000003c

08008dac <_sbrk_r>:
 8008dac:	b538      	push	{r3, r4, r5, lr}
 8008dae:	4d06      	ldr	r5, [pc, #24]	; (8008dc8 <_sbrk_r+0x1c>)
 8008db0:	2300      	movs	r3, #0
 8008db2:	4604      	mov	r4, r0
 8008db4:	4608      	mov	r0, r1
 8008db6:	602b      	str	r3, [r5, #0]
 8008db8:	f7f8 ff7c 	bl	8001cb4 <_sbrk>
 8008dbc:	1c43      	adds	r3, r0, #1
 8008dbe:	d102      	bne.n	8008dc6 <_sbrk_r+0x1a>
 8008dc0:	682b      	ldr	r3, [r5, #0]
 8008dc2:	b103      	cbz	r3, 8008dc6 <_sbrk_r+0x1a>
 8008dc4:	6023      	str	r3, [r4, #0]
 8008dc6:	bd38      	pop	{r3, r4, r5, pc}
 8008dc8:	200007fc 	.word	0x200007fc

08008dcc <nanf>:
 8008dcc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008dd4 <nanf+0x8>
 8008dd0:	4770      	bx	lr
 8008dd2:	bf00      	nop
 8008dd4:	7fc00000 	.word	0x7fc00000

08008dd8 <_raise_r>:
 8008dd8:	291f      	cmp	r1, #31
 8008dda:	b538      	push	{r3, r4, r5, lr}
 8008ddc:	4604      	mov	r4, r0
 8008dde:	460d      	mov	r5, r1
 8008de0:	d904      	bls.n	8008dec <_raise_r+0x14>
 8008de2:	2316      	movs	r3, #22
 8008de4:	6003      	str	r3, [r0, #0]
 8008de6:	f04f 30ff 	mov.w	r0, #4294967295
 8008dea:	bd38      	pop	{r3, r4, r5, pc}
 8008dec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008dee:	b112      	cbz	r2, 8008df6 <_raise_r+0x1e>
 8008df0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008df4:	b94b      	cbnz	r3, 8008e0a <_raise_r+0x32>
 8008df6:	4620      	mov	r0, r4
 8008df8:	f000 f830 	bl	8008e5c <_getpid_r>
 8008dfc:	462a      	mov	r2, r5
 8008dfe:	4601      	mov	r1, r0
 8008e00:	4620      	mov	r0, r4
 8008e02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e06:	f000 b817 	b.w	8008e38 <_kill_r>
 8008e0a:	2b01      	cmp	r3, #1
 8008e0c:	d00a      	beq.n	8008e24 <_raise_r+0x4c>
 8008e0e:	1c59      	adds	r1, r3, #1
 8008e10:	d103      	bne.n	8008e1a <_raise_r+0x42>
 8008e12:	2316      	movs	r3, #22
 8008e14:	6003      	str	r3, [r0, #0]
 8008e16:	2001      	movs	r0, #1
 8008e18:	e7e7      	b.n	8008dea <_raise_r+0x12>
 8008e1a:	2400      	movs	r4, #0
 8008e1c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008e20:	4628      	mov	r0, r5
 8008e22:	4798      	blx	r3
 8008e24:	2000      	movs	r0, #0
 8008e26:	e7e0      	b.n	8008dea <_raise_r+0x12>

08008e28 <raise>:
 8008e28:	4b02      	ldr	r3, [pc, #8]	; (8008e34 <raise+0xc>)
 8008e2a:	4601      	mov	r1, r0
 8008e2c:	6818      	ldr	r0, [r3, #0]
 8008e2e:	f7ff bfd3 	b.w	8008dd8 <_raise_r>
 8008e32:	bf00      	nop
 8008e34:	2000003c 	.word	0x2000003c

08008e38 <_kill_r>:
 8008e38:	b538      	push	{r3, r4, r5, lr}
 8008e3a:	4d07      	ldr	r5, [pc, #28]	; (8008e58 <_kill_r+0x20>)
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	4604      	mov	r4, r0
 8008e40:	4608      	mov	r0, r1
 8008e42:	4611      	mov	r1, r2
 8008e44:	602b      	str	r3, [r5, #0]
 8008e46:	f7f8 fead 	bl	8001ba4 <_kill>
 8008e4a:	1c43      	adds	r3, r0, #1
 8008e4c:	d102      	bne.n	8008e54 <_kill_r+0x1c>
 8008e4e:	682b      	ldr	r3, [r5, #0]
 8008e50:	b103      	cbz	r3, 8008e54 <_kill_r+0x1c>
 8008e52:	6023      	str	r3, [r4, #0]
 8008e54:	bd38      	pop	{r3, r4, r5, pc}
 8008e56:	bf00      	nop
 8008e58:	200007fc 	.word	0x200007fc

08008e5c <_getpid_r>:
 8008e5c:	f7f8 be9a 	b.w	8001b94 <_getpid>

08008e60 <siprintf>:
 8008e60:	b40e      	push	{r1, r2, r3}
 8008e62:	b500      	push	{lr}
 8008e64:	b09c      	sub	sp, #112	; 0x70
 8008e66:	ab1d      	add	r3, sp, #116	; 0x74
 8008e68:	9002      	str	r0, [sp, #8]
 8008e6a:	9006      	str	r0, [sp, #24]
 8008e6c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008e70:	4809      	ldr	r0, [pc, #36]	; (8008e98 <siprintf+0x38>)
 8008e72:	9107      	str	r1, [sp, #28]
 8008e74:	9104      	str	r1, [sp, #16]
 8008e76:	4909      	ldr	r1, [pc, #36]	; (8008e9c <siprintf+0x3c>)
 8008e78:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e7c:	9105      	str	r1, [sp, #20]
 8008e7e:	6800      	ldr	r0, [r0, #0]
 8008e80:	9301      	str	r3, [sp, #4]
 8008e82:	a902      	add	r1, sp, #8
 8008e84:	f003 faaa 	bl	800c3dc <_svfiprintf_r>
 8008e88:	9b02      	ldr	r3, [sp, #8]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	701a      	strb	r2, [r3, #0]
 8008e8e:	b01c      	add	sp, #112	; 0x70
 8008e90:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e94:	b003      	add	sp, #12
 8008e96:	4770      	bx	lr
 8008e98:	2000003c 	.word	0x2000003c
 8008e9c:	ffff0208 	.word	0xffff0208

08008ea0 <siscanf>:
 8008ea0:	b40e      	push	{r1, r2, r3}
 8008ea2:	b510      	push	{r4, lr}
 8008ea4:	b09f      	sub	sp, #124	; 0x7c
 8008ea6:	ac21      	add	r4, sp, #132	; 0x84
 8008ea8:	f44f 7101 	mov.w	r1, #516	; 0x204
 8008eac:	f854 2b04 	ldr.w	r2, [r4], #4
 8008eb0:	9201      	str	r2, [sp, #4]
 8008eb2:	f8ad 101c 	strh.w	r1, [sp, #28]
 8008eb6:	9004      	str	r0, [sp, #16]
 8008eb8:	9008      	str	r0, [sp, #32]
 8008eba:	f7f7 f993 	bl	80001e4 <strlen>
 8008ebe:	4b0c      	ldr	r3, [pc, #48]	; (8008ef0 <siscanf+0x50>)
 8008ec0:	9005      	str	r0, [sp, #20]
 8008ec2:	9009      	str	r0, [sp, #36]	; 0x24
 8008ec4:	930d      	str	r3, [sp, #52]	; 0x34
 8008ec6:	480b      	ldr	r0, [pc, #44]	; (8008ef4 <siscanf+0x54>)
 8008ec8:	9a01      	ldr	r2, [sp, #4]
 8008eca:	6800      	ldr	r0, [r0, #0]
 8008ecc:	9403      	str	r4, [sp, #12]
 8008ece:	2300      	movs	r3, #0
 8008ed0:	9311      	str	r3, [sp, #68]	; 0x44
 8008ed2:	9316      	str	r3, [sp, #88]	; 0x58
 8008ed4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008ed8:	f8ad 301e 	strh.w	r3, [sp, #30]
 8008edc:	a904      	add	r1, sp, #16
 8008ede:	4623      	mov	r3, r4
 8008ee0:	f003 fbd6 	bl	800c690 <__ssvfiscanf_r>
 8008ee4:	b01f      	add	sp, #124	; 0x7c
 8008ee6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008eea:	b003      	add	sp, #12
 8008eec:	4770      	bx	lr
 8008eee:	bf00      	nop
 8008ef0:	08008f1b 	.word	0x08008f1b
 8008ef4:	2000003c 	.word	0x2000003c

08008ef8 <__sread>:
 8008ef8:	b510      	push	{r4, lr}
 8008efa:	460c      	mov	r4, r1
 8008efc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f00:	f003 fe90 	bl	800cc24 <_read_r>
 8008f04:	2800      	cmp	r0, #0
 8008f06:	bfab      	itete	ge
 8008f08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008f0a:	89a3      	ldrhlt	r3, [r4, #12]
 8008f0c:	181b      	addge	r3, r3, r0
 8008f0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008f12:	bfac      	ite	ge
 8008f14:	6563      	strge	r3, [r4, #84]	; 0x54
 8008f16:	81a3      	strhlt	r3, [r4, #12]
 8008f18:	bd10      	pop	{r4, pc}

08008f1a <__seofread>:
 8008f1a:	2000      	movs	r0, #0
 8008f1c:	4770      	bx	lr

08008f1e <__swrite>:
 8008f1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f22:	461f      	mov	r7, r3
 8008f24:	898b      	ldrh	r3, [r1, #12]
 8008f26:	05db      	lsls	r3, r3, #23
 8008f28:	4605      	mov	r5, r0
 8008f2a:	460c      	mov	r4, r1
 8008f2c:	4616      	mov	r6, r2
 8008f2e:	d505      	bpl.n	8008f3c <__swrite+0x1e>
 8008f30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f34:	2302      	movs	r3, #2
 8008f36:	2200      	movs	r2, #0
 8008f38:	f002 fce0 	bl	800b8fc <_lseek_r>
 8008f3c:	89a3      	ldrh	r3, [r4, #12]
 8008f3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f46:	81a3      	strh	r3, [r4, #12]
 8008f48:	4632      	mov	r2, r6
 8008f4a:	463b      	mov	r3, r7
 8008f4c:	4628      	mov	r0, r5
 8008f4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f52:	f001 b8cb 	b.w	800a0ec <_write_r>

08008f56 <__sseek>:
 8008f56:	b510      	push	{r4, lr}
 8008f58:	460c      	mov	r4, r1
 8008f5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f5e:	f002 fccd 	bl	800b8fc <_lseek_r>
 8008f62:	1c43      	adds	r3, r0, #1
 8008f64:	89a3      	ldrh	r3, [r4, #12]
 8008f66:	bf15      	itete	ne
 8008f68:	6560      	strne	r0, [r4, #84]	; 0x54
 8008f6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008f6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008f72:	81a3      	strheq	r3, [r4, #12]
 8008f74:	bf18      	it	ne
 8008f76:	81a3      	strhne	r3, [r4, #12]
 8008f78:	bd10      	pop	{r4, pc}

08008f7a <__sclose>:
 8008f7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f7e:	f001 b8c7 	b.w	800a110 <_close_r>
	...

08008f84 <_strerror_r>:
 8008f84:	b510      	push	{r4, lr}
 8008f86:	4604      	mov	r4, r0
 8008f88:	4608      	mov	r0, r1
 8008f8a:	4611      	mov	r1, r2
 8008f8c:	288e      	cmp	r0, #142	; 0x8e
 8008f8e:	f200 8130 	bhi.w	80091f2 <_strerror_r+0x26e>
 8008f92:	e8df f010 	tbh	[pc, r0, lsl #1]
 8008f96:	0139      	.short	0x0139
 8008f98:	0092008f 	.word	0x0092008f
 8008f9c:	00960094 	.word	0x00960094
 8008fa0:	009a0098 	.word	0x009a0098
 8008fa4:	009e009c 	.word	0x009e009c
 8008fa8:	00a400a2 	.word	0x00a400a2
 8008fac:	00aa00a8 	.word	0x00aa00a8
 8008fb0:	00ae00ac 	.word	0x00ae00ac
 8008fb4:	00b0012e 	.word	0x00b0012e
 8008fb8:	00b400b2 	.word	0x00b400b2
 8008fbc:	00b800b6 	.word	0x00b800b6
 8008fc0:	00c000be 	.word	0x00c000be
 8008fc4:	00c800c6 	.word	0x00c800c6
 8008fc8:	00cc00ca 	.word	0x00cc00ca
 8008fcc:	00d200ce 	.word	0x00d200ce
 8008fd0:	00d800d6 	.word	0x00d800d6
 8008fd4:	00dc00da 	.word	0x00dc00da
 8008fd8:	00e000de 	.word	0x00e000de
 8008fdc:	00e400e2 	.word	0x00e400e2
 8008fe0:	012e012e 	.word	0x012e012e
 8008fe4:	012e012e 	.word	0x012e012e
 8008fe8:	012e012e 	.word	0x012e012e
 8008fec:	012e012e 	.word	0x012e012e
 8008ff0:	00ec00e8 	.word	0x00ec00e8
 8008ff4:	012e012e 	.word	0x012e012e
 8008ff8:	012e012e 	.word	0x012e012e
 8008ffc:	012e012e 	.word	0x012e012e
 8009000:	012e012e 	.word	0x012e012e
 8009004:	012e012e 	.word	0x012e012e
 8009008:	012e012e 	.word	0x012e012e
 800900c:	00ee012e 	.word	0x00ee012e
 8009010:	00f00108 	.word	0x00f00108
 8009014:	012e00f2 	.word	0x012e00f2
 8009018:	012e012e 	.word	0x012e012e
 800901c:	012e00f4 	.word	0x012e00f4
 8009020:	012e012e 	.word	0x012e012e
 8009024:	012e00f6 	.word	0x012e00f6
 8009028:	00fa012e 	.word	0x00fa012e
 800902c:	012e012e 	.word	0x012e012e
 8009030:	012e00fc 	.word	0x012e00fc
 8009034:	012e012e 	.word	0x012e012e
 8009038:	012e012e 	.word	0x012e012e
 800903c:	012e012e 	.word	0x012e012e
 8009040:	012e012e 	.word	0x012e012e
 8009044:	00fe012e 	.word	0x00fe012e
 8009048:	0100012e 	.word	0x0100012e
 800904c:	01040102 	.word	0x01040102
 8009050:	012e012e 	.word	0x012e012e
 8009054:	012e0126 	.word	0x012e0126
 8009058:	012e012e 	.word	0x012e012e
 800905c:	012e012e 	.word	0x012e012e
 8009060:	012e012e 	.word	0x012e012e
 8009064:	0114012e 	.word	0x0114012e
 8009068:	010a0106 	.word	0x010a0106
 800906c:	010e010c 	.word	0x010e010c
 8009070:	012e0110 	.word	0x012e0110
 8009074:	01160112 	.word	0x01160112
 8009078:	00ea011a 	.word	0x00ea011a
 800907c:	012c00c2 	.word	0x012c00c2
 8009080:	00d000ba 	.word	0x00d000ba
 8009084:	00a000bc 	.word	0x00a000bc
 8009088:	012a00a6 	.word	0x012a00a6
 800908c:	012e00f8 	.word	0x012e00f8
 8009090:	00c40118 	.word	0x00c40118
 8009094:	011c011e 	.word	0x011c011e
 8009098:	012e012e 	.word	0x012e012e
 800909c:	012e012e 	.word	0x012e012e
 80090a0:	00d4012e 	.word	0x00d4012e
 80090a4:	012e012e 	.word	0x012e012e
 80090a8:	00e6012e 	.word	0x00e6012e
 80090ac:	01200128 	.word	0x01200128
 80090b0:	01240122 	.word	0x01240122
 80090b4:	4b55      	ldr	r3, [pc, #340]	; (800920c <_strerror_r+0x288>)
 80090b6:	4618      	mov	r0, r3
 80090b8:	bd10      	pop	{r4, pc}
 80090ba:	4b55      	ldr	r3, [pc, #340]	; (8009210 <_strerror_r+0x28c>)
 80090bc:	e7fb      	b.n	80090b6 <_strerror_r+0x132>
 80090be:	4b55      	ldr	r3, [pc, #340]	; (8009214 <_strerror_r+0x290>)
 80090c0:	e7f9      	b.n	80090b6 <_strerror_r+0x132>
 80090c2:	4b55      	ldr	r3, [pc, #340]	; (8009218 <_strerror_r+0x294>)
 80090c4:	e7f7      	b.n	80090b6 <_strerror_r+0x132>
 80090c6:	4b55      	ldr	r3, [pc, #340]	; (800921c <_strerror_r+0x298>)
 80090c8:	e7f5      	b.n	80090b6 <_strerror_r+0x132>
 80090ca:	4b55      	ldr	r3, [pc, #340]	; (8009220 <_strerror_r+0x29c>)
 80090cc:	e7f3      	b.n	80090b6 <_strerror_r+0x132>
 80090ce:	4b55      	ldr	r3, [pc, #340]	; (8009224 <_strerror_r+0x2a0>)
 80090d0:	e7f1      	b.n	80090b6 <_strerror_r+0x132>
 80090d2:	4b55      	ldr	r3, [pc, #340]	; (8009228 <_strerror_r+0x2a4>)
 80090d4:	e7ef      	b.n	80090b6 <_strerror_r+0x132>
 80090d6:	4b55      	ldr	r3, [pc, #340]	; (800922c <_strerror_r+0x2a8>)
 80090d8:	e7ed      	b.n	80090b6 <_strerror_r+0x132>
 80090da:	4b55      	ldr	r3, [pc, #340]	; (8009230 <_strerror_r+0x2ac>)
 80090dc:	e7eb      	b.n	80090b6 <_strerror_r+0x132>
 80090de:	4b55      	ldr	r3, [pc, #340]	; (8009234 <_strerror_r+0x2b0>)
 80090e0:	e7e9      	b.n	80090b6 <_strerror_r+0x132>
 80090e2:	4b55      	ldr	r3, [pc, #340]	; (8009238 <_strerror_r+0x2b4>)
 80090e4:	e7e7      	b.n	80090b6 <_strerror_r+0x132>
 80090e6:	4b55      	ldr	r3, [pc, #340]	; (800923c <_strerror_r+0x2b8>)
 80090e8:	e7e5      	b.n	80090b6 <_strerror_r+0x132>
 80090ea:	4b55      	ldr	r3, [pc, #340]	; (8009240 <_strerror_r+0x2bc>)
 80090ec:	e7e3      	b.n	80090b6 <_strerror_r+0x132>
 80090ee:	4b55      	ldr	r3, [pc, #340]	; (8009244 <_strerror_r+0x2c0>)
 80090f0:	e7e1      	b.n	80090b6 <_strerror_r+0x132>
 80090f2:	4b55      	ldr	r3, [pc, #340]	; (8009248 <_strerror_r+0x2c4>)
 80090f4:	e7df      	b.n	80090b6 <_strerror_r+0x132>
 80090f6:	4b55      	ldr	r3, [pc, #340]	; (800924c <_strerror_r+0x2c8>)
 80090f8:	e7dd      	b.n	80090b6 <_strerror_r+0x132>
 80090fa:	4b55      	ldr	r3, [pc, #340]	; (8009250 <_strerror_r+0x2cc>)
 80090fc:	e7db      	b.n	80090b6 <_strerror_r+0x132>
 80090fe:	4b55      	ldr	r3, [pc, #340]	; (8009254 <_strerror_r+0x2d0>)
 8009100:	e7d9      	b.n	80090b6 <_strerror_r+0x132>
 8009102:	4b55      	ldr	r3, [pc, #340]	; (8009258 <_strerror_r+0x2d4>)
 8009104:	e7d7      	b.n	80090b6 <_strerror_r+0x132>
 8009106:	4b55      	ldr	r3, [pc, #340]	; (800925c <_strerror_r+0x2d8>)
 8009108:	e7d5      	b.n	80090b6 <_strerror_r+0x132>
 800910a:	4b55      	ldr	r3, [pc, #340]	; (8009260 <_strerror_r+0x2dc>)
 800910c:	e7d3      	b.n	80090b6 <_strerror_r+0x132>
 800910e:	4b55      	ldr	r3, [pc, #340]	; (8009264 <_strerror_r+0x2e0>)
 8009110:	e7d1      	b.n	80090b6 <_strerror_r+0x132>
 8009112:	4b55      	ldr	r3, [pc, #340]	; (8009268 <_strerror_r+0x2e4>)
 8009114:	e7cf      	b.n	80090b6 <_strerror_r+0x132>
 8009116:	4b55      	ldr	r3, [pc, #340]	; (800926c <_strerror_r+0x2e8>)
 8009118:	e7cd      	b.n	80090b6 <_strerror_r+0x132>
 800911a:	4b55      	ldr	r3, [pc, #340]	; (8009270 <_strerror_r+0x2ec>)
 800911c:	e7cb      	b.n	80090b6 <_strerror_r+0x132>
 800911e:	4b55      	ldr	r3, [pc, #340]	; (8009274 <_strerror_r+0x2f0>)
 8009120:	e7c9      	b.n	80090b6 <_strerror_r+0x132>
 8009122:	4b55      	ldr	r3, [pc, #340]	; (8009278 <_strerror_r+0x2f4>)
 8009124:	e7c7      	b.n	80090b6 <_strerror_r+0x132>
 8009126:	4b55      	ldr	r3, [pc, #340]	; (800927c <_strerror_r+0x2f8>)
 8009128:	e7c5      	b.n	80090b6 <_strerror_r+0x132>
 800912a:	4b55      	ldr	r3, [pc, #340]	; (8009280 <_strerror_r+0x2fc>)
 800912c:	e7c3      	b.n	80090b6 <_strerror_r+0x132>
 800912e:	4b55      	ldr	r3, [pc, #340]	; (8009284 <_strerror_r+0x300>)
 8009130:	e7c1      	b.n	80090b6 <_strerror_r+0x132>
 8009132:	4b55      	ldr	r3, [pc, #340]	; (8009288 <_strerror_r+0x304>)
 8009134:	e7bf      	b.n	80090b6 <_strerror_r+0x132>
 8009136:	4b55      	ldr	r3, [pc, #340]	; (800928c <_strerror_r+0x308>)
 8009138:	e7bd      	b.n	80090b6 <_strerror_r+0x132>
 800913a:	4b55      	ldr	r3, [pc, #340]	; (8009290 <_strerror_r+0x30c>)
 800913c:	e7bb      	b.n	80090b6 <_strerror_r+0x132>
 800913e:	4b55      	ldr	r3, [pc, #340]	; (8009294 <_strerror_r+0x310>)
 8009140:	e7b9      	b.n	80090b6 <_strerror_r+0x132>
 8009142:	4b55      	ldr	r3, [pc, #340]	; (8009298 <_strerror_r+0x314>)
 8009144:	e7b7      	b.n	80090b6 <_strerror_r+0x132>
 8009146:	4b55      	ldr	r3, [pc, #340]	; (800929c <_strerror_r+0x318>)
 8009148:	e7b5      	b.n	80090b6 <_strerror_r+0x132>
 800914a:	4b55      	ldr	r3, [pc, #340]	; (80092a0 <_strerror_r+0x31c>)
 800914c:	e7b3      	b.n	80090b6 <_strerror_r+0x132>
 800914e:	4b55      	ldr	r3, [pc, #340]	; (80092a4 <_strerror_r+0x320>)
 8009150:	e7b1      	b.n	80090b6 <_strerror_r+0x132>
 8009152:	4b55      	ldr	r3, [pc, #340]	; (80092a8 <_strerror_r+0x324>)
 8009154:	e7af      	b.n	80090b6 <_strerror_r+0x132>
 8009156:	4b55      	ldr	r3, [pc, #340]	; (80092ac <_strerror_r+0x328>)
 8009158:	e7ad      	b.n	80090b6 <_strerror_r+0x132>
 800915a:	4b55      	ldr	r3, [pc, #340]	; (80092b0 <_strerror_r+0x32c>)
 800915c:	e7ab      	b.n	80090b6 <_strerror_r+0x132>
 800915e:	4b55      	ldr	r3, [pc, #340]	; (80092b4 <_strerror_r+0x330>)
 8009160:	e7a9      	b.n	80090b6 <_strerror_r+0x132>
 8009162:	4b55      	ldr	r3, [pc, #340]	; (80092b8 <_strerror_r+0x334>)
 8009164:	e7a7      	b.n	80090b6 <_strerror_r+0x132>
 8009166:	4b55      	ldr	r3, [pc, #340]	; (80092bc <_strerror_r+0x338>)
 8009168:	e7a5      	b.n	80090b6 <_strerror_r+0x132>
 800916a:	4b55      	ldr	r3, [pc, #340]	; (80092c0 <_strerror_r+0x33c>)
 800916c:	e7a3      	b.n	80090b6 <_strerror_r+0x132>
 800916e:	4b55      	ldr	r3, [pc, #340]	; (80092c4 <_strerror_r+0x340>)
 8009170:	e7a1      	b.n	80090b6 <_strerror_r+0x132>
 8009172:	4b55      	ldr	r3, [pc, #340]	; (80092c8 <_strerror_r+0x344>)
 8009174:	e79f      	b.n	80090b6 <_strerror_r+0x132>
 8009176:	4b55      	ldr	r3, [pc, #340]	; (80092cc <_strerror_r+0x348>)
 8009178:	e79d      	b.n	80090b6 <_strerror_r+0x132>
 800917a:	4b55      	ldr	r3, [pc, #340]	; (80092d0 <_strerror_r+0x34c>)
 800917c:	e79b      	b.n	80090b6 <_strerror_r+0x132>
 800917e:	4b55      	ldr	r3, [pc, #340]	; (80092d4 <_strerror_r+0x350>)
 8009180:	e799      	b.n	80090b6 <_strerror_r+0x132>
 8009182:	4b55      	ldr	r3, [pc, #340]	; (80092d8 <_strerror_r+0x354>)
 8009184:	e797      	b.n	80090b6 <_strerror_r+0x132>
 8009186:	4b55      	ldr	r3, [pc, #340]	; (80092dc <_strerror_r+0x358>)
 8009188:	e795      	b.n	80090b6 <_strerror_r+0x132>
 800918a:	4b55      	ldr	r3, [pc, #340]	; (80092e0 <_strerror_r+0x35c>)
 800918c:	e793      	b.n	80090b6 <_strerror_r+0x132>
 800918e:	4b55      	ldr	r3, [pc, #340]	; (80092e4 <_strerror_r+0x360>)
 8009190:	e791      	b.n	80090b6 <_strerror_r+0x132>
 8009192:	4b55      	ldr	r3, [pc, #340]	; (80092e8 <_strerror_r+0x364>)
 8009194:	e78f      	b.n	80090b6 <_strerror_r+0x132>
 8009196:	4b55      	ldr	r3, [pc, #340]	; (80092ec <_strerror_r+0x368>)
 8009198:	e78d      	b.n	80090b6 <_strerror_r+0x132>
 800919a:	4b55      	ldr	r3, [pc, #340]	; (80092f0 <_strerror_r+0x36c>)
 800919c:	e78b      	b.n	80090b6 <_strerror_r+0x132>
 800919e:	4b55      	ldr	r3, [pc, #340]	; (80092f4 <_strerror_r+0x370>)
 80091a0:	e789      	b.n	80090b6 <_strerror_r+0x132>
 80091a2:	4b55      	ldr	r3, [pc, #340]	; (80092f8 <_strerror_r+0x374>)
 80091a4:	e787      	b.n	80090b6 <_strerror_r+0x132>
 80091a6:	4b55      	ldr	r3, [pc, #340]	; (80092fc <_strerror_r+0x378>)
 80091a8:	e785      	b.n	80090b6 <_strerror_r+0x132>
 80091aa:	4b55      	ldr	r3, [pc, #340]	; (8009300 <_strerror_r+0x37c>)
 80091ac:	e783      	b.n	80090b6 <_strerror_r+0x132>
 80091ae:	4b55      	ldr	r3, [pc, #340]	; (8009304 <_strerror_r+0x380>)
 80091b0:	e781      	b.n	80090b6 <_strerror_r+0x132>
 80091b2:	4b55      	ldr	r3, [pc, #340]	; (8009308 <_strerror_r+0x384>)
 80091b4:	e77f      	b.n	80090b6 <_strerror_r+0x132>
 80091b6:	4b55      	ldr	r3, [pc, #340]	; (800930c <_strerror_r+0x388>)
 80091b8:	e77d      	b.n	80090b6 <_strerror_r+0x132>
 80091ba:	4b55      	ldr	r3, [pc, #340]	; (8009310 <_strerror_r+0x38c>)
 80091bc:	e77b      	b.n	80090b6 <_strerror_r+0x132>
 80091be:	4b55      	ldr	r3, [pc, #340]	; (8009314 <_strerror_r+0x390>)
 80091c0:	e779      	b.n	80090b6 <_strerror_r+0x132>
 80091c2:	4b55      	ldr	r3, [pc, #340]	; (8009318 <_strerror_r+0x394>)
 80091c4:	e777      	b.n	80090b6 <_strerror_r+0x132>
 80091c6:	4b55      	ldr	r3, [pc, #340]	; (800931c <_strerror_r+0x398>)
 80091c8:	e775      	b.n	80090b6 <_strerror_r+0x132>
 80091ca:	4b55      	ldr	r3, [pc, #340]	; (8009320 <_strerror_r+0x39c>)
 80091cc:	e773      	b.n	80090b6 <_strerror_r+0x132>
 80091ce:	4b55      	ldr	r3, [pc, #340]	; (8009324 <_strerror_r+0x3a0>)
 80091d0:	e771      	b.n	80090b6 <_strerror_r+0x132>
 80091d2:	4b55      	ldr	r3, [pc, #340]	; (8009328 <_strerror_r+0x3a4>)
 80091d4:	e76f      	b.n	80090b6 <_strerror_r+0x132>
 80091d6:	4b55      	ldr	r3, [pc, #340]	; (800932c <_strerror_r+0x3a8>)
 80091d8:	e76d      	b.n	80090b6 <_strerror_r+0x132>
 80091da:	4b55      	ldr	r3, [pc, #340]	; (8009330 <_strerror_r+0x3ac>)
 80091dc:	e76b      	b.n	80090b6 <_strerror_r+0x132>
 80091de:	4b55      	ldr	r3, [pc, #340]	; (8009334 <_strerror_r+0x3b0>)
 80091e0:	e769      	b.n	80090b6 <_strerror_r+0x132>
 80091e2:	4b55      	ldr	r3, [pc, #340]	; (8009338 <_strerror_r+0x3b4>)
 80091e4:	e767      	b.n	80090b6 <_strerror_r+0x132>
 80091e6:	4b55      	ldr	r3, [pc, #340]	; (800933c <_strerror_r+0x3b8>)
 80091e8:	e765      	b.n	80090b6 <_strerror_r+0x132>
 80091ea:	4b55      	ldr	r3, [pc, #340]	; (8009340 <_strerror_r+0x3bc>)
 80091ec:	e763      	b.n	80090b6 <_strerror_r+0x132>
 80091ee:	4b55      	ldr	r3, [pc, #340]	; (8009344 <_strerror_r+0x3c0>)
 80091f0:	e761      	b.n	80090b6 <_strerror_r+0x132>
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	bf14      	ite	ne
 80091f6:	461a      	movne	r2, r3
 80091f8:	4622      	moveq	r2, r4
 80091fa:	f000 ff55 	bl	800a0a8 <_user_strerror>
 80091fe:	4b52      	ldr	r3, [pc, #328]	; (8009348 <_strerror_r+0x3c4>)
 8009200:	2800      	cmp	r0, #0
 8009202:	bf18      	it	ne
 8009204:	4603      	movne	r3, r0
 8009206:	e756      	b.n	80090b6 <_strerror_r+0x132>
 8009208:	4b50      	ldr	r3, [pc, #320]	; (800934c <_strerror_r+0x3c8>)
 800920a:	e754      	b.n	80090b6 <_strerror_r+0x132>
 800920c:	0800d637 	.word	0x0800d637
 8009210:	0800d641 	.word	0x0800d641
 8009214:	0800d65b 	.word	0x0800d65b
 8009218:	0800d66b 	.word	0x0800d66b
 800921c:	0800d683 	.word	0x0800d683
 8009220:	0800d68d 	.word	0x0800d68d
 8009224:	0800d6a7 	.word	0x0800d6a7
 8009228:	0800d6b9 	.word	0x0800d6b9
 800922c:	0800d6cb 	.word	0x0800d6cb
 8009230:	0800d6e4 	.word	0x0800d6e4
 8009234:	0800d6f4 	.word	0x0800d6f4
 8009238:	0800d700 	.word	0x0800d700
 800923c:	0800d71d 	.word	0x0800d71d
 8009240:	0800d72f 	.word	0x0800d72f
 8009244:	0800d740 	.word	0x0800d740
 8009248:	0800d752 	.word	0x0800d752
 800924c:	0800d75e 	.word	0x0800d75e
 8009250:	0800d776 	.word	0x0800d776
 8009254:	0800d782 	.word	0x0800d782
 8009258:	0800d794 	.word	0x0800d794
 800925c:	0800d7a3 	.word	0x0800d7a3
 8009260:	0800d7b3 	.word	0x0800d7b3
 8009264:	0800d7c0 	.word	0x0800d7c0
 8009268:	0800d7df 	.word	0x0800d7df
 800926c:	0800d7ee 	.word	0x0800d7ee
 8009270:	0800d7ff 	.word	0x0800d7ff
 8009274:	0800d823 	.word	0x0800d823
 8009278:	0800d841 	.word	0x0800d841
 800927c:	0800d85f 	.word	0x0800d85f
 8009280:	0800d87f 	.word	0x0800d87f
 8009284:	0800d896 	.word	0x0800d896
 8009288:	0800d8a5 	.word	0x0800d8a5
 800928c:	0800d8b4 	.word	0x0800d8b4
 8009290:	0800d8c8 	.word	0x0800d8c8
 8009294:	0800d8e0 	.word	0x0800d8e0
 8009298:	0800d8ee 	.word	0x0800d8ee
 800929c:	0800d8fb 	.word	0x0800d8fb
 80092a0:	0800d911 	.word	0x0800d911
 80092a4:	0800d920 	.word	0x0800d920
 80092a8:	0800d92c 	.word	0x0800d92c
 80092ac:	0800d95b 	.word	0x0800d95b
 80092b0:	0800d96c 	.word	0x0800d96c
 80092b4:	0800d987 	.word	0x0800d987
 80092b8:	0800d99a 	.word	0x0800d99a
 80092bc:	0800d9b0 	.word	0x0800d9b0
 80092c0:	0800d9b9 	.word	0x0800d9b9
 80092c4:	0800d9d0 	.word	0x0800d9d0
 80092c8:	0800d9d8 	.word	0x0800d9d8
 80092cc:	0800d9e5 	.word	0x0800d9e5
 80092d0:	0800d9fa 	.word	0x0800d9fa
 80092d4:	0800da0e 	.word	0x0800da0e
 80092d8:	0800da26 	.word	0x0800da26
 80092dc:	0800da35 	.word	0x0800da35
 80092e0:	0800da46 	.word	0x0800da46
 80092e4:	0800da59 	.word	0x0800da59
 80092e8:	0800da65 	.word	0x0800da65
 80092ec:	0800da7e 	.word	0x0800da7e
 80092f0:	0800da92 	.word	0x0800da92
 80092f4:	0800daad 	.word	0x0800daad
 80092f8:	0800dac5 	.word	0x0800dac5
 80092fc:	0800dadf 	.word	0x0800dadf
 8009300:	0800dae7 	.word	0x0800dae7
 8009304:	0800db17 	.word	0x0800db17
 8009308:	0800db36 	.word	0x0800db36
 800930c:	0800db55 	.word	0x0800db55
 8009310:	0800db6c 	.word	0x0800db6c
 8009314:	0800db7f 	.word	0x0800db7f
 8009318:	0800db98 	.word	0x0800db98
 800931c:	0800dbaf 	.word	0x0800dbaf
 8009320:	0800dbc5 	.word	0x0800dbc5
 8009324:	0800dbe6 	.word	0x0800dbe6
 8009328:	0800dbfe 	.word	0x0800dbfe
 800932c:	0800dc1a 	.word	0x0800dc1a
 8009330:	0800dc2d 	.word	0x0800dc2d
 8009334:	0800dc43 	.word	0x0800dc43
 8009338:	0800dc57 	.word	0x0800dc57
 800933c:	0800dc79 	.word	0x0800dc79
 8009340:	0800dc9f 	.word	0x0800dc9f
 8009344:	0800dcb0 	.word	0x0800dcb0
 8009348:	0800e153 	.word	0x0800e153
 800934c:	0800dcc5 	.word	0x0800dcc5

08009350 <sulp>:
 8009350:	b570      	push	{r4, r5, r6, lr}
 8009352:	4604      	mov	r4, r0
 8009354:	460d      	mov	r5, r1
 8009356:	ec45 4b10 	vmov	d0, r4, r5
 800935a:	4616      	mov	r6, r2
 800935c:	f002 fe7e 	bl	800c05c <__ulp>
 8009360:	ec51 0b10 	vmov	r0, r1, d0
 8009364:	b17e      	cbz	r6, 8009386 <sulp+0x36>
 8009366:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800936a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800936e:	2b00      	cmp	r3, #0
 8009370:	dd09      	ble.n	8009386 <sulp+0x36>
 8009372:	051b      	lsls	r3, r3, #20
 8009374:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009378:	2400      	movs	r4, #0
 800937a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800937e:	4622      	mov	r2, r4
 8009380:	462b      	mov	r3, r5
 8009382:	f7f7 f949 	bl	8000618 <__aeabi_dmul>
 8009386:	bd70      	pop	{r4, r5, r6, pc}

08009388 <_strtod_l>:
 8009388:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800938c:	ed2d 8b02 	vpush	{d8}
 8009390:	b09d      	sub	sp, #116	; 0x74
 8009392:	461f      	mov	r7, r3
 8009394:	2300      	movs	r3, #0
 8009396:	9318      	str	r3, [sp, #96]	; 0x60
 8009398:	4ba2      	ldr	r3, [pc, #648]	; (8009624 <_strtod_l+0x29c>)
 800939a:	9213      	str	r2, [sp, #76]	; 0x4c
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	9305      	str	r3, [sp, #20]
 80093a0:	4604      	mov	r4, r0
 80093a2:	4618      	mov	r0, r3
 80093a4:	4688      	mov	r8, r1
 80093a6:	f7f6 ff1d 	bl	80001e4 <strlen>
 80093aa:	f04f 0a00 	mov.w	sl, #0
 80093ae:	4605      	mov	r5, r0
 80093b0:	f04f 0b00 	mov.w	fp, #0
 80093b4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80093b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093ba:	781a      	ldrb	r2, [r3, #0]
 80093bc:	2a2b      	cmp	r2, #43	; 0x2b
 80093be:	d04e      	beq.n	800945e <_strtod_l+0xd6>
 80093c0:	d83b      	bhi.n	800943a <_strtod_l+0xb2>
 80093c2:	2a0d      	cmp	r2, #13
 80093c4:	d834      	bhi.n	8009430 <_strtod_l+0xa8>
 80093c6:	2a08      	cmp	r2, #8
 80093c8:	d834      	bhi.n	8009434 <_strtod_l+0xac>
 80093ca:	2a00      	cmp	r2, #0
 80093cc:	d03e      	beq.n	800944c <_strtod_l+0xc4>
 80093ce:	2300      	movs	r3, #0
 80093d0:	930a      	str	r3, [sp, #40]	; 0x28
 80093d2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80093d4:	7833      	ldrb	r3, [r6, #0]
 80093d6:	2b30      	cmp	r3, #48	; 0x30
 80093d8:	f040 80b0 	bne.w	800953c <_strtod_l+0x1b4>
 80093dc:	7873      	ldrb	r3, [r6, #1]
 80093de:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80093e2:	2b58      	cmp	r3, #88	; 0x58
 80093e4:	d168      	bne.n	80094b8 <_strtod_l+0x130>
 80093e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093e8:	9301      	str	r3, [sp, #4]
 80093ea:	ab18      	add	r3, sp, #96	; 0x60
 80093ec:	9702      	str	r7, [sp, #8]
 80093ee:	9300      	str	r3, [sp, #0]
 80093f0:	4a8d      	ldr	r2, [pc, #564]	; (8009628 <_strtod_l+0x2a0>)
 80093f2:	ab19      	add	r3, sp, #100	; 0x64
 80093f4:	a917      	add	r1, sp, #92	; 0x5c
 80093f6:	4620      	mov	r0, r4
 80093f8:	f001 ff70 	bl	800b2dc <__gethex>
 80093fc:	f010 0707 	ands.w	r7, r0, #7
 8009400:	4605      	mov	r5, r0
 8009402:	d005      	beq.n	8009410 <_strtod_l+0x88>
 8009404:	2f06      	cmp	r7, #6
 8009406:	d12c      	bne.n	8009462 <_strtod_l+0xda>
 8009408:	3601      	adds	r6, #1
 800940a:	2300      	movs	r3, #0
 800940c:	9617      	str	r6, [sp, #92]	; 0x5c
 800940e:	930a      	str	r3, [sp, #40]	; 0x28
 8009410:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009412:	2b00      	cmp	r3, #0
 8009414:	f040 8590 	bne.w	8009f38 <_strtod_l+0xbb0>
 8009418:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800941a:	b1eb      	cbz	r3, 8009458 <_strtod_l+0xd0>
 800941c:	4652      	mov	r2, sl
 800941e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009422:	ec43 2b10 	vmov	d0, r2, r3
 8009426:	b01d      	add	sp, #116	; 0x74
 8009428:	ecbd 8b02 	vpop	{d8}
 800942c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009430:	2a20      	cmp	r2, #32
 8009432:	d1cc      	bne.n	80093ce <_strtod_l+0x46>
 8009434:	3301      	adds	r3, #1
 8009436:	9317      	str	r3, [sp, #92]	; 0x5c
 8009438:	e7be      	b.n	80093b8 <_strtod_l+0x30>
 800943a:	2a2d      	cmp	r2, #45	; 0x2d
 800943c:	d1c7      	bne.n	80093ce <_strtod_l+0x46>
 800943e:	2201      	movs	r2, #1
 8009440:	920a      	str	r2, [sp, #40]	; 0x28
 8009442:	1c5a      	adds	r2, r3, #1
 8009444:	9217      	str	r2, [sp, #92]	; 0x5c
 8009446:	785b      	ldrb	r3, [r3, #1]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d1c2      	bne.n	80093d2 <_strtod_l+0x4a>
 800944c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800944e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009452:	2b00      	cmp	r3, #0
 8009454:	f040 856e 	bne.w	8009f34 <_strtod_l+0xbac>
 8009458:	4652      	mov	r2, sl
 800945a:	465b      	mov	r3, fp
 800945c:	e7e1      	b.n	8009422 <_strtod_l+0x9a>
 800945e:	2200      	movs	r2, #0
 8009460:	e7ee      	b.n	8009440 <_strtod_l+0xb8>
 8009462:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009464:	b13a      	cbz	r2, 8009476 <_strtod_l+0xee>
 8009466:	2135      	movs	r1, #53	; 0x35
 8009468:	a81a      	add	r0, sp, #104	; 0x68
 800946a:	f002 ff02 	bl	800c272 <__copybits>
 800946e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009470:	4620      	mov	r0, r4
 8009472:	f002 fac1 	bl	800b9f8 <_Bfree>
 8009476:	3f01      	subs	r7, #1
 8009478:	2f04      	cmp	r7, #4
 800947a:	d806      	bhi.n	800948a <_strtod_l+0x102>
 800947c:	e8df f007 	tbb	[pc, r7]
 8009480:	1714030a 	.word	0x1714030a
 8009484:	0a          	.byte	0x0a
 8009485:	00          	.byte	0x00
 8009486:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800948a:	0728      	lsls	r0, r5, #28
 800948c:	d5c0      	bpl.n	8009410 <_strtod_l+0x88>
 800948e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8009492:	e7bd      	b.n	8009410 <_strtod_l+0x88>
 8009494:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8009498:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800949a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800949e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80094a2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80094a6:	e7f0      	b.n	800948a <_strtod_l+0x102>
 80094a8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800962c <_strtod_l+0x2a4>
 80094ac:	e7ed      	b.n	800948a <_strtod_l+0x102>
 80094ae:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80094b2:	f04f 3aff 	mov.w	sl, #4294967295
 80094b6:	e7e8      	b.n	800948a <_strtod_l+0x102>
 80094b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80094ba:	1c5a      	adds	r2, r3, #1
 80094bc:	9217      	str	r2, [sp, #92]	; 0x5c
 80094be:	785b      	ldrb	r3, [r3, #1]
 80094c0:	2b30      	cmp	r3, #48	; 0x30
 80094c2:	d0f9      	beq.n	80094b8 <_strtod_l+0x130>
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d0a3      	beq.n	8009410 <_strtod_l+0x88>
 80094c8:	2301      	movs	r3, #1
 80094ca:	f04f 0900 	mov.w	r9, #0
 80094ce:	9304      	str	r3, [sp, #16]
 80094d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80094d2:	9308      	str	r3, [sp, #32]
 80094d4:	f8cd 901c 	str.w	r9, [sp, #28]
 80094d8:	464f      	mov	r7, r9
 80094da:	220a      	movs	r2, #10
 80094dc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80094de:	7806      	ldrb	r6, [r0, #0]
 80094e0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80094e4:	b2d9      	uxtb	r1, r3
 80094e6:	2909      	cmp	r1, #9
 80094e8:	d92a      	bls.n	8009540 <_strtod_l+0x1b8>
 80094ea:	9905      	ldr	r1, [sp, #20]
 80094ec:	462a      	mov	r2, r5
 80094ee:	f003 fbeb 	bl	800ccc8 <strncmp>
 80094f2:	b398      	cbz	r0, 800955c <_strtod_l+0x1d4>
 80094f4:	2000      	movs	r0, #0
 80094f6:	4632      	mov	r2, r6
 80094f8:	463d      	mov	r5, r7
 80094fa:	9005      	str	r0, [sp, #20]
 80094fc:	4603      	mov	r3, r0
 80094fe:	2a65      	cmp	r2, #101	; 0x65
 8009500:	d001      	beq.n	8009506 <_strtod_l+0x17e>
 8009502:	2a45      	cmp	r2, #69	; 0x45
 8009504:	d118      	bne.n	8009538 <_strtod_l+0x1b0>
 8009506:	b91d      	cbnz	r5, 8009510 <_strtod_l+0x188>
 8009508:	9a04      	ldr	r2, [sp, #16]
 800950a:	4302      	orrs	r2, r0
 800950c:	d09e      	beq.n	800944c <_strtod_l+0xc4>
 800950e:	2500      	movs	r5, #0
 8009510:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8009514:	f108 0201 	add.w	r2, r8, #1
 8009518:	9217      	str	r2, [sp, #92]	; 0x5c
 800951a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800951e:	2a2b      	cmp	r2, #43	; 0x2b
 8009520:	d075      	beq.n	800960e <_strtod_l+0x286>
 8009522:	2a2d      	cmp	r2, #45	; 0x2d
 8009524:	d07b      	beq.n	800961e <_strtod_l+0x296>
 8009526:	f04f 0c00 	mov.w	ip, #0
 800952a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800952e:	2909      	cmp	r1, #9
 8009530:	f240 8082 	bls.w	8009638 <_strtod_l+0x2b0>
 8009534:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009538:	2600      	movs	r6, #0
 800953a:	e09d      	b.n	8009678 <_strtod_l+0x2f0>
 800953c:	2300      	movs	r3, #0
 800953e:	e7c4      	b.n	80094ca <_strtod_l+0x142>
 8009540:	2f08      	cmp	r7, #8
 8009542:	bfd8      	it	le
 8009544:	9907      	ldrle	r1, [sp, #28]
 8009546:	f100 0001 	add.w	r0, r0, #1
 800954a:	bfda      	itte	le
 800954c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009550:	9307      	strle	r3, [sp, #28]
 8009552:	fb02 3909 	mlagt	r9, r2, r9, r3
 8009556:	3701      	adds	r7, #1
 8009558:	9017      	str	r0, [sp, #92]	; 0x5c
 800955a:	e7bf      	b.n	80094dc <_strtod_l+0x154>
 800955c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800955e:	195a      	adds	r2, r3, r5
 8009560:	9217      	str	r2, [sp, #92]	; 0x5c
 8009562:	5d5a      	ldrb	r2, [r3, r5]
 8009564:	2f00      	cmp	r7, #0
 8009566:	d037      	beq.n	80095d8 <_strtod_l+0x250>
 8009568:	9005      	str	r0, [sp, #20]
 800956a:	463d      	mov	r5, r7
 800956c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8009570:	2b09      	cmp	r3, #9
 8009572:	d912      	bls.n	800959a <_strtod_l+0x212>
 8009574:	2301      	movs	r3, #1
 8009576:	e7c2      	b.n	80094fe <_strtod_l+0x176>
 8009578:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800957a:	1c5a      	adds	r2, r3, #1
 800957c:	9217      	str	r2, [sp, #92]	; 0x5c
 800957e:	785a      	ldrb	r2, [r3, #1]
 8009580:	3001      	adds	r0, #1
 8009582:	2a30      	cmp	r2, #48	; 0x30
 8009584:	d0f8      	beq.n	8009578 <_strtod_l+0x1f0>
 8009586:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800958a:	2b08      	cmp	r3, #8
 800958c:	f200 84d9 	bhi.w	8009f42 <_strtod_l+0xbba>
 8009590:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009592:	9005      	str	r0, [sp, #20]
 8009594:	2000      	movs	r0, #0
 8009596:	9308      	str	r3, [sp, #32]
 8009598:	4605      	mov	r5, r0
 800959a:	3a30      	subs	r2, #48	; 0x30
 800959c:	f100 0301 	add.w	r3, r0, #1
 80095a0:	d014      	beq.n	80095cc <_strtod_l+0x244>
 80095a2:	9905      	ldr	r1, [sp, #20]
 80095a4:	4419      	add	r1, r3
 80095a6:	9105      	str	r1, [sp, #20]
 80095a8:	462b      	mov	r3, r5
 80095aa:	eb00 0e05 	add.w	lr, r0, r5
 80095ae:	210a      	movs	r1, #10
 80095b0:	4573      	cmp	r3, lr
 80095b2:	d113      	bne.n	80095dc <_strtod_l+0x254>
 80095b4:	182b      	adds	r3, r5, r0
 80095b6:	2b08      	cmp	r3, #8
 80095b8:	f105 0501 	add.w	r5, r5, #1
 80095bc:	4405      	add	r5, r0
 80095be:	dc1c      	bgt.n	80095fa <_strtod_l+0x272>
 80095c0:	9907      	ldr	r1, [sp, #28]
 80095c2:	230a      	movs	r3, #10
 80095c4:	fb03 2301 	mla	r3, r3, r1, r2
 80095c8:	9307      	str	r3, [sp, #28]
 80095ca:	2300      	movs	r3, #0
 80095cc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80095ce:	1c51      	adds	r1, r2, #1
 80095d0:	9117      	str	r1, [sp, #92]	; 0x5c
 80095d2:	7852      	ldrb	r2, [r2, #1]
 80095d4:	4618      	mov	r0, r3
 80095d6:	e7c9      	b.n	800956c <_strtod_l+0x1e4>
 80095d8:	4638      	mov	r0, r7
 80095da:	e7d2      	b.n	8009582 <_strtod_l+0x1fa>
 80095dc:	2b08      	cmp	r3, #8
 80095de:	dc04      	bgt.n	80095ea <_strtod_l+0x262>
 80095e0:	9e07      	ldr	r6, [sp, #28]
 80095e2:	434e      	muls	r6, r1
 80095e4:	9607      	str	r6, [sp, #28]
 80095e6:	3301      	adds	r3, #1
 80095e8:	e7e2      	b.n	80095b0 <_strtod_l+0x228>
 80095ea:	f103 0c01 	add.w	ip, r3, #1
 80095ee:	f1bc 0f10 	cmp.w	ip, #16
 80095f2:	bfd8      	it	le
 80095f4:	fb01 f909 	mulle.w	r9, r1, r9
 80095f8:	e7f5      	b.n	80095e6 <_strtod_l+0x25e>
 80095fa:	2d10      	cmp	r5, #16
 80095fc:	bfdc      	itt	le
 80095fe:	230a      	movle	r3, #10
 8009600:	fb03 2909 	mlale	r9, r3, r9, r2
 8009604:	e7e1      	b.n	80095ca <_strtod_l+0x242>
 8009606:	2300      	movs	r3, #0
 8009608:	9305      	str	r3, [sp, #20]
 800960a:	2301      	movs	r3, #1
 800960c:	e77c      	b.n	8009508 <_strtod_l+0x180>
 800960e:	f04f 0c00 	mov.w	ip, #0
 8009612:	f108 0202 	add.w	r2, r8, #2
 8009616:	9217      	str	r2, [sp, #92]	; 0x5c
 8009618:	f898 2002 	ldrb.w	r2, [r8, #2]
 800961c:	e785      	b.n	800952a <_strtod_l+0x1a2>
 800961e:	f04f 0c01 	mov.w	ip, #1
 8009622:	e7f6      	b.n	8009612 <_strtod_l+0x28a>
 8009624:	0800df7c 	.word	0x0800df7c
 8009628:	0800dcd0 	.word	0x0800dcd0
 800962c:	7ff00000 	.word	0x7ff00000
 8009630:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009632:	1c51      	adds	r1, r2, #1
 8009634:	9117      	str	r1, [sp, #92]	; 0x5c
 8009636:	7852      	ldrb	r2, [r2, #1]
 8009638:	2a30      	cmp	r2, #48	; 0x30
 800963a:	d0f9      	beq.n	8009630 <_strtod_l+0x2a8>
 800963c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009640:	2908      	cmp	r1, #8
 8009642:	f63f af79 	bhi.w	8009538 <_strtod_l+0x1b0>
 8009646:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800964a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800964c:	9206      	str	r2, [sp, #24]
 800964e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009650:	1c51      	adds	r1, r2, #1
 8009652:	9117      	str	r1, [sp, #92]	; 0x5c
 8009654:	7852      	ldrb	r2, [r2, #1]
 8009656:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800965a:	2e09      	cmp	r6, #9
 800965c:	d937      	bls.n	80096ce <_strtod_l+0x346>
 800965e:	9e06      	ldr	r6, [sp, #24]
 8009660:	1b89      	subs	r1, r1, r6
 8009662:	2908      	cmp	r1, #8
 8009664:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8009668:	dc02      	bgt.n	8009670 <_strtod_l+0x2e8>
 800966a:	4576      	cmp	r6, lr
 800966c:	bfa8      	it	ge
 800966e:	4676      	movge	r6, lr
 8009670:	f1bc 0f00 	cmp.w	ip, #0
 8009674:	d000      	beq.n	8009678 <_strtod_l+0x2f0>
 8009676:	4276      	negs	r6, r6
 8009678:	2d00      	cmp	r5, #0
 800967a:	d14d      	bne.n	8009718 <_strtod_l+0x390>
 800967c:	9904      	ldr	r1, [sp, #16]
 800967e:	4301      	orrs	r1, r0
 8009680:	f47f aec6 	bne.w	8009410 <_strtod_l+0x88>
 8009684:	2b00      	cmp	r3, #0
 8009686:	f47f aee1 	bne.w	800944c <_strtod_l+0xc4>
 800968a:	2a69      	cmp	r2, #105	; 0x69
 800968c:	d027      	beq.n	80096de <_strtod_l+0x356>
 800968e:	dc24      	bgt.n	80096da <_strtod_l+0x352>
 8009690:	2a49      	cmp	r2, #73	; 0x49
 8009692:	d024      	beq.n	80096de <_strtod_l+0x356>
 8009694:	2a4e      	cmp	r2, #78	; 0x4e
 8009696:	f47f aed9 	bne.w	800944c <_strtod_l+0xc4>
 800969a:	499f      	ldr	r1, [pc, #636]	; (8009918 <_strtod_l+0x590>)
 800969c:	a817      	add	r0, sp, #92	; 0x5c
 800969e:	f002 f875 	bl	800b78c <__match>
 80096a2:	2800      	cmp	r0, #0
 80096a4:	f43f aed2 	beq.w	800944c <_strtod_l+0xc4>
 80096a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80096aa:	781b      	ldrb	r3, [r3, #0]
 80096ac:	2b28      	cmp	r3, #40	; 0x28
 80096ae:	d12d      	bne.n	800970c <_strtod_l+0x384>
 80096b0:	499a      	ldr	r1, [pc, #616]	; (800991c <_strtod_l+0x594>)
 80096b2:	aa1a      	add	r2, sp, #104	; 0x68
 80096b4:	a817      	add	r0, sp, #92	; 0x5c
 80096b6:	f002 f87d 	bl	800b7b4 <__hexnan>
 80096ba:	2805      	cmp	r0, #5
 80096bc:	d126      	bne.n	800970c <_strtod_l+0x384>
 80096be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80096c0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80096c4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80096c8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80096cc:	e6a0      	b.n	8009410 <_strtod_l+0x88>
 80096ce:	210a      	movs	r1, #10
 80096d0:	fb01 2e0e 	mla	lr, r1, lr, r2
 80096d4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80096d8:	e7b9      	b.n	800964e <_strtod_l+0x2c6>
 80096da:	2a6e      	cmp	r2, #110	; 0x6e
 80096dc:	e7db      	b.n	8009696 <_strtod_l+0x30e>
 80096de:	4990      	ldr	r1, [pc, #576]	; (8009920 <_strtod_l+0x598>)
 80096e0:	a817      	add	r0, sp, #92	; 0x5c
 80096e2:	f002 f853 	bl	800b78c <__match>
 80096e6:	2800      	cmp	r0, #0
 80096e8:	f43f aeb0 	beq.w	800944c <_strtod_l+0xc4>
 80096ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80096ee:	498d      	ldr	r1, [pc, #564]	; (8009924 <_strtod_l+0x59c>)
 80096f0:	3b01      	subs	r3, #1
 80096f2:	a817      	add	r0, sp, #92	; 0x5c
 80096f4:	9317      	str	r3, [sp, #92]	; 0x5c
 80096f6:	f002 f849 	bl	800b78c <__match>
 80096fa:	b910      	cbnz	r0, 8009702 <_strtod_l+0x37a>
 80096fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80096fe:	3301      	adds	r3, #1
 8009700:	9317      	str	r3, [sp, #92]	; 0x5c
 8009702:	f8df b230 	ldr.w	fp, [pc, #560]	; 8009934 <_strtod_l+0x5ac>
 8009706:	f04f 0a00 	mov.w	sl, #0
 800970a:	e681      	b.n	8009410 <_strtod_l+0x88>
 800970c:	4886      	ldr	r0, [pc, #536]	; (8009928 <_strtod_l+0x5a0>)
 800970e:	f003 fa9b 	bl	800cc48 <nan>
 8009712:	ec5b ab10 	vmov	sl, fp, d0
 8009716:	e67b      	b.n	8009410 <_strtod_l+0x88>
 8009718:	9b05      	ldr	r3, [sp, #20]
 800971a:	9807      	ldr	r0, [sp, #28]
 800971c:	1af3      	subs	r3, r6, r3
 800971e:	2f00      	cmp	r7, #0
 8009720:	bf08      	it	eq
 8009722:	462f      	moveq	r7, r5
 8009724:	2d10      	cmp	r5, #16
 8009726:	9306      	str	r3, [sp, #24]
 8009728:	46a8      	mov	r8, r5
 800972a:	bfa8      	it	ge
 800972c:	f04f 0810 	movge.w	r8, #16
 8009730:	f7f6 fef8 	bl	8000524 <__aeabi_ui2d>
 8009734:	2d09      	cmp	r5, #9
 8009736:	4682      	mov	sl, r0
 8009738:	468b      	mov	fp, r1
 800973a:	dd13      	ble.n	8009764 <_strtod_l+0x3dc>
 800973c:	4b7b      	ldr	r3, [pc, #492]	; (800992c <_strtod_l+0x5a4>)
 800973e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009742:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009746:	f7f6 ff67 	bl	8000618 <__aeabi_dmul>
 800974a:	4682      	mov	sl, r0
 800974c:	4648      	mov	r0, r9
 800974e:	468b      	mov	fp, r1
 8009750:	f7f6 fee8 	bl	8000524 <__aeabi_ui2d>
 8009754:	4602      	mov	r2, r0
 8009756:	460b      	mov	r3, r1
 8009758:	4650      	mov	r0, sl
 800975a:	4659      	mov	r1, fp
 800975c:	f7f6 fda6 	bl	80002ac <__adddf3>
 8009760:	4682      	mov	sl, r0
 8009762:	468b      	mov	fp, r1
 8009764:	2d0f      	cmp	r5, #15
 8009766:	dc38      	bgt.n	80097da <_strtod_l+0x452>
 8009768:	9b06      	ldr	r3, [sp, #24]
 800976a:	2b00      	cmp	r3, #0
 800976c:	f43f ae50 	beq.w	8009410 <_strtod_l+0x88>
 8009770:	dd24      	ble.n	80097bc <_strtod_l+0x434>
 8009772:	2b16      	cmp	r3, #22
 8009774:	dc0b      	bgt.n	800978e <_strtod_l+0x406>
 8009776:	496d      	ldr	r1, [pc, #436]	; (800992c <_strtod_l+0x5a4>)
 8009778:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800977c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009780:	4652      	mov	r2, sl
 8009782:	465b      	mov	r3, fp
 8009784:	f7f6 ff48 	bl	8000618 <__aeabi_dmul>
 8009788:	4682      	mov	sl, r0
 800978a:	468b      	mov	fp, r1
 800978c:	e640      	b.n	8009410 <_strtod_l+0x88>
 800978e:	9a06      	ldr	r2, [sp, #24]
 8009790:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8009794:	4293      	cmp	r3, r2
 8009796:	db20      	blt.n	80097da <_strtod_l+0x452>
 8009798:	4c64      	ldr	r4, [pc, #400]	; (800992c <_strtod_l+0x5a4>)
 800979a:	f1c5 050f 	rsb	r5, r5, #15
 800979e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80097a2:	4652      	mov	r2, sl
 80097a4:	465b      	mov	r3, fp
 80097a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097aa:	f7f6 ff35 	bl	8000618 <__aeabi_dmul>
 80097ae:	9b06      	ldr	r3, [sp, #24]
 80097b0:	1b5d      	subs	r5, r3, r5
 80097b2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80097b6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80097ba:	e7e3      	b.n	8009784 <_strtod_l+0x3fc>
 80097bc:	9b06      	ldr	r3, [sp, #24]
 80097be:	3316      	adds	r3, #22
 80097c0:	db0b      	blt.n	80097da <_strtod_l+0x452>
 80097c2:	9b05      	ldr	r3, [sp, #20]
 80097c4:	1b9e      	subs	r6, r3, r6
 80097c6:	4b59      	ldr	r3, [pc, #356]	; (800992c <_strtod_l+0x5a4>)
 80097c8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80097cc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80097d0:	4650      	mov	r0, sl
 80097d2:	4659      	mov	r1, fp
 80097d4:	f7f7 f84a 	bl	800086c <__aeabi_ddiv>
 80097d8:	e7d6      	b.n	8009788 <_strtod_l+0x400>
 80097da:	9b06      	ldr	r3, [sp, #24]
 80097dc:	eba5 0808 	sub.w	r8, r5, r8
 80097e0:	4498      	add	r8, r3
 80097e2:	f1b8 0f00 	cmp.w	r8, #0
 80097e6:	dd74      	ble.n	80098d2 <_strtod_l+0x54a>
 80097e8:	f018 030f 	ands.w	r3, r8, #15
 80097ec:	d00a      	beq.n	8009804 <_strtod_l+0x47c>
 80097ee:	494f      	ldr	r1, [pc, #316]	; (800992c <_strtod_l+0x5a4>)
 80097f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80097f4:	4652      	mov	r2, sl
 80097f6:	465b      	mov	r3, fp
 80097f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097fc:	f7f6 ff0c 	bl	8000618 <__aeabi_dmul>
 8009800:	4682      	mov	sl, r0
 8009802:	468b      	mov	fp, r1
 8009804:	f038 080f 	bics.w	r8, r8, #15
 8009808:	d04f      	beq.n	80098aa <_strtod_l+0x522>
 800980a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800980e:	dd22      	ble.n	8009856 <_strtod_l+0x4ce>
 8009810:	2500      	movs	r5, #0
 8009812:	462e      	mov	r6, r5
 8009814:	9507      	str	r5, [sp, #28]
 8009816:	9505      	str	r5, [sp, #20]
 8009818:	2322      	movs	r3, #34	; 0x22
 800981a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8009934 <_strtod_l+0x5ac>
 800981e:	6023      	str	r3, [r4, #0]
 8009820:	f04f 0a00 	mov.w	sl, #0
 8009824:	9b07      	ldr	r3, [sp, #28]
 8009826:	2b00      	cmp	r3, #0
 8009828:	f43f adf2 	beq.w	8009410 <_strtod_l+0x88>
 800982c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800982e:	4620      	mov	r0, r4
 8009830:	f002 f8e2 	bl	800b9f8 <_Bfree>
 8009834:	9905      	ldr	r1, [sp, #20]
 8009836:	4620      	mov	r0, r4
 8009838:	f002 f8de 	bl	800b9f8 <_Bfree>
 800983c:	4631      	mov	r1, r6
 800983e:	4620      	mov	r0, r4
 8009840:	f002 f8da 	bl	800b9f8 <_Bfree>
 8009844:	9907      	ldr	r1, [sp, #28]
 8009846:	4620      	mov	r0, r4
 8009848:	f002 f8d6 	bl	800b9f8 <_Bfree>
 800984c:	4629      	mov	r1, r5
 800984e:	4620      	mov	r0, r4
 8009850:	f002 f8d2 	bl	800b9f8 <_Bfree>
 8009854:	e5dc      	b.n	8009410 <_strtod_l+0x88>
 8009856:	4b36      	ldr	r3, [pc, #216]	; (8009930 <_strtod_l+0x5a8>)
 8009858:	9304      	str	r3, [sp, #16]
 800985a:	2300      	movs	r3, #0
 800985c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8009860:	4650      	mov	r0, sl
 8009862:	4659      	mov	r1, fp
 8009864:	4699      	mov	r9, r3
 8009866:	f1b8 0f01 	cmp.w	r8, #1
 800986a:	dc21      	bgt.n	80098b0 <_strtod_l+0x528>
 800986c:	b10b      	cbz	r3, 8009872 <_strtod_l+0x4ea>
 800986e:	4682      	mov	sl, r0
 8009870:	468b      	mov	fp, r1
 8009872:	4b2f      	ldr	r3, [pc, #188]	; (8009930 <_strtod_l+0x5a8>)
 8009874:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009878:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800987c:	4652      	mov	r2, sl
 800987e:	465b      	mov	r3, fp
 8009880:	e9d9 0100 	ldrd	r0, r1, [r9]
 8009884:	f7f6 fec8 	bl	8000618 <__aeabi_dmul>
 8009888:	4b2a      	ldr	r3, [pc, #168]	; (8009934 <_strtod_l+0x5ac>)
 800988a:	460a      	mov	r2, r1
 800988c:	400b      	ands	r3, r1
 800988e:	492a      	ldr	r1, [pc, #168]	; (8009938 <_strtod_l+0x5b0>)
 8009890:	428b      	cmp	r3, r1
 8009892:	4682      	mov	sl, r0
 8009894:	d8bc      	bhi.n	8009810 <_strtod_l+0x488>
 8009896:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800989a:	428b      	cmp	r3, r1
 800989c:	bf86      	itte	hi
 800989e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800993c <_strtod_l+0x5b4>
 80098a2:	f04f 3aff 	movhi.w	sl, #4294967295
 80098a6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80098aa:	2300      	movs	r3, #0
 80098ac:	9304      	str	r3, [sp, #16]
 80098ae:	e084      	b.n	80099ba <_strtod_l+0x632>
 80098b0:	f018 0f01 	tst.w	r8, #1
 80098b4:	d005      	beq.n	80098c2 <_strtod_l+0x53a>
 80098b6:	9b04      	ldr	r3, [sp, #16]
 80098b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098bc:	f7f6 feac 	bl	8000618 <__aeabi_dmul>
 80098c0:	2301      	movs	r3, #1
 80098c2:	9a04      	ldr	r2, [sp, #16]
 80098c4:	3208      	adds	r2, #8
 80098c6:	f109 0901 	add.w	r9, r9, #1
 80098ca:	ea4f 0868 	mov.w	r8, r8, asr #1
 80098ce:	9204      	str	r2, [sp, #16]
 80098d0:	e7c9      	b.n	8009866 <_strtod_l+0x4de>
 80098d2:	d0ea      	beq.n	80098aa <_strtod_l+0x522>
 80098d4:	f1c8 0800 	rsb	r8, r8, #0
 80098d8:	f018 020f 	ands.w	r2, r8, #15
 80098dc:	d00a      	beq.n	80098f4 <_strtod_l+0x56c>
 80098de:	4b13      	ldr	r3, [pc, #76]	; (800992c <_strtod_l+0x5a4>)
 80098e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80098e4:	4650      	mov	r0, sl
 80098e6:	4659      	mov	r1, fp
 80098e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ec:	f7f6 ffbe 	bl	800086c <__aeabi_ddiv>
 80098f0:	4682      	mov	sl, r0
 80098f2:	468b      	mov	fp, r1
 80098f4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80098f8:	d0d7      	beq.n	80098aa <_strtod_l+0x522>
 80098fa:	f1b8 0f1f 	cmp.w	r8, #31
 80098fe:	dd1f      	ble.n	8009940 <_strtod_l+0x5b8>
 8009900:	2500      	movs	r5, #0
 8009902:	462e      	mov	r6, r5
 8009904:	9507      	str	r5, [sp, #28]
 8009906:	9505      	str	r5, [sp, #20]
 8009908:	2322      	movs	r3, #34	; 0x22
 800990a:	f04f 0a00 	mov.w	sl, #0
 800990e:	f04f 0b00 	mov.w	fp, #0
 8009912:	6023      	str	r3, [r4, #0]
 8009914:	e786      	b.n	8009824 <_strtod_l+0x49c>
 8009916:	bf00      	nop
 8009918:	0800d60d 	.word	0x0800d60d
 800991c:	0800dce4 	.word	0x0800dce4
 8009920:	0800d605 	.word	0x0800d605
 8009924:	0800de24 	.word	0x0800de24
 8009928:	0800e153 	.word	0x0800e153
 800992c:	0800e018 	.word	0x0800e018
 8009930:	0800dff0 	.word	0x0800dff0
 8009934:	7ff00000 	.word	0x7ff00000
 8009938:	7ca00000 	.word	0x7ca00000
 800993c:	7fefffff 	.word	0x7fefffff
 8009940:	f018 0310 	ands.w	r3, r8, #16
 8009944:	bf18      	it	ne
 8009946:	236a      	movne	r3, #106	; 0x6a
 8009948:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009cf8 <_strtod_l+0x970>
 800994c:	9304      	str	r3, [sp, #16]
 800994e:	4650      	mov	r0, sl
 8009950:	4659      	mov	r1, fp
 8009952:	2300      	movs	r3, #0
 8009954:	f018 0f01 	tst.w	r8, #1
 8009958:	d004      	beq.n	8009964 <_strtod_l+0x5dc>
 800995a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800995e:	f7f6 fe5b 	bl	8000618 <__aeabi_dmul>
 8009962:	2301      	movs	r3, #1
 8009964:	ea5f 0868 	movs.w	r8, r8, asr #1
 8009968:	f109 0908 	add.w	r9, r9, #8
 800996c:	d1f2      	bne.n	8009954 <_strtod_l+0x5cc>
 800996e:	b10b      	cbz	r3, 8009974 <_strtod_l+0x5ec>
 8009970:	4682      	mov	sl, r0
 8009972:	468b      	mov	fp, r1
 8009974:	9b04      	ldr	r3, [sp, #16]
 8009976:	b1c3      	cbz	r3, 80099aa <_strtod_l+0x622>
 8009978:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800997c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009980:	2b00      	cmp	r3, #0
 8009982:	4659      	mov	r1, fp
 8009984:	dd11      	ble.n	80099aa <_strtod_l+0x622>
 8009986:	2b1f      	cmp	r3, #31
 8009988:	f340 8124 	ble.w	8009bd4 <_strtod_l+0x84c>
 800998c:	2b34      	cmp	r3, #52	; 0x34
 800998e:	bfde      	ittt	le
 8009990:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009994:	f04f 33ff 	movle.w	r3, #4294967295
 8009998:	fa03 f202 	lslle.w	r2, r3, r2
 800999c:	f04f 0a00 	mov.w	sl, #0
 80099a0:	bfcc      	ite	gt
 80099a2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80099a6:	ea02 0b01 	andle.w	fp, r2, r1
 80099aa:	2200      	movs	r2, #0
 80099ac:	2300      	movs	r3, #0
 80099ae:	4650      	mov	r0, sl
 80099b0:	4659      	mov	r1, fp
 80099b2:	f7f7 f899 	bl	8000ae8 <__aeabi_dcmpeq>
 80099b6:	2800      	cmp	r0, #0
 80099b8:	d1a2      	bne.n	8009900 <_strtod_l+0x578>
 80099ba:	9b07      	ldr	r3, [sp, #28]
 80099bc:	9300      	str	r3, [sp, #0]
 80099be:	9908      	ldr	r1, [sp, #32]
 80099c0:	462b      	mov	r3, r5
 80099c2:	463a      	mov	r2, r7
 80099c4:	4620      	mov	r0, r4
 80099c6:	f002 f87f 	bl	800bac8 <__s2b>
 80099ca:	9007      	str	r0, [sp, #28]
 80099cc:	2800      	cmp	r0, #0
 80099ce:	f43f af1f 	beq.w	8009810 <_strtod_l+0x488>
 80099d2:	9b05      	ldr	r3, [sp, #20]
 80099d4:	1b9e      	subs	r6, r3, r6
 80099d6:	9b06      	ldr	r3, [sp, #24]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	bfb4      	ite	lt
 80099dc:	4633      	movlt	r3, r6
 80099de:	2300      	movge	r3, #0
 80099e0:	930c      	str	r3, [sp, #48]	; 0x30
 80099e2:	9b06      	ldr	r3, [sp, #24]
 80099e4:	2500      	movs	r5, #0
 80099e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80099ea:	9312      	str	r3, [sp, #72]	; 0x48
 80099ec:	462e      	mov	r6, r5
 80099ee:	9b07      	ldr	r3, [sp, #28]
 80099f0:	4620      	mov	r0, r4
 80099f2:	6859      	ldr	r1, [r3, #4]
 80099f4:	f001 ffc0 	bl	800b978 <_Balloc>
 80099f8:	9005      	str	r0, [sp, #20]
 80099fa:	2800      	cmp	r0, #0
 80099fc:	f43f af0c 	beq.w	8009818 <_strtod_l+0x490>
 8009a00:	9b07      	ldr	r3, [sp, #28]
 8009a02:	691a      	ldr	r2, [r3, #16]
 8009a04:	3202      	adds	r2, #2
 8009a06:	f103 010c 	add.w	r1, r3, #12
 8009a0a:	0092      	lsls	r2, r2, #2
 8009a0c:	300c      	adds	r0, #12
 8009a0e:	f001 ff99 	bl	800b944 <memcpy>
 8009a12:	ec4b ab10 	vmov	d0, sl, fp
 8009a16:	aa1a      	add	r2, sp, #104	; 0x68
 8009a18:	a919      	add	r1, sp, #100	; 0x64
 8009a1a:	4620      	mov	r0, r4
 8009a1c:	f002 fb9a 	bl	800c154 <__d2b>
 8009a20:	ec4b ab18 	vmov	d8, sl, fp
 8009a24:	9018      	str	r0, [sp, #96]	; 0x60
 8009a26:	2800      	cmp	r0, #0
 8009a28:	f43f aef6 	beq.w	8009818 <_strtod_l+0x490>
 8009a2c:	2101      	movs	r1, #1
 8009a2e:	4620      	mov	r0, r4
 8009a30:	f002 f8e4 	bl	800bbfc <__i2b>
 8009a34:	4606      	mov	r6, r0
 8009a36:	2800      	cmp	r0, #0
 8009a38:	f43f aeee 	beq.w	8009818 <_strtod_l+0x490>
 8009a3c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009a3e:	9904      	ldr	r1, [sp, #16]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	bfab      	itete	ge
 8009a44:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8009a46:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8009a48:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8009a4a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8009a4e:	bfac      	ite	ge
 8009a50:	eb03 0902 	addge.w	r9, r3, r2
 8009a54:	1ad7      	sublt	r7, r2, r3
 8009a56:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8009a58:	eba3 0801 	sub.w	r8, r3, r1
 8009a5c:	4490      	add	r8, r2
 8009a5e:	4ba1      	ldr	r3, [pc, #644]	; (8009ce4 <_strtod_l+0x95c>)
 8009a60:	f108 38ff 	add.w	r8, r8, #4294967295
 8009a64:	4598      	cmp	r8, r3
 8009a66:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009a6a:	f280 80c7 	bge.w	8009bfc <_strtod_l+0x874>
 8009a6e:	eba3 0308 	sub.w	r3, r3, r8
 8009a72:	2b1f      	cmp	r3, #31
 8009a74:	eba2 0203 	sub.w	r2, r2, r3
 8009a78:	f04f 0101 	mov.w	r1, #1
 8009a7c:	f300 80b1 	bgt.w	8009be2 <_strtod_l+0x85a>
 8009a80:	fa01 f303 	lsl.w	r3, r1, r3
 8009a84:	930d      	str	r3, [sp, #52]	; 0x34
 8009a86:	2300      	movs	r3, #0
 8009a88:	9308      	str	r3, [sp, #32]
 8009a8a:	eb09 0802 	add.w	r8, r9, r2
 8009a8e:	9b04      	ldr	r3, [sp, #16]
 8009a90:	45c1      	cmp	r9, r8
 8009a92:	4417      	add	r7, r2
 8009a94:	441f      	add	r7, r3
 8009a96:	464b      	mov	r3, r9
 8009a98:	bfa8      	it	ge
 8009a9a:	4643      	movge	r3, r8
 8009a9c:	42bb      	cmp	r3, r7
 8009a9e:	bfa8      	it	ge
 8009aa0:	463b      	movge	r3, r7
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	bfc2      	ittt	gt
 8009aa6:	eba8 0803 	subgt.w	r8, r8, r3
 8009aaa:	1aff      	subgt	r7, r7, r3
 8009aac:	eba9 0903 	subgt.w	r9, r9, r3
 8009ab0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	dd17      	ble.n	8009ae6 <_strtod_l+0x75e>
 8009ab6:	4631      	mov	r1, r6
 8009ab8:	461a      	mov	r2, r3
 8009aba:	4620      	mov	r0, r4
 8009abc:	f002 f95e 	bl	800bd7c <__pow5mult>
 8009ac0:	4606      	mov	r6, r0
 8009ac2:	2800      	cmp	r0, #0
 8009ac4:	f43f aea8 	beq.w	8009818 <_strtod_l+0x490>
 8009ac8:	4601      	mov	r1, r0
 8009aca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009acc:	4620      	mov	r0, r4
 8009ace:	f002 f8ab 	bl	800bc28 <__multiply>
 8009ad2:	900b      	str	r0, [sp, #44]	; 0x2c
 8009ad4:	2800      	cmp	r0, #0
 8009ad6:	f43f ae9f 	beq.w	8009818 <_strtod_l+0x490>
 8009ada:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009adc:	4620      	mov	r0, r4
 8009ade:	f001 ff8b 	bl	800b9f8 <_Bfree>
 8009ae2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ae4:	9318      	str	r3, [sp, #96]	; 0x60
 8009ae6:	f1b8 0f00 	cmp.w	r8, #0
 8009aea:	f300 808c 	bgt.w	8009c06 <_strtod_l+0x87e>
 8009aee:	9b06      	ldr	r3, [sp, #24]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	dd08      	ble.n	8009b06 <_strtod_l+0x77e>
 8009af4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009af6:	9905      	ldr	r1, [sp, #20]
 8009af8:	4620      	mov	r0, r4
 8009afa:	f002 f93f 	bl	800bd7c <__pow5mult>
 8009afe:	9005      	str	r0, [sp, #20]
 8009b00:	2800      	cmp	r0, #0
 8009b02:	f43f ae89 	beq.w	8009818 <_strtod_l+0x490>
 8009b06:	2f00      	cmp	r7, #0
 8009b08:	dd08      	ble.n	8009b1c <_strtod_l+0x794>
 8009b0a:	9905      	ldr	r1, [sp, #20]
 8009b0c:	463a      	mov	r2, r7
 8009b0e:	4620      	mov	r0, r4
 8009b10:	f002 f98e 	bl	800be30 <__lshift>
 8009b14:	9005      	str	r0, [sp, #20]
 8009b16:	2800      	cmp	r0, #0
 8009b18:	f43f ae7e 	beq.w	8009818 <_strtod_l+0x490>
 8009b1c:	f1b9 0f00 	cmp.w	r9, #0
 8009b20:	dd08      	ble.n	8009b34 <_strtod_l+0x7ac>
 8009b22:	4631      	mov	r1, r6
 8009b24:	464a      	mov	r2, r9
 8009b26:	4620      	mov	r0, r4
 8009b28:	f002 f982 	bl	800be30 <__lshift>
 8009b2c:	4606      	mov	r6, r0
 8009b2e:	2800      	cmp	r0, #0
 8009b30:	f43f ae72 	beq.w	8009818 <_strtod_l+0x490>
 8009b34:	9a05      	ldr	r2, [sp, #20]
 8009b36:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009b38:	4620      	mov	r0, r4
 8009b3a:	f002 fa05 	bl	800bf48 <__mdiff>
 8009b3e:	4605      	mov	r5, r0
 8009b40:	2800      	cmp	r0, #0
 8009b42:	f43f ae69 	beq.w	8009818 <_strtod_l+0x490>
 8009b46:	68c3      	ldr	r3, [r0, #12]
 8009b48:	930b      	str	r3, [sp, #44]	; 0x2c
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	60c3      	str	r3, [r0, #12]
 8009b4e:	4631      	mov	r1, r6
 8009b50:	f002 f9de 	bl	800bf10 <__mcmp>
 8009b54:	2800      	cmp	r0, #0
 8009b56:	da60      	bge.n	8009c1a <_strtod_l+0x892>
 8009b58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009b5a:	ea53 030a 	orrs.w	r3, r3, sl
 8009b5e:	f040 8082 	bne.w	8009c66 <_strtod_l+0x8de>
 8009b62:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d17d      	bne.n	8009c66 <_strtod_l+0x8de>
 8009b6a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009b6e:	0d1b      	lsrs	r3, r3, #20
 8009b70:	051b      	lsls	r3, r3, #20
 8009b72:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009b76:	d976      	bls.n	8009c66 <_strtod_l+0x8de>
 8009b78:	696b      	ldr	r3, [r5, #20]
 8009b7a:	b913      	cbnz	r3, 8009b82 <_strtod_l+0x7fa>
 8009b7c:	692b      	ldr	r3, [r5, #16]
 8009b7e:	2b01      	cmp	r3, #1
 8009b80:	dd71      	ble.n	8009c66 <_strtod_l+0x8de>
 8009b82:	4629      	mov	r1, r5
 8009b84:	2201      	movs	r2, #1
 8009b86:	4620      	mov	r0, r4
 8009b88:	f002 f952 	bl	800be30 <__lshift>
 8009b8c:	4631      	mov	r1, r6
 8009b8e:	4605      	mov	r5, r0
 8009b90:	f002 f9be 	bl	800bf10 <__mcmp>
 8009b94:	2800      	cmp	r0, #0
 8009b96:	dd66      	ble.n	8009c66 <_strtod_l+0x8de>
 8009b98:	9904      	ldr	r1, [sp, #16]
 8009b9a:	4a53      	ldr	r2, [pc, #332]	; (8009ce8 <_strtod_l+0x960>)
 8009b9c:	465b      	mov	r3, fp
 8009b9e:	2900      	cmp	r1, #0
 8009ba0:	f000 8081 	beq.w	8009ca6 <_strtod_l+0x91e>
 8009ba4:	ea02 010b 	and.w	r1, r2, fp
 8009ba8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009bac:	dc7b      	bgt.n	8009ca6 <_strtod_l+0x91e>
 8009bae:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009bb2:	f77f aea9 	ble.w	8009908 <_strtod_l+0x580>
 8009bb6:	4b4d      	ldr	r3, [pc, #308]	; (8009cec <_strtod_l+0x964>)
 8009bb8:	4650      	mov	r0, sl
 8009bba:	4659      	mov	r1, fp
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	f7f6 fd2b 	bl	8000618 <__aeabi_dmul>
 8009bc2:	460b      	mov	r3, r1
 8009bc4:	4303      	orrs	r3, r0
 8009bc6:	bf08      	it	eq
 8009bc8:	2322      	moveq	r3, #34	; 0x22
 8009bca:	4682      	mov	sl, r0
 8009bcc:	468b      	mov	fp, r1
 8009bce:	bf08      	it	eq
 8009bd0:	6023      	streq	r3, [r4, #0]
 8009bd2:	e62b      	b.n	800982c <_strtod_l+0x4a4>
 8009bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8009bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8009bdc:	ea03 0a0a 	and.w	sl, r3, sl
 8009be0:	e6e3      	b.n	80099aa <_strtod_l+0x622>
 8009be2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009be6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8009bea:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8009bee:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009bf2:	fa01 f308 	lsl.w	r3, r1, r8
 8009bf6:	9308      	str	r3, [sp, #32]
 8009bf8:	910d      	str	r1, [sp, #52]	; 0x34
 8009bfa:	e746      	b.n	8009a8a <_strtod_l+0x702>
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	9308      	str	r3, [sp, #32]
 8009c00:	2301      	movs	r3, #1
 8009c02:	930d      	str	r3, [sp, #52]	; 0x34
 8009c04:	e741      	b.n	8009a8a <_strtod_l+0x702>
 8009c06:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009c08:	4642      	mov	r2, r8
 8009c0a:	4620      	mov	r0, r4
 8009c0c:	f002 f910 	bl	800be30 <__lshift>
 8009c10:	9018      	str	r0, [sp, #96]	; 0x60
 8009c12:	2800      	cmp	r0, #0
 8009c14:	f47f af6b 	bne.w	8009aee <_strtod_l+0x766>
 8009c18:	e5fe      	b.n	8009818 <_strtod_l+0x490>
 8009c1a:	465f      	mov	r7, fp
 8009c1c:	d16e      	bne.n	8009cfc <_strtod_l+0x974>
 8009c1e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009c20:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c24:	b342      	cbz	r2, 8009c78 <_strtod_l+0x8f0>
 8009c26:	4a32      	ldr	r2, [pc, #200]	; (8009cf0 <_strtod_l+0x968>)
 8009c28:	4293      	cmp	r3, r2
 8009c2a:	d128      	bne.n	8009c7e <_strtod_l+0x8f6>
 8009c2c:	9b04      	ldr	r3, [sp, #16]
 8009c2e:	4651      	mov	r1, sl
 8009c30:	b1eb      	cbz	r3, 8009c6e <_strtod_l+0x8e6>
 8009c32:	4b2d      	ldr	r3, [pc, #180]	; (8009ce8 <_strtod_l+0x960>)
 8009c34:	403b      	ands	r3, r7
 8009c36:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009c3a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c3e:	d819      	bhi.n	8009c74 <_strtod_l+0x8ec>
 8009c40:	0d1b      	lsrs	r3, r3, #20
 8009c42:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009c46:	fa02 f303 	lsl.w	r3, r2, r3
 8009c4a:	4299      	cmp	r1, r3
 8009c4c:	d117      	bne.n	8009c7e <_strtod_l+0x8f6>
 8009c4e:	4b29      	ldr	r3, [pc, #164]	; (8009cf4 <_strtod_l+0x96c>)
 8009c50:	429f      	cmp	r7, r3
 8009c52:	d102      	bne.n	8009c5a <_strtod_l+0x8d2>
 8009c54:	3101      	adds	r1, #1
 8009c56:	f43f addf 	beq.w	8009818 <_strtod_l+0x490>
 8009c5a:	4b23      	ldr	r3, [pc, #140]	; (8009ce8 <_strtod_l+0x960>)
 8009c5c:	403b      	ands	r3, r7
 8009c5e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8009c62:	f04f 0a00 	mov.w	sl, #0
 8009c66:	9b04      	ldr	r3, [sp, #16]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d1a4      	bne.n	8009bb6 <_strtod_l+0x82e>
 8009c6c:	e5de      	b.n	800982c <_strtod_l+0x4a4>
 8009c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8009c72:	e7ea      	b.n	8009c4a <_strtod_l+0x8c2>
 8009c74:	4613      	mov	r3, r2
 8009c76:	e7e8      	b.n	8009c4a <_strtod_l+0x8c2>
 8009c78:	ea53 030a 	orrs.w	r3, r3, sl
 8009c7c:	d08c      	beq.n	8009b98 <_strtod_l+0x810>
 8009c7e:	9b08      	ldr	r3, [sp, #32]
 8009c80:	b1db      	cbz	r3, 8009cba <_strtod_l+0x932>
 8009c82:	423b      	tst	r3, r7
 8009c84:	d0ef      	beq.n	8009c66 <_strtod_l+0x8de>
 8009c86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c88:	9a04      	ldr	r2, [sp, #16]
 8009c8a:	4650      	mov	r0, sl
 8009c8c:	4659      	mov	r1, fp
 8009c8e:	b1c3      	cbz	r3, 8009cc2 <_strtod_l+0x93a>
 8009c90:	f7ff fb5e 	bl	8009350 <sulp>
 8009c94:	4602      	mov	r2, r0
 8009c96:	460b      	mov	r3, r1
 8009c98:	ec51 0b18 	vmov	r0, r1, d8
 8009c9c:	f7f6 fb06 	bl	80002ac <__adddf3>
 8009ca0:	4682      	mov	sl, r0
 8009ca2:	468b      	mov	fp, r1
 8009ca4:	e7df      	b.n	8009c66 <_strtod_l+0x8de>
 8009ca6:	4013      	ands	r3, r2
 8009ca8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009cac:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009cb0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009cb4:	f04f 3aff 	mov.w	sl, #4294967295
 8009cb8:	e7d5      	b.n	8009c66 <_strtod_l+0x8de>
 8009cba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009cbc:	ea13 0f0a 	tst.w	r3, sl
 8009cc0:	e7e0      	b.n	8009c84 <_strtod_l+0x8fc>
 8009cc2:	f7ff fb45 	bl	8009350 <sulp>
 8009cc6:	4602      	mov	r2, r0
 8009cc8:	460b      	mov	r3, r1
 8009cca:	ec51 0b18 	vmov	r0, r1, d8
 8009cce:	f7f6 faeb 	bl	80002a8 <__aeabi_dsub>
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	4682      	mov	sl, r0
 8009cd8:	468b      	mov	fp, r1
 8009cda:	f7f6 ff05 	bl	8000ae8 <__aeabi_dcmpeq>
 8009cde:	2800      	cmp	r0, #0
 8009ce0:	d0c1      	beq.n	8009c66 <_strtod_l+0x8de>
 8009ce2:	e611      	b.n	8009908 <_strtod_l+0x580>
 8009ce4:	fffffc02 	.word	0xfffffc02
 8009ce8:	7ff00000 	.word	0x7ff00000
 8009cec:	39500000 	.word	0x39500000
 8009cf0:	000fffff 	.word	0x000fffff
 8009cf4:	7fefffff 	.word	0x7fefffff
 8009cf8:	0800dcf8 	.word	0x0800dcf8
 8009cfc:	4631      	mov	r1, r6
 8009cfe:	4628      	mov	r0, r5
 8009d00:	f002 fa84 	bl	800c20c <__ratio>
 8009d04:	ec59 8b10 	vmov	r8, r9, d0
 8009d08:	ee10 0a10 	vmov	r0, s0
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009d12:	4649      	mov	r1, r9
 8009d14:	f7f6 fefc 	bl	8000b10 <__aeabi_dcmple>
 8009d18:	2800      	cmp	r0, #0
 8009d1a:	d07a      	beq.n	8009e12 <_strtod_l+0xa8a>
 8009d1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d04a      	beq.n	8009db8 <_strtod_l+0xa30>
 8009d22:	4b95      	ldr	r3, [pc, #596]	; (8009f78 <_strtod_l+0xbf0>)
 8009d24:	2200      	movs	r2, #0
 8009d26:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009d2a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009f78 <_strtod_l+0xbf0>
 8009d2e:	f04f 0800 	mov.w	r8, #0
 8009d32:	4b92      	ldr	r3, [pc, #584]	; (8009f7c <_strtod_l+0xbf4>)
 8009d34:	403b      	ands	r3, r7
 8009d36:	930d      	str	r3, [sp, #52]	; 0x34
 8009d38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009d3a:	4b91      	ldr	r3, [pc, #580]	; (8009f80 <_strtod_l+0xbf8>)
 8009d3c:	429a      	cmp	r2, r3
 8009d3e:	f040 80b0 	bne.w	8009ea2 <_strtod_l+0xb1a>
 8009d42:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009d46:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8009d4a:	ec4b ab10 	vmov	d0, sl, fp
 8009d4e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009d52:	f002 f983 	bl	800c05c <__ulp>
 8009d56:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009d5a:	ec53 2b10 	vmov	r2, r3, d0
 8009d5e:	f7f6 fc5b 	bl	8000618 <__aeabi_dmul>
 8009d62:	4652      	mov	r2, sl
 8009d64:	465b      	mov	r3, fp
 8009d66:	f7f6 faa1 	bl	80002ac <__adddf3>
 8009d6a:	460b      	mov	r3, r1
 8009d6c:	4983      	ldr	r1, [pc, #524]	; (8009f7c <_strtod_l+0xbf4>)
 8009d6e:	4a85      	ldr	r2, [pc, #532]	; (8009f84 <_strtod_l+0xbfc>)
 8009d70:	4019      	ands	r1, r3
 8009d72:	4291      	cmp	r1, r2
 8009d74:	4682      	mov	sl, r0
 8009d76:	d960      	bls.n	8009e3a <_strtod_l+0xab2>
 8009d78:	ee18 3a90 	vmov	r3, s17
 8009d7c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009d80:	4293      	cmp	r3, r2
 8009d82:	d104      	bne.n	8009d8e <_strtod_l+0xa06>
 8009d84:	ee18 3a10 	vmov	r3, s16
 8009d88:	3301      	adds	r3, #1
 8009d8a:	f43f ad45 	beq.w	8009818 <_strtod_l+0x490>
 8009d8e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009f90 <_strtod_l+0xc08>
 8009d92:	f04f 3aff 	mov.w	sl, #4294967295
 8009d96:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009d98:	4620      	mov	r0, r4
 8009d9a:	f001 fe2d 	bl	800b9f8 <_Bfree>
 8009d9e:	9905      	ldr	r1, [sp, #20]
 8009da0:	4620      	mov	r0, r4
 8009da2:	f001 fe29 	bl	800b9f8 <_Bfree>
 8009da6:	4631      	mov	r1, r6
 8009da8:	4620      	mov	r0, r4
 8009daa:	f001 fe25 	bl	800b9f8 <_Bfree>
 8009dae:	4629      	mov	r1, r5
 8009db0:	4620      	mov	r0, r4
 8009db2:	f001 fe21 	bl	800b9f8 <_Bfree>
 8009db6:	e61a      	b.n	80099ee <_strtod_l+0x666>
 8009db8:	f1ba 0f00 	cmp.w	sl, #0
 8009dbc:	d11b      	bne.n	8009df6 <_strtod_l+0xa6e>
 8009dbe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009dc2:	b9f3      	cbnz	r3, 8009e02 <_strtod_l+0xa7a>
 8009dc4:	4b6c      	ldr	r3, [pc, #432]	; (8009f78 <_strtod_l+0xbf0>)
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	4640      	mov	r0, r8
 8009dca:	4649      	mov	r1, r9
 8009dcc:	f7f6 fe96 	bl	8000afc <__aeabi_dcmplt>
 8009dd0:	b9d0      	cbnz	r0, 8009e08 <_strtod_l+0xa80>
 8009dd2:	4640      	mov	r0, r8
 8009dd4:	4649      	mov	r1, r9
 8009dd6:	4b6c      	ldr	r3, [pc, #432]	; (8009f88 <_strtod_l+0xc00>)
 8009dd8:	2200      	movs	r2, #0
 8009dda:	f7f6 fc1d 	bl	8000618 <__aeabi_dmul>
 8009dde:	4680      	mov	r8, r0
 8009de0:	4689      	mov	r9, r1
 8009de2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009de6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8009dea:	9315      	str	r3, [sp, #84]	; 0x54
 8009dec:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009df0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009df4:	e79d      	b.n	8009d32 <_strtod_l+0x9aa>
 8009df6:	f1ba 0f01 	cmp.w	sl, #1
 8009dfa:	d102      	bne.n	8009e02 <_strtod_l+0xa7a>
 8009dfc:	2f00      	cmp	r7, #0
 8009dfe:	f43f ad83 	beq.w	8009908 <_strtod_l+0x580>
 8009e02:	4b62      	ldr	r3, [pc, #392]	; (8009f8c <_strtod_l+0xc04>)
 8009e04:	2200      	movs	r2, #0
 8009e06:	e78e      	b.n	8009d26 <_strtod_l+0x99e>
 8009e08:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8009f88 <_strtod_l+0xc00>
 8009e0c:	f04f 0800 	mov.w	r8, #0
 8009e10:	e7e7      	b.n	8009de2 <_strtod_l+0xa5a>
 8009e12:	4b5d      	ldr	r3, [pc, #372]	; (8009f88 <_strtod_l+0xc00>)
 8009e14:	4640      	mov	r0, r8
 8009e16:	4649      	mov	r1, r9
 8009e18:	2200      	movs	r2, #0
 8009e1a:	f7f6 fbfd 	bl	8000618 <__aeabi_dmul>
 8009e1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e20:	4680      	mov	r8, r0
 8009e22:	4689      	mov	r9, r1
 8009e24:	b933      	cbnz	r3, 8009e34 <_strtod_l+0xaac>
 8009e26:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009e2a:	900e      	str	r0, [sp, #56]	; 0x38
 8009e2c:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e2e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009e32:	e7dd      	b.n	8009df0 <_strtod_l+0xa68>
 8009e34:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8009e38:	e7f9      	b.n	8009e2e <_strtod_l+0xaa6>
 8009e3a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009e3e:	9b04      	ldr	r3, [sp, #16]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d1a8      	bne.n	8009d96 <_strtod_l+0xa0e>
 8009e44:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009e48:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009e4a:	0d1b      	lsrs	r3, r3, #20
 8009e4c:	051b      	lsls	r3, r3, #20
 8009e4e:	429a      	cmp	r2, r3
 8009e50:	d1a1      	bne.n	8009d96 <_strtod_l+0xa0e>
 8009e52:	4640      	mov	r0, r8
 8009e54:	4649      	mov	r1, r9
 8009e56:	f7f6 ff3f 	bl	8000cd8 <__aeabi_d2lz>
 8009e5a:	f7f6 fbaf 	bl	80005bc <__aeabi_l2d>
 8009e5e:	4602      	mov	r2, r0
 8009e60:	460b      	mov	r3, r1
 8009e62:	4640      	mov	r0, r8
 8009e64:	4649      	mov	r1, r9
 8009e66:	f7f6 fa1f 	bl	80002a8 <__aeabi_dsub>
 8009e6a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009e6c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009e70:	ea43 030a 	orr.w	r3, r3, sl
 8009e74:	4313      	orrs	r3, r2
 8009e76:	4680      	mov	r8, r0
 8009e78:	4689      	mov	r9, r1
 8009e7a:	d055      	beq.n	8009f28 <_strtod_l+0xba0>
 8009e7c:	a336      	add	r3, pc, #216	; (adr r3, 8009f58 <_strtod_l+0xbd0>)
 8009e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e82:	f7f6 fe3b 	bl	8000afc <__aeabi_dcmplt>
 8009e86:	2800      	cmp	r0, #0
 8009e88:	f47f acd0 	bne.w	800982c <_strtod_l+0x4a4>
 8009e8c:	a334      	add	r3, pc, #208	; (adr r3, 8009f60 <_strtod_l+0xbd8>)
 8009e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e92:	4640      	mov	r0, r8
 8009e94:	4649      	mov	r1, r9
 8009e96:	f7f6 fe4f 	bl	8000b38 <__aeabi_dcmpgt>
 8009e9a:	2800      	cmp	r0, #0
 8009e9c:	f43f af7b 	beq.w	8009d96 <_strtod_l+0xa0e>
 8009ea0:	e4c4      	b.n	800982c <_strtod_l+0x4a4>
 8009ea2:	9b04      	ldr	r3, [sp, #16]
 8009ea4:	b333      	cbz	r3, 8009ef4 <_strtod_l+0xb6c>
 8009ea6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ea8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009eac:	d822      	bhi.n	8009ef4 <_strtod_l+0xb6c>
 8009eae:	a32e      	add	r3, pc, #184	; (adr r3, 8009f68 <_strtod_l+0xbe0>)
 8009eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eb4:	4640      	mov	r0, r8
 8009eb6:	4649      	mov	r1, r9
 8009eb8:	f7f6 fe2a 	bl	8000b10 <__aeabi_dcmple>
 8009ebc:	b1a0      	cbz	r0, 8009ee8 <_strtod_l+0xb60>
 8009ebe:	4649      	mov	r1, r9
 8009ec0:	4640      	mov	r0, r8
 8009ec2:	f7f6 fe81 	bl	8000bc8 <__aeabi_d2uiz>
 8009ec6:	2801      	cmp	r0, #1
 8009ec8:	bf38      	it	cc
 8009eca:	2001      	movcc	r0, #1
 8009ecc:	f7f6 fb2a 	bl	8000524 <__aeabi_ui2d>
 8009ed0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ed2:	4680      	mov	r8, r0
 8009ed4:	4689      	mov	r9, r1
 8009ed6:	bb23      	cbnz	r3, 8009f22 <_strtod_l+0xb9a>
 8009ed8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009edc:	9010      	str	r0, [sp, #64]	; 0x40
 8009ede:	9311      	str	r3, [sp, #68]	; 0x44
 8009ee0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009ee4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009ee8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009eea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009eec:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009ef0:	1a9b      	subs	r3, r3, r2
 8009ef2:	9309      	str	r3, [sp, #36]	; 0x24
 8009ef4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009ef8:	eeb0 0a48 	vmov.f32	s0, s16
 8009efc:	eef0 0a68 	vmov.f32	s1, s17
 8009f00:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009f04:	f002 f8aa 	bl	800c05c <__ulp>
 8009f08:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009f0c:	ec53 2b10 	vmov	r2, r3, d0
 8009f10:	f7f6 fb82 	bl	8000618 <__aeabi_dmul>
 8009f14:	ec53 2b18 	vmov	r2, r3, d8
 8009f18:	f7f6 f9c8 	bl	80002ac <__adddf3>
 8009f1c:	4682      	mov	sl, r0
 8009f1e:	468b      	mov	fp, r1
 8009f20:	e78d      	b.n	8009e3e <_strtod_l+0xab6>
 8009f22:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8009f26:	e7db      	b.n	8009ee0 <_strtod_l+0xb58>
 8009f28:	a311      	add	r3, pc, #68	; (adr r3, 8009f70 <_strtod_l+0xbe8>)
 8009f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f2e:	f7f6 fde5 	bl	8000afc <__aeabi_dcmplt>
 8009f32:	e7b2      	b.n	8009e9a <_strtod_l+0xb12>
 8009f34:	2300      	movs	r3, #0
 8009f36:	930a      	str	r3, [sp, #40]	; 0x28
 8009f38:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009f3a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009f3c:	6013      	str	r3, [r2, #0]
 8009f3e:	f7ff ba6b 	b.w	8009418 <_strtod_l+0x90>
 8009f42:	2a65      	cmp	r2, #101	; 0x65
 8009f44:	f43f ab5f 	beq.w	8009606 <_strtod_l+0x27e>
 8009f48:	2a45      	cmp	r2, #69	; 0x45
 8009f4a:	f43f ab5c 	beq.w	8009606 <_strtod_l+0x27e>
 8009f4e:	2301      	movs	r3, #1
 8009f50:	f7ff bb94 	b.w	800967c <_strtod_l+0x2f4>
 8009f54:	f3af 8000 	nop.w
 8009f58:	94a03595 	.word	0x94a03595
 8009f5c:	3fdfffff 	.word	0x3fdfffff
 8009f60:	35afe535 	.word	0x35afe535
 8009f64:	3fe00000 	.word	0x3fe00000
 8009f68:	ffc00000 	.word	0xffc00000
 8009f6c:	41dfffff 	.word	0x41dfffff
 8009f70:	94a03595 	.word	0x94a03595
 8009f74:	3fcfffff 	.word	0x3fcfffff
 8009f78:	3ff00000 	.word	0x3ff00000
 8009f7c:	7ff00000 	.word	0x7ff00000
 8009f80:	7fe00000 	.word	0x7fe00000
 8009f84:	7c9fffff 	.word	0x7c9fffff
 8009f88:	3fe00000 	.word	0x3fe00000
 8009f8c:	bff00000 	.word	0xbff00000
 8009f90:	7fefffff 	.word	0x7fefffff

08009f94 <_strtod_r>:
 8009f94:	4b01      	ldr	r3, [pc, #4]	; (8009f9c <_strtod_r+0x8>)
 8009f96:	f7ff b9f7 	b.w	8009388 <_strtod_l>
 8009f9a:	bf00      	nop
 8009f9c:	200000a4 	.word	0x200000a4

08009fa0 <_strtol_l.constprop.0>:
 8009fa0:	2b01      	cmp	r3, #1
 8009fa2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fa6:	d001      	beq.n	8009fac <_strtol_l.constprop.0+0xc>
 8009fa8:	2b24      	cmp	r3, #36	; 0x24
 8009faa:	d906      	bls.n	8009fba <_strtol_l.constprop.0+0x1a>
 8009fac:	f7fd fec8 	bl	8007d40 <__errno>
 8009fb0:	2316      	movs	r3, #22
 8009fb2:	6003      	str	r3, [r0, #0]
 8009fb4:	2000      	movs	r0, #0
 8009fb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fba:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a0a0 <_strtol_l.constprop.0+0x100>
 8009fbe:	460d      	mov	r5, r1
 8009fc0:	462e      	mov	r6, r5
 8009fc2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009fc6:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009fca:	f017 0708 	ands.w	r7, r7, #8
 8009fce:	d1f7      	bne.n	8009fc0 <_strtol_l.constprop.0+0x20>
 8009fd0:	2c2d      	cmp	r4, #45	; 0x2d
 8009fd2:	d132      	bne.n	800a03a <_strtol_l.constprop.0+0x9a>
 8009fd4:	782c      	ldrb	r4, [r5, #0]
 8009fd6:	2701      	movs	r7, #1
 8009fd8:	1cb5      	adds	r5, r6, #2
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d05b      	beq.n	800a096 <_strtol_l.constprop.0+0xf6>
 8009fde:	2b10      	cmp	r3, #16
 8009fe0:	d109      	bne.n	8009ff6 <_strtol_l.constprop.0+0x56>
 8009fe2:	2c30      	cmp	r4, #48	; 0x30
 8009fe4:	d107      	bne.n	8009ff6 <_strtol_l.constprop.0+0x56>
 8009fe6:	782c      	ldrb	r4, [r5, #0]
 8009fe8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009fec:	2c58      	cmp	r4, #88	; 0x58
 8009fee:	d14d      	bne.n	800a08c <_strtol_l.constprop.0+0xec>
 8009ff0:	786c      	ldrb	r4, [r5, #1]
 8009ff2:	2310      	movs	r3, #16
 8009ff4:	3502      	adds	r5, #2
 8009ff6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009ffa:	f108 38ff 	add.w	r8, r8, #4294967295
 8009ffe:	f04f 0c00 	mov.w	ip, #0
 800a002:	fbb8 f9f3 	udiv	r9, r8, r3
 800a006:	4666      	mov	r6, ip
 800a008:	fb03 8a19 	mls	sl, r3, r9, r8
 800a00c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a010:	f1be 0f09 	cmp.w	lr, #9
 800a014:	d816      	bhi.n	800a044 <_strtol_l.constprop.0+0xa4>
 800a016:	4674      	mov	r4, lr
 800a018:	42a3      	cmp	r3, r4
 800a01a:	dd24      	ble.n	800a066 <_strtol_l.constprop.0+0xc6>
 800a01c:	f1bc 0f00 	cmp.w	ip, #0
 800a020:	db1e      	blt.n	800a060 <_strtol_l.constprop.0+0xc0>
 800a022:	45b1      	cmp	r9, r6
 800a024:	d31c      	bcc.n	800a060 <_strtol_l.constprop.0+0xc0>
 800a026:	d101      	bne.n	800a02c <_strtol_l.constprop.0+0x8c>
 800a028:	45a2      	cmp	sl, r4
 800a02a:	db19      	blt.n	800a060 <_strtol_l.constprop.0+0xc0>
 800a02c:	fb06 4603 	mla	r6, r6, r3, r4
 800a030:	f04f 0c01 	mov.w	ip, #1
 800a034:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a038:	e7e8      	b.n	800a00c <_strtol_l.constprop.0+0x6c>
 800a03a:	2c2b      	cmp	r4, #43	; 0x2b
 800a03c:	bf04      	itt	eq
 800a03e:	782c      	ldrbeq	r4, [r5, #0]
 800a040:	1cb5      	addeq	r5, r6, #2
 800a042:	e7ca      	b.n	8009fda <_strtol_l.constprop.0+0x3a>
 800a044:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a048:	f1be 0f19 	cmp.w	lr, #25
 800a04c:	d801      	bhi.n	800a052 <_strtol_l.constprop.0+0xb2>
 800a04e:	3c37      	subs	r4, #55	; 0x37
 800a050:	e7e2      	b.n	800a018 <_strtol_l.constprop.0+0x78>
 800a052:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a056:	f1be 0f19 	cmp.w	lr, #25
 800a05a:	d804      	bhi.n	800a066 <_strtol_l.constprop.0+0xc6>
 800a05c:	3c57      	subs	r4, #87	; 0x57
 800a05e:	e7db      	b.n	800a018 <_strtol_l.constprop.0+0x78>
 800a060:	f04f 3cff 	mov.w	ip, #4294967295
 800a064:	e7e6      	b.n	800a034 <_strtol_l.constprop.0+0x94>
 800a066:	f1bc 0f00 	cmp.w	ip, #0
 800a06a:	da05      	bge.n	800a078 <_strtol_l.constprop.0+0xd8>
 800a06c:	2322      	movs	r3, #34	; 0x22
 800a06e:	6003      	str	r3, [r0, #0]
 800a070:	4646      	mov	r6, r8
 800a072:	b942      	cbnz	r2, 800a086 <_strtol_l.constprop.0+0xe6>
 800a074:	4630      	mov	r0, r6
 800a076:	e79e      	b.n	8009fb6 <_strtol_l.constprop.0+0x16>
 800a078:	b107      	cbz	r7, 800a07c <_strtol_l.constprop.0+0xdc>
 800a07a:	4276      	negs	r6, r6
 800a07c:	2a00      	cmp	r2, #0
 800a07e:	d0f9      	beq.n	800a074 <_strtol_l.constprop.0+0xd4>
 800a080:	f1bc 0f00 	cmp.w	ip, #0
 800a084:	d000      	beq.n	800a088 <_strtol_l.constprop.0+0xe8>
 800a086:	1e69      	subs	r1, r5, #1
 800a088:	6011      	str	r1, [r2, #0]
 800a08a:	e7f3      	b.n	800a074 <_strtol_l.constprop.0+0xd4>
 800a08c:	2430      	movs	r4, #48	; 0x30
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d1b1      	bne.n	8009ff6 <_strtol_l.constprop.0+0x56>
 800a092:	2308      	movs	r3, #8
 800a094:	e7af      	b.n	8009ff6 <_strtol_l.constprop.0+0x56>
 800a096:	2c30      	cmp	r4, #48	; 0x30
 800a098:	d0a5      	beq.n	8009fe6 <_strtol_l.constprop.0+0x46>
 800a09a:	230a      	movs	r3, #10
 800a09c:	e7ab      	b.n	8009ff6 <_strtol_l.constprop.0+0x56>
 800a09e:	bf00      	nop
 800a0a0:	0800dd21 	.word	0x0800dd21

0800a0a4 <_strtol_r>:
 800a0a4:	f7ff bf7c 	b.w	8009fa0 <_strtol_l.constprop.0>

0800a0a8 <_user_strerror>:
 800a0a8:	2000      	movs	r0, #0
 800a0aa:	4770      	bx	lr

0800a0ac <_vsiprintf_r>:
 800a0ac:	b500      	push	{lr}
 800a0ae:	b09b      	sub	sp, #108	; 0x6c
 800a0b0:	9100      	str	r1, [sp, #0]
 800a0b2:	9104      	str	r1, [sp, #16]
 800a0b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a0b8:	9105      	str	r1, [sp, #20]
 800a0ba:	9102      	str	r1, [sp, #8]
 800a0bc:	4905      	ldr	r1, [pc, #20]	; (800a0d4 <_vsiprintf_r+0x28>)
 800a0be:	9103      	str	r1, [sp, #12]
 800a0c0:	4669      	mov	r1, sp
 800a0c2:	f002 f98b 	bl	800c3dc <_svfiprintf_r>
 800a0c6:	9b00      	ldr	r3, [sp, #0]
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	701a      	strb	r2, [r3, #0]
 800a0cc:	b01b      	add	sp, #108	; 0x6c
 800a0ce:	f85d fb04 	ldr.w	pc, [sp], #4
 800a0d2:	bf00      	nop
 800a0d4:	ffff0208 	.word	0xffff0208

0800a0d8 <vsiprintf>:
 800a0d8:	4613      	mov	r3, r2
 800a0da:	460a      	mov	r2, r1
 800a0dc:	4601      	mov	r1, r0
 800a0de:	4802      	ldr	r0, [pc, #8]	; (800a0e8 <vsiprintf+0x10>)
 800a0e0:	6800      	ldr	r0, [r0, #0]
 800a0e2:	f7ff bfe3 	b.w	800a0ac <_vsiprintf_r>
 800a0e6:	bf00      	nop
 800a0e8:	2000003c 	.word	0x2000003c

0800a0ec <_write_r>:
 800a0ec:	b538      	push	{r3, r4, r5, lr}
 800a0ee:	4d07      	ldr	r5, [pc, #28]	; (800a10c <_write_r+0x20>)
 800a0f0:	4604      	mov	r4, r0
 800a0f2:	4608      	mov	r0, r1
 800a0f4:	4611      	mov	r1, r2
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	602a      	str	r2, [r5, #0]
 800a0fa:	461a      	mov	r2, r3
 800a0fc:	f7f7 fd89 	bl	8001c12 <_write>
 800a100:	1c43      	adds	r3, r0, #1
 800a102:	d102      	bne.n	800a10a <_write_r+0x1e>
 800a104:	682b      	ldr	r3, [r5, #0]
 800a106:	b103      	cbz	r3, 800a10a <_write_r+0x1e>
 800a108:	6023      	str	r3, [r4, #0]
 800a10a:	bd38      	pop	{r3, r4, r5, pc}
 800a10c:	200007fc 	.word	0x200007fc

0800a110 <_close_r>:
 800a110:	b538      	push	{r3, r4, r5, lr}
 800a112:	4d06      	ldr	r5, [pc, #24]	; (800a12c <_close_r+0x1c>)
 800a114:	2300      	movs	r3, #0
 800a116:	4604      	mov	r4, r0
 800a118:	4608      	mov	r0, r1
 800a11a:	602b      	str	r3, [r5, #0]
 800a11c:	f7f7 fd95 	bl	8001c4a <_close>
 800a120:	1c43      	adds	r3, r0, #1
 800a122:	d102      	bne.n	800a12a <_close_r+0x1a>
 800a124:	682b      	ldr	r3, [r5, #0]
 800a126:	b103      	cbz	r3, 800a12a <_close_r+0x1a>
 800a128:	6023      	str	r3, [r4, #0]
 800a12a:	bd38      	pop	{r3, r4, r5, pc}
 800a12c:	200007fc 	.word	0x200007fc

0800a130 <quorem>:
 800a130:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a134:	6903      	ldr	r3, [r0, #16]
 800a136:	690c      	ldr	r4, [r1, #16]
 800a138:	42a3      	cmp	r3, r4
 800a13a:	4607      	mov	r7, r0
 800a13c:	f2c0 8081 	blt.w	800a242 <quorem+0x112>
 800a140:	3c01      	subs	r4, #1
 800a142:	f101 0814 	add.w	r8, r1, #20
 800a146:	f100 0514 	add.w	r5, r0, #20
 800a14a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a14e:	9301      	str	r3, [sp, #4]
 800a150:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a154:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a158:	3301      	adds	r3, #1
 800a15a:	429a      	cmp	r2, r3
 800a15c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a160:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a164:	fbb2 f6f3 	udiv	r6, r2, r3
 800a168:	d331      	bcc.n	800a1ce <quorem+0x9e>
 800a16a:	f04f 0e00 	mov.w	lr, #0
 800a16e:	4640      	mov	r0, r8
 800a170:	46ac      	mov	ip, r5
 800a172:	46f2      	mov	sl, lr
 800a174:	f850 2b04 	ldr.w	r2, [r0], #4
 800a178:	b293      	uxth	r3, r2
 800a17a:	fb06 e303 	mla	r3, r6, r3, lr
 800a17e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a182:	b29b      	uxth	r3, r3
 800a184:	ebaa 0303 	sub.w	r3, sl, r3
 800a188:	f8dc a000 	ldr.w	sl, [ip]
 800a18c:	0c12      	lsrs	r2, r2, #16
 800a18e:	fa13 f38a 	uxtah	r3, r3, sl
 800a192:	fb06 e202 	mla	r2, r6, r2, lr
 800a196:	9300      	str	r3, [sp, #0]
 800a198:	9b00      	ldr	r3, [sp, #0]
 800a19a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a19e:	b292      	uxth	r2, r2
 800a1a0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a1a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a1a8:	f8bd 3000 	ldrh.w	r3, [sp]
 800a1ac:	4581      	cmp	r9, r0
 800a1ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a1b2:	f84c 3b04 	str.w	r3, [ip], #4
 800a1b6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a1ba:	d2db      	bcs.n	800a174 <quorem+0x44>
 800a1bc:	f855 300b 	ldr.w	r3, [r5, fp]
 800a1c0:	b92b      	cbnz	r3, 800a1ce <quorem+0x9e>
 800a1c2:	9b01      	ldr	r3, [sp, #4]
 800a1c4:	3b04      	subs	r3, #4
 800a1c6:	429d      	cmp	r5, r3
 800a1c8:	461a      	mov	r2, r3
 800a1ca:	d32e      	bcc.n	800a22a <quorem+0xfa>
 800a1cc:	613c      	str	r4, [r7, #16]
 800a1ce:	4638      	mov	r0, r7
 800a1d0:	f001 fe9e 	bl	800bf10 <__mcmp>
 800a1d4:	2800      	cmp	r0, #0
 800a1d6:	db24      	blt.n	800a222 <quorem+0xf2>
 800a1d8:	3601      	adds	r6, #1
 800a1da:	4628      	mov	r0, r5
 800a1dc:	f04f 0c00 	mov.w	ip, #0
 800a1e0:	f858 2b04 	ldr.w	r2, [r8], #4
 800a1e4:	f8d0 e000 	ldr.w	lr, [r0]
 800a1e8:	b293      	uxth	r3, r2
 800a1ea:	ebac 0303 	sub.w	r3, ip, r3
 800a1ee:	0c12      	lsrs	r2, r2, #16
 800a1f0:	fa13 f38e 	uxtah	r3, r3, lr
 800a1f4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a1f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a1fc:	b29b      	uxth	r3, r3
 800a1fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a202:	45c1      	cmp	r9, r8
 800a204:	f840 3b04 	str.w	r3, [r0], #4
 800a208:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a20c:	d2e8      	bcs.n	800a1e0 <quorem+0xb0>
 800a20e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a212:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a216:	b922      	cbnz	r2, 800a222 <quorem+0xf2>
 800a218:	3b04      	subs	r3, #4
 800a21a:	429d      	cmp	r5, r3
 800a21c:	461a      	mov	r2, r3
 800a21e:	d30a      	bcc.n	800a236 <quorem+0x106>
 800a220:	613c      	str	r4, [r7, #16]
 800a222:	4630      	mov	r0, r6
 800a224:	b003      	add	sp, #12
 800a226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a22a:	6812      	ldr	r2, [r2, #0]
 800a22c:	3b04      	subs	r3, #4
 800a22e:	2a00      	cmp	r2, #0
 800a230:	d1cc      	bne.n	800a1cc <quorem+0x9c>
 800a232:	3c01      	subs	r4, #1
 800a234:	e7c7      	b.n	800a1c6 <quorem+0x96>
 800a236:	6812      	ldr	r2, [r2, #0]
 800a238:	3b04      	subs	r3, #4
 800a23a:	2a00      	cmp	r2, #0
 800a23c:	d1f0      	bne.n	800a220 <quorem+0xf0>
 800a23e:	3c01      	subs	r4, #1
 800a240:	e7eb      	b.n	800a21a <quorem+0xea>
 800a242:	2000      	movs	r0, #0
 800a244:	e7ee      	b.n	800a224 <quorem+0xf4>
	...

0800a248 <_dtoa_r>:
 800a248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a24c:	ed2d 8b04 	vpush	{d8-d9}
 800a250:	ec57 6b10 	vmov	r6, r7, d0
 800a254:	b093      	sub	sp, #76	; 0x4c
 800a256:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a258:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a25c:	9106      	str	r1, [sp, #24]
 800a25e:	ee10 aa10 	vmov	sl, s0
 800a262:	4604      	mov	r4, r0
 800a264:	9209      	str	r2, [sp, #36]	; 0x24
 800a266:	930c      	str	r3, [sp, #48]	; 0x30
 800a268:	46bb      	mov	fp, r7
 800a26a:	b975      	cbnz	r5, 800a28a <_dtoa_r+0x42>
 800a26c:	2010      	movs	r0, #16
 800a26e:	f7fd fd91 	bl	8007d94 <malloc>
 800a272:	4602      	mov	r2, r0
 800a274:	6260      	str	r0, [r4, #36]	; 0x24
 800a276:	b920      	cbnz	r0, 800a282 <_dtoa_r+0x3a>
 800a278:	4ba7      	ldr	r3, [pc, #668]	; (800a518 <_dtoa_r+0x2d0>)
 800a27a:	21ea      	movs	r1, #234	; 0xea
 800a27c:	48a7      	ldr	r0, [pc, #668]	; (800a51c <_dtoa_r+0x2d4>)
 800a27e:	f002 fdf3 	bl	800ce68 <__assert_func>
 800a282:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a286:	6005      	str	r5, [r0, #0]
 800a288:	60c5      	str	r5, [r0, #12]
 800a28a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a28c:	6819      	ldr	r1, [r3, #0]
 800a28e:	b151      	cbz	r1, 800a2a6 <_dtoa_r+0x5e>
 800a290:	685a      	ldr	r2, [r3, #4]
 800a292:	604a      	str	r2, [r1, #4]
 800a294:	2301      	movs	r3, #1
 800a296:	4093      	lsls	r3, r2
 800a298:	608b      	str	r3, [r1, #8]
 800a29a:	4620      	mov	r0, r4
 800a29c:	f001 fbac 	bl	800b9f8 <_Bfree>
 800a2a0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	601a      	str	r2, [r3, #0]
 800a2a6:	1e3b      	subs	r3, r7, #0
 800a2a8:	bfaa      	itet	ge
 800a2aa:	2300      	movge	r3, #0
 800a2ac:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a2b0:	f8c8 3000 	strge.w	r3, [r8]
 800a2b4:	4b9a      	ldr	r3, [pc, #616]	; (800a520 <_dtoa_r+0x2d8>)
 800a2b6:	bfbc      	itt	lt
 800a2b8:	2201      	movlt	r2, #1
 800a2ba:	f8c8 2000 	strlt.w	r2, [r8]
 800a2be:	ea33 030b 	bics.w	r3, r3, fp
 800a2c2:	d11b      	bne.n	800a2fc <_dtoa_r+0xb4>
 800a2c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a2c6:	f242 730f 	movw	r3, #9999	; 0x270f
 800a2ca:	6013      	str	r3, [r2, #0]
 800a2cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a2d0:	4333      	orrs	r3, r6
 800a2d2:	f000 8592 	beq.w	800adfa <_dtoa_r+0xbb2>
 800a2d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2d8:	b963      	cbnz	r3, 800a2f4 <_dtoa_r+0xac>
 800a2da:	4b92      	ldr	r3, [pc, #584]	; (800a524 <_dtoa_r+0x2dc>)
 800a2dc:	e022      	b.n	800a324 <_dtoa_r+0xdc>
 800a2de:	4b92      	ldr	r3, [pc, #584]	; (800a528 <_dtoa_r+0x2e0>)
 800a2e0:	9301      	str	r3, [sp, #4]
 800a2e2:	3308      	adds	r3, #8
 800a2e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a2e6:	6013      	str	r3, [r2, #0]
 800a2e8:	9801      	ldr	r0, [sp, #4]
 800a2ea:	b013      	add	sp, #76	; 0x4c
 800a2ec:	ecbd 8b04 	vpop	{d8-d9}
 800a2f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2f4:	4b8b      	ldr	r3, [pc, #556]	; (800a524 <_dtoa_r+0x2dc>)
 800a2f6:	9301      	str	r3, [sp, #4]
 800a2f8:	3303      	adds	r3, #3
 800a2fa:	e7f3      	b.n	800a2e4 <_dtoa_r+0x9c>
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	2300      	movs	r3, #0
 800a300:	4650      	mov	r0, sl
 800a302:	4659      	mov	r1, fp
 800a304:	f7f6 fbf0 	bl	8000ae8 <__aeabi_dcmpeq>
 800a308:	ec4b ab19 	vmov	d9, sl, fp
 800a30c:	4680      	mov	r8, r0
 800a30e:	b158      	cbz	r0, 800a328 <_dtoa_r+0xe0>
 800a310:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a312:	2301      	movs	r3, #1
 800a314:	6013      	str	r3, [r2, #0]
 800a316:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a318:	2b00      	cmp	r3, #0
 800a31a:	f000 856b 	beq.w	800adf4 <_dtoa_r+0xbac>
 800a31e:	4883      	ldr	r0, [pc, #524]	; (800a52c <_dtoa_r+0x2e4>)
 800a320:	6018      	str	r0, [r3, #0]
 800a322:	1e43      	subs	r3, r0, #1
 800a324:	9301      	str	r3, [sp, #4]
 800a326:	e7df      	b.n	800a2e8 <_dtoa_r+0xa0>
 800a328:	ec4b ab10 	vmov	d0, sl, fp
 800a32c:	aa10      	add	r2, sp, #64	; 0x40
 800a32e:	a911      	add	r1, sp, #68	; 0x44
 800a330:	4620      	mov	r0, r4
 800a332:	f001 ff0f 	bl	800c154 <__d2b>
 800a336:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a33a:	ee08 0a10 	vmov	s16, r0
 800a33e:	2d00      	cmp	r5, #0
 800a340:	f000 8084 	beq.w	800a44c <_dtoa_r+0x204>
 800a344:	ee19 3a90 	vmov	r3, s19
 800a348:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a34c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a350:	4656      	mov	r6, sl
 800a352:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a356:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a35a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a35e:	4b74      	ldr	r3, [pc, #464]	; (800a530 <_dtoa_r+0x2e8>)
 800a360:	2200      	movs	r2, #0
 800a362:	4630      	mov	r0, r6
 800a364:	4639      	mov	r1, r7
 800a366:	f7f5 ff9f 	bl	80002a8 <__aeabi_dsub>
 800a36a:	a365      	add	r3, pc, #404	; (adr r3, 800a500 <_dtoa_r+0x2b8>)
 800a36c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a370:	f7f6 f952 	bl	8000618 <__aeabi_dmul>
 800a374:	a364      	add	r3, pc, #400	; (adr r3, 800a508 <_dtoa_r+0x2c0>)
 800a376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a37a:	f7f5 ff97 	bl	80002ac <__adddf3>
 800a37e:	4606      	mov	r6, r0
 800a380:	4628      	mov	r0, r5
 800a382:	460f      	mov	r7, r1
 800a384:	f7f6 f8de 	bl	8000544 <__aeabi_i2d>
 800a388:	a361      	add	r3, pc, #388	; (adr r3, 800a510 <_dtoa_r+0x2c8>)
 800a38a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a38e:	f7f6 f943 	bl	8000618 <__aeabi_dmul>
 800a392:	4602      	mov	r2, r0
 800a394:	460b      	mov	r3, r1
 800a396:	4630      	mov	r0, r6
 800a398:	4639      	mov	r1, r7
 800a39a:	f7f5 ff87 	bl	80002ac <__adddf3>
 800a39e:	4606      	mov	r6, r0
 800a3a0:	460f      	mov	r7, r1
 800a3a2:	f7f6 fbe9 	bl	8000b78 <__aeabi_d2iz>
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	9000      	str	r0, [sp, #0]
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	4630      	mov	r0, r6
 800a3ae:	4639      	mov	r1, r7
 800a3b0:	f7f6 fba4 	bl	8000afc <__aeabi_dcmplt>
 800a3b4:	b150      	cbz	r0, 800a3cc <_dtoa_r+0x184>
 800a3b6:	9800      	ldr	r0, [sp, #0]
 800a3b8:	f7f6 f8c4 	bl	8000544 <__aeabi_i2d>
 800a3bc:	4632      	mov	r2, r6
 800a3be:	463b      	mov	r3, r7
 800a3c0:	f7f6 fb92 	bl	8000ae8 <__aeabi_dcmpeq>
 800a3c4:	b910      	cbnz	r0, 800a3cc <_dtoa_r+0x184>
 800a3c6:	9b00      	ldr	r3, [sp, #0]
 800a3c8:	3b01      	subs	r3, #1
 800a3ca:	9300      	str	r3, [sp, #0]
 800a3cc:	9b00      	ldr	r3, [sp, #0]
 800a3ce:	2b16      	cmp	r3, #22
 800a3d0:	d85a      	bhi.n	800a488 <_dtoa_r+0x240>
 800a3d2:	9a00      	ldr	r2, [sp, #0]
 800a3d4:	4b57      	ldr	r3, [pc, #348]	; (800a534 <_dtoa_r+0x2ec>)
 800a3d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3de:	ec51 0b19 	vmov	r0, r1, d9
 800a3e2:	f7f6 fb8b 	bl	8000afc <__aeabi_dcmplt>
 800a3e6:	2800      	cmp	r0, #0
 800a3e8:	d050      	beq.n	800a48c <_dtoa_r+0x244>
 800a3ea:	9b00      	ldr	r3, [sp, #0]
 800a3ec:	3b01      	subs	r3, #1
 800a3ee:	9300      	str	r3, [sp, #0]
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a3f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a3f6:	1b5d      	subs	r5, r3, r5
 800a3f8:	1e6b      	subs	r3, r5, #1
 800a3fa:	9305      	str	r3, [sp, #20]
 800a3fc:	bf45      	ittet	mi
 800a3fe:	f1c5 0301 	rsbmi	r3, r5, #1
 800a402:	9304      	strmi	r3, [sp, #16]
 800a404:	2300      	movpl	r3, #0
 800a406:	2300      	movmi	r3, #0
 800a408:	bf4c      	ite	mi
 800a40a:	9305      	strmi	r3, [sp, #20]
 800a40c:	9304      	strpl	r3, [sp, #16]
 800a40e:	9b00      	ldr	r3, [sp, #0]
 800a410:	2b00      	cmp	r3, #0
 800a412:	db3d      	blt.n	800a490 <_dtoa_r+0x248>
 800a414:	9b05      	ldr	r3, [sp, #20]
 800a416:	9a00      	ldr	r2, [sp, #0]
 800a418:	920a      	str	r2, [sp, #40]	; 0x28
 800a41a:	4413      	add	r3, r2
 800a41c:	9305      	str	r3, [sp, #20]
 800a41e:	2300      	movs	r3, #0
 800a420:	9307      	str	r3, [sp, #28]
 800a422:	9b06      	ldr	r3, [sp, #24]
 800a424:	2b09      	cmp	r3, #9
 800a426:	f200 8089 	bhi.w	800a53c <_dtoa_r+0x2f4>
 800a42a:	2b05      	cmp	r3, #5
 800a42c:	bfc4      	itt	gt
 800a42e:	3b04      	subgt	r3, #4
 800a430:	9306      	strgt	r3, [sp, #24]
 800a432:	9b06      	ldr	r3, [sp, #24]
 800a434:	f1a3 0302 	sub.w	r3, r3, #2
 800a438:	bfcc      	ite	gt
 800a43a:	2500      	movgt	r5, #0
 800a43c:	2501      	movle	r5, #1
 800a43e:	2b03      	cmp	r3, #3
 800a440:	f200 8087 	bhi.w	800a552 <_dtoa_r+0x30a>
 800a444:	e8df f003 	tbb	[pc, r3]
 800a448:	59383a2d 	.word	0x59383a2d
 800a44c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a450:	441d      	add	r5, r3
 800a452:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a456:	2b20      	cmp	r3, #32
 800a458:	bfc1      	itttt	gt
 800a45a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a45e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a462:	fa0b f303 	lslgt.w	r3, fp, r3
 800a466:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a46a:	bfda      	itte	le
 800a46c:	f1c3 0320 	rsble	r3, r3, #32
 800a470:	fa06 f003 	lslle.w	r0, r6, r3
 800a474:	4318      	orrgt	r0, r3
 800a476:	f7f6 f855 	bl	8000524 <__aeabi_ui2d>
 800a47a:	2301      	movs	r3, #1
 800a47c:	4606      	mov	r6, r0
 800a47e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a482:	3d01      	subs	r5, #1
 800a484:	930e      	str	r3, [sp, #56]	; 0x38
 800a486:	e76a      	b.n	800a35e <_dtoa_r+0x116>
 800a488:	2301      	movs	r3, #1
 800a48a:	e7b2      	b.n	800a3f2 <_dtoa_r+0x1aa>
 800a48c:	900b      	str	r0, [sp, #44]	; 0x2c
 800a48e:	e7b1      	b.n	800a3f4 <_dtoa_r+0x1ac>
 800a490:	9b04      	ldr	r3, [sp, #16]
 800a492:	9a00      	ldr	r2, [sp, #0]
 800a494:	1a9b      	subs	r3, r3, r2
 800a496:	9304      	str	r3, [sp, #16]
 800a498:	4253      	negs	r3, r2
 800a49a:	9307      	str	r3, [sp, #28]
 800a49c:	2300      	movs	r3, #0
 800a49e:	930a      	str	r3, [sp, #40]	; 0x28
 800a4a0:	e7bf      	b.n	800a422 <_dtoa_r+0x1da>
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	9308      	str	r3, [sp, #32]
 800a4a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	dc55      	bgt.n	800a558 <_dtoa_r+0x310>
 800a4ac:	2301      	movs	r3, #1
 800a4ae:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a4b2:	461a      	mov	r2, r3
 800a4b4:	9209      	str	r2, [sp, #36]	; 0x24
 800a4b6:	e00c      	b.n	800a4d2 <_dtoa_r+0x28a>
 800a4b8:	2301      	movs	r3, #1
 800a4ba:	e7f3      	b.n	800a4a4 <_dtoa_r+0x25c>
 800a4bc:	2300      	movs	r3, #0
 800a4be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a4c0:	9308      	str	r3, [sp, #32]
 800a4c2:	9b00      	ldr	r3, [sp, #0]
 800a4c4:	4413      	add	r3, r2
 800a4c6:	9302      	str	r3, [sp, #8]
 800a4c8:	3301      	adds	r3, #1
 800a4ca:	2b01      	cmp	r3, #1
 800a4cc:	9303      	str	r3, [sp, #12]
 800a4ce:	bfb8      	it	lt
 800a4d0:	2301      	movlt	r3, #1
 800a4d2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	6042      	str	r2, [r0, #4]
 800a4d8:	2204      	movs	r2, #4
 800a4da:	f102 0614 	add.w	r6, r2, #20
 800a4de:	429e      	cmp	r6, r3
 800a4e0:	6841      	ldr	r1, [r0, #4]
 800a4e2:	d93d      	bls.n	800a560 <_dtoa_r+0x318>
 800a4e4:	4620      	mov	r0, r4
 800a4e6:	f001 fa47 	bl	800b978 <_Balloc>
 800a4ea:	9001      	str	r0, [sp, #4]
 800a4ec:	2800      	cmp	r0, #0
 800a4ee:	d13b      	bne.n	800a568 <_dtoa_r+0x320>
 800a4f0:	4b11      	ldr	r3, [pc, #68]	; (800a538 <_dtoa_r+0x2f0>)
 800a4f2:	4602      	mov	r2, r0
 800a4f4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a4f8:	e6c0      	b.n	800a27c <_dtoa_r+0x34>
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	e7df      	b.n	800a4be <_dtoa_r+0x276>
 800a4fe:	bf00      	nop
 800a500:	636f4361 	.word	0x636f4361
 800a504:	3fd287a7 	.word	0x3fd287a7
 800a508:	8b60c8b3 	.word	0x8b60c8b3
 800a50c:	3fc68a28 	.word	0x3fc68a28
 800a510:	509f79fb 	.word	0x509f79fb
 800a514:	3fd34413 	.word	0x3fd34413
 800a518:	0800de2e 	.word	0x0800de2e
 800a51c:	0800de45 	.word	0x0800de45
 800a520:	7ff00000 	.word	0x7ff00000
 800a524:	0800de2a 	.word	0x0800de2a
 800a528:	0800de21 	.word	0x0800de21
 800a52c:	0800e102 	.word	0x0800e102
 800a530:	3ff80000 	.word	0x3ff80000
 800a534:	0800e018 	.word	0x0800e018
 800a538:	0800dea0 	.word	0x0800dea0
 800a53c:	2501      	movs	r5, #1
 800a53e:	2300      	movs	r3, #0
 800a540:	9306      	str	r3, [sp, #24]
 800a542:	9508      	str	r5, [sp, #32]
 800a544:	f04f 33ff 	mov.w	r3, #4294967295
 800a548:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a54c:	2200      	movs	r2, #0
 800a54e:	2312      	movs	r3, #18
 800a550:	e7b0      	b.n	800a4b4 <_dtoa_r+0x26c>
 800a552:	2301      	movs	r3, #1
 800a554:	9308      	str	r3, [sp, #32]
 800a556:	e7f5      	b.n	800a544 <_dtoa_r+0x2fc>
 800a558:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a55a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a55e:	e7b8      	b.n	800a4d2 <_dtoa_r+0x28a>
 800a560:	3101      	adds	r1, #1
 800a562:	6041      	str	r1, [r0, #4]
 800a564:	0052      	lsls	r2, r2, #1
 800a566:	e7b8      	b.n	800a4da <_dtoa_r+0x292>
 800a568:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a56a:	9a01      	ldr	r2, [sp, #4]
 800a56c:	601a      	str	r2, [r3, #0]
 800a56e:	9b03      	ldr	r3, [sp, #12]
 800a570:	2b0e      	cmp	r3, #14
 800a572:	f200 809d 	bhi.w	800a6b0 <_dtoa_r+0x468>
 800a576:	2d00      	cmp	r5, #0
 800a578:	f000 809a 	beq.w	800a6b0 <_dtoa_r+0x468>
 800a57c:	9b00      	ldr	r3, [sp, #0]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	dd32      	ble.n	800a5e8 <_dtoa_r+0x3a0>
 800a582:	4ab7      	ldr	r2, [pc, #732]	; (800a860 <_dtoa_r+0x618>)
 800a584:	f003 030f 	and.w	r3, r3, #15
 800a588:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a58c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a590:	9b00      	ldr	r3, [sp, #0]
 800a592:	05d8      	lsls	r0, r3, #23
 800a594:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a598:	d516      	bpl.n	800a5c8 <_dtoa_r+0x380>
 800a59a:	4bb2      	ldr	r3, [pc, #712]	; (800a864 <_dtoa_r+0x61c>)
 800a59c:	ec51 0b19 	vmov	r0, r1, d9
 800a5a0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a5a4:	f7f6 f962 	bl	800086c <__aeabi_ddiv>
 800a5a8:	f007 070f 	and.w	r7, r7, #15
 800a5ac:	4682      	mov	sl, r0
 800a5ae:	468b      	mov	fp, r1
 800a5b0:	2503      	movs	r5, #3
 800a5b2:	4eac      	ldr	r6, [pc, #688]	; (800a864 <_dtoa_r+0x61c>)
 800a5b4:	b957      	cbnz	r7, 800a5cc <_dtoa_r+0x384>
 800a5b6:	4642      	mov	r2, r8
 800a5b8:	464b      	mov	r3, r9
 800a5ba:	4650      	mov	r0, sl
 800a5bc:	4659      	mov	r1, fp
 800a5be:	f7f6 f955 	bl	800086c <__aeabi_ddiv>
 800a5c2:	4682      	mov	sl, r0
 800a5c4:	468b      	mov	fp, r1
 800a5c6:	e028      	b.n	800a61a <_dtoa_r+0x3d2>
 800a5c8:	2502      	movs	r5, #2
 800a5ca:	e7f2      	b.n	800a5b2 <_dtoa_r+0x36a>
 800a5cc:	07f9      	lsls	r1, r7, #31
 800a5ce:	d508      	bpl.n	800a5e2 <_dtoa_r+0x39a>
 800a5d0:	4640      	mov	r0, r8
 800a5d2:	4649      	mov	r1, r9
 800a5d4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a5d8:	f7f6 f81e 	bl	8000618 <__aeabi_dmul>
 800a5dc:	3501      	adds	r5, #1
 800a5de:	4680      	mov	r8, r0
 800a5e0:	4689      	mov	r9, r1
 800a5e2:	107f      	asrs	r7, r7, #1
 800a5e4:	3608      	adds	r6, #8
 800a5e6:	e7e5      	b.n	800a5b4 <_dtoa_r+0x36c>
 800a5e8:	f000 809b 	beq.w	800a722 <_dtoa_r+0x4da>
 800a5ec:	9b00      	ldr	r3, [sp, #0]
 800a5ee:	4f9d      	ldr	r7, [pc, #628]	; (800a864 <_dtoa_r+0x61c>)
 800a5f0:	425e      	negs	r6, r3
 800a5f2:	4b9b      	ldr	r3, [pc, #620]	; (800a860 <_dtoa_r+0x618>)
 800a5f4:	f006 020f 	and.w	r2, r6, #15
 800a5f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a5fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a600:	ec51 0b19 	vmov	r0, r1, d9
 800a604:	f7f6 f808 	bl	8000618 <__aeabi_dmul>
 800a608:	1136      	asrs	r6, r6, #4
 800a60a:	4682      	mov	sl, r0
 800a60c:	468b      	mov	fp, r1
 800a60e:	2300      	movs	r3, #0
 800a610:	2502      	movs	r5, #2
 800a612:	2e00      	cmp	r6, #0
 800a614:	d17a      	bne.n	800a70c <_dtoa_r+0x4c4>
 800a616:	2b00      	cmp	r3, #0
 800a618:	d1d3      	bne.n	800a5c2 <_dtoa_r+0x37a>
 800a61a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	f000 8082 	beq.w	800a726 <_dtoa_r+0x4de>
 800a622:	4b91      	ldr	r3, [pc, #580]	; (800a868 <_dtoa_r+0x620>)
 800a624:	2200      	movs	r2, #0
 800a626:	4650      	mov	r0, sl
 800a628:	4659      	mov	r1, fp
 800a62a:	f7f6 fa67 	bl	8000afc <__aeabi_dcmplt>
 800a62e:	2800      	cmp	r0, #0
 800a630:	d079      	beq.n	800a726 <_dtoa_r+0x4de>
 800a632:	9b03      	ldr	r3, [sp, #12]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d076      	beq.n	800a726 <_dtoa_r+0x4de>
 800a638:	9b02      	ldr	r3, [sp, #8]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	dd36      	ble.n	800a6ac <_dtoa_r+0x464>
 800a63e:	9b00      	ldr	r3, [sp, #0]
 800a640:	4650      	mov	r0, sl
 800a642:	4659      	mov	r1, fp
 800a644:	1e5f      	subs	r7, r3, #1
 800a646:	2200      	movs	r2, #0
 800a648:	4b88      	ldr	r3, [pc, #544]	; (800a86c <_dtoa_r+0x624>)
 800a64a:	f7f5 ffe5 	bl	8000618 <__aeabi_dmul>
 800a64e:	9e02      	ldr	r6, [sp, #8]
 800a650:	4682      	mov	sl, r0
 800a652:	468b      	mov	fp, r1
 800a654:	3501      	adds	r5, #1
 800a656:	4628      	mov	r0, r5
 800a658:	f7f5 ff74 	bl	8000544 <__aeabi_i2d>
 800a65c:	4652      	mov	r2, sl
 800a65e:	465b      	mov	r3, fp
 800a660:	f7f5 ffda 	bl	8000618 <__aeabi_dmul>
 800a664:	4b82      	ldr	r3, [pc, #520]	; (800a870 <_dtoa_r+0x628>)
 800a666:	2200      	movs	r2, #0
 800a668:	f7f5 fe20 	bl	80002ac <__adddf3>
 800a66c:	46d0      	mov	r8, sl
 800a66e:	46d9      	mov	r9, fp
 800a670:	4682      	mov	sl, r0
 800a672:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a676:	2e00      	cmp	r6, #0
 800a678:	d158      	bne.n	800a72c <_dtoa_r+0x4e4>
 800a67a:	4b7e      	ldr	r3, [pc, #504]	; (800a874 <_dtoa_r+0x62c>)
 800a67c:	2200      	movs	r2, #0
 800a67e:	4640      	mov	r0, r8
 800a680:	4649      	mov	r1, r9
 800a682:	f7f5 fe11 	bl	80002a8 <__aeabi_dsub>
 800a686:	4652      	mov	r2, sl
 800a688:	465b      	mov	r3, fp
 800a68a:	4680      	mov	r8, r0
 800a68c:	4689      	mov	r9, r1
 800a68e:	f7f6 fa53 	bl	8000b38 <__aeabi_dcmpgt>
 800a692:	2800      	cmp	r0, #0
 800a694:	f040 8295 	bne.w	800abc2 <_dtoa_r+0x97a>
 800a698:	4652      	mov	r2, sl
 800a69a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a69e:	4640      	mov	r0, r8
 800a6a0:	4649      	mov	r1, r9
 800a6a2:	f7f6 fa2b 	bl	8000afc <__aeabi_dcmplt>
 800a6a6:	2800      	cmp	r0, #0
 800a6a8:	f040 8289 	bne.w	800abbe <_dtoa_r+0x976>
 800a6ac:	ec5b ab19 	vmov	sl, fp, d9
 800a6b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	f2c0 8148 	blt.w	800a948 <_dtoa_r+0x700>
 800a6b8:	9a00      	ldr	r2, [sp, #0]
 800a6ba:	2a0e      	cmp	r2, #14
 800a6bc:	f300 8144 	bgt.w	800a948 <_dtoa_r+0x700>
 800a6c0:	4b67      	ldr	r3, [pc, #412]	; (800a860 <_dtoa_r+0x618>)
 800a6c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6c6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a6ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	f280 80d5 	bge.w	800a87c <_dtoa_r+0x634>
 800a6d2:	9b03      	ldr	r3, [sp, #12]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	f300 80d1 	bgt.w	800a87c <_dtoa_r+0x634>
 800a6da:	f040 826f 	bne.w	800abbc <_dtoa_r+0x974>
 800a6de:	4b65      	ldr	r3, [pc, #404]	; (800a874 <_dtoa_r+0x62c>)
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	4640      	mov	r0, r8
 800a6e4:	4649      	mov	r1, r9
 800a6e6:	f7f5 ff97 	bl	8000618 <__aeabi_dmul>
 800a6ea:	4652      	mov	r2, sl
 800a6ec:	465b      	mov	r3, fp
 800a6ee:	f7f6 fa19 	bl	8000b24 <__aeabi_dcmpge>
 800a6f2:	9e03      	ldr	r6, [sp, #12]
 800a6f4:	4637      	mov	r7, r6
 800a6f6:	2800      	cmp	r0, #0
 800a6f8:	f040 8245 	bne.w	800ab86 <_dtoa_r+0x93e>
 800a6fc:	9d01      	ldr	r5, [sp, #4]
 800a6fe:	2331      	movs	r3, #49	; 0x31
 800a700:	f805 3b01 	strb.w	r3, [r5], #1
 800a704:	9b00      	ldr	r3, [sp, #0]
 800a706:	3301      	adds	r3, #1
 800a708:	9300      	str	r3, [sp, #0]
 800a70a:	e240      	b.n	800ab8e <_dtoa_r+0x946>
 800a70c:	07f2      	lsls	r2, r6, #31
 800a70e:	d505      	bpl.n	800a71c <_dtoa_r+0x4d4>
 800a710:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a714:	f7f5 ff80 	bl	8000618 <__aeabi_dmul>
 800a718:	3501      	adds	r5, #1
 800a71a:	2301      	movs	r3, #1
 800a71c:	1076      	asrs	r6, r6, #1
 800a71e:	3708      	adds	r7, #8
 800a720:	e777      	b.n	800a612 <_dtoa_r+0x3ca>
 800a722:	2502      	movs	r5, #2
 800a724:	e779      	b.n	800a61a <_dtoa_r+0x3d2>
 800a726:	9f00      	ldr	r7, [sp, #0]
 800a728:	9e03      	ldr	r6, [sp, #12]
 800a72a:	e794      	b.n	800a656 <_dtoa_r+0x40e>
 800a72c:	9901      	ldr	r1, [sp, #4]
 800a72e:	4b4c      	ldr	r3, [pc, #304]	; (800a860 <_dtoa_r+0x618>)
 800a730:	4431      	add	r1, r6
 800a732:	910d      	str	r1, [sp, #52]	; 0x34
 800a734:	9908      	ldr	r1, [sp, #32]
 800a736:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a73a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a73e:	2900      	cmp	r1, #0
 800a740:	d043      	beq.n	800a7ca <_dtoa_r+0x582>
 800a742:	494d      	ldr	r1, [pc, #308]	; (800a878 <_dtoa_r+0x630>)
 800a744:	2000      	movs	r0, #0
 800a746:	f7f6 f891 	bl	800086c <__aeabi_ddiv>
 800a74a:	4652      	mov	r2, sl
 800a74c:	465b      	mov	r3, fp
 800a74e:	f7f5 fdab 	bl	80002a8 <__aeabi_dsub>
 800a752:	9d01      	ldr	r5, [sp, #4]
 800a754:	4682      	mov	sl, r0
 800a756:	468b      	mov	fp, r1
 800a758:	4649      	mov	r1, r9
 800a75a:	4640      	mov	r0, r8
 800a75c:	f7f6 fa0c 	bl	8000b78 <__aeabi_d2iz>
 800a760:	4606      	mov	r6, r0
 800a762:	f7f5 feef 	bl	8000544 <__aeabi_i2d>
 800a766:	4602      	mov	r2, r0
 800a768:	460b      	mov	r3, r1
 800a76a:	4640      	mov	r0, r8
 800a76c:	4649      	mov	r1, r9
 800a76e:	f7f5 fd9b 	bl	80002a8 <__aeabi_dsub>
 800a772:	3630      	adds	r6, #48	; 0x30
 800a774:	f805 6b01 	strb.w	r6, [r5], #1
 800a778:	4652      	mov	r2, sl
 800a77a:	465b      	mov	r3, fp
 800a77c:	4680      	mov	r8, r0
 800a77e:	4689      	mov	r9, r1
 800a780:	f7f6 f9bc 	bl	8000afc <__aeabi_dcmplt>
 800a784:	2800      	cmp	r0, #0
 800a786:	d163      	bne.n	800a850 <_dtoa_r+0x608>
 800a788:	4642      	mov	r2, r8
 800a78a:	464b      	mov	r3, r9
 800a78c:	4936      	ldr	r1, [pc, #216]	; (800a868 <_dtoa_r+0x620>)
 800a78e:	2000      	movs	r0, #0
 800a790:	f7f5 fd8a 	bl	80002a8 <__aeabi_dsub>
 800a794:	4652      	mov	r2, sl
 800a796:	465b      	mov	r3, fp
 800a798:	f7f6 f9b0 	bl	8000afc <__aeabi_dcmplt>
 800a79c:	2800      	cmp	r0, #0
 800a79e:	f040 80b5 	bne.w	800a90c <_dtoa_r+0x6c4>
 800a7a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7a4:	429d      	cmp	r5, r3
 800a7a6:	d081      	beq.n	800a6ac <_dtoa_r+0x464>
 800a7a8:	4b30      	ldr	r3, [pc, #192]	; (800a86c <_dtoa_r+0x624>)
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	4650      	mov	r0, sl
 800a7ae:	4659      	mov	r1, fp
 800a7b0:	f7f5 ff32 	bl	8000618 <__aeabi_dmul>
 800a7b4:	4b2d      	ldr	r3, [pc, #180]	; (800a86c <_dtoa_r+0x624>)
 800a7b6:	4682      	mov	sl, r0
 800a7b8:	468b      	mov	fp, r1
 800a7ba:	4640      	mov	r0, r8
 800a7bc:	4649      	mov	r1, r9
 800a7be:	2200      	movs	r2, #0
 800a7c0:	f7f5 ff2a 	bl	8000618 <__aeabi_dmul>
 800a7c4:	4680      	mov	r8, r0
 800a7c6:	4689      	mov	r9, r1
 800a7c8:	e7c6      	b.n	800a758 <_dtoa_r+0x510>
 800a7ca:	4650      	mov	r0, sl
 800a7cc:	4659      	mov	r1, fp
 800a7ce:	f7f5 ff23 	bl	8000618 <__aeabi_dmul>
 800a7d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7d4:	9d01      	ldr	r5, [sp, #4]
 800a7d6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a7d8:	4682      	mov	sl, r0
 800a7da:	468b      	mov	fp, r1
 800a7dc:	4649      	mov	r1, r9
 800a7de:	4640      	mov	r0, r8
 800a7e0:	f7f6 f9ca 	bl	8000b78 <__aeabi_d2iz>
 800a7e4:	4606      	mov	r6, r0
 800a7e6:	f7f5 fead 	bl	8000544 <__aeabi_i2d>
 800a7ea:	3630      	adds	r6, #48	; 0x30
 800a7ec:	4602      	mov	r2, r0
 800a7ee:	460b      	mov	r3, r1
 800a7f0:	4640      	mov	r0, r8
 800a7f2:	4649      	mov	r1, r9
 800a7f4:	f7f5 fd58 	bl	80002a8 <__aeabi_dsub>
 800a7f8:	f805 6b01 	strb.w	r6, [r5], #1
 800a7fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7fe:	429d      	cmp	r5, r3
 800a800:	4680      	mov	r8, r0
 800a802:	4689      	mov	r9, r1
 800a804:	f04f 0200 	mov.w	r2, #0
 800a808:	d124      	bne.n	800a854 <_dtoa_r+0x60c>
 800a80a:	4b1b      	ldr	r3, [pc, #108]	; (800a878 <_dtoa_r+0x630>)
 800a80c:	4650      	mov	r0, sl
 800a80e:	4659      	mov	r1, fp
 800a810:	f7f5 fd4c 	bl	80002ac <__adddf3>
 800a814:	4602      	mov	r2, r0
 800a816:	460b      	mov	r3, r1
 800a818:	4640      	mov	r0, r8
 800a81a:	4649      	mov	r1, r9
 800a81c:	f7f6 f98c 	bl	8000b38 <__aeabi_dcmpgt>
 800a820:	2800      	cmp	r0, #0
 800a822:	d173      	bne.n	800a90c <_dtoa_r+0x6c4>
 800a824:	4652      	mov	r2, sl
 800a826:	465b      	mov	r3, fp
 800a828:	4913      	ldr	r1, [pc, #76]	; (800a878 <_dtoa_r+0x630>)
 800a82a:	2000      	movs	r0, #0
 800a82c:	f7f5 fd3c 	bl	80002a8 <__aeabi_dsub>
 800a830:	4602      	mov	r2, r0
 800a832:	460b      	mov	r3, r1
 800a834:	4640      	mov	r0, r8
 800a836:	4649      	mov	r1, r9
 800a838:	f7f6 f960 	bl	8000afc <__aeabi_dcmplt>
 800a83c:	2800      	cmp	r0, #0
 800a83e:	f43f af35 	beq.w	800a6ac <_dtoa_r+0x464>
 800a842:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a844:	1e6b      	subs	r3, r5, #1
 800a846:	930f      	str	r3, [sp, #60]	; 0x3c
 800a848:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a84c:	2b30      	cmp	r3, #48	; 0x30
 800a84e:	d0f8      	beq.n	800a842 <_dtoa_r+0x5fa>
 800a850:	9700      	str	r7, [sp, #0]
 800a852:	e049      	b.n	800a8e8 <_dtoa_r+0x6a0>
 800a854:	4b05      	ldr	r3, [pc, #20]	; (800a86c <_dtoa_r+0x624>)
 800a856:	f7f5 fedf 	bl	8000618 <__aeabi_dmul>
 800a85a:	4680      	mov	r8, r0
 800a85c:	4689      	mov	r9, r1
 800a85e:	e7bd      	b.n	800a7dc <_dtoa_r+0x594>
 800a860:	0800e018 	.word	0x0800e018
 800a864:	0800dff0 	.word	0x0800dff0
 800a868:	3ff00000 	.word	0x3ff00000
 800a86c:	40240000 	.word	0x40240000
 800a870:	401c0000 	.word	0x401c0000
 800a874:	40140000 	.word	0x40140000
 800a878:	3fe00000 	.word	0x3fe00000
 800a87c:	9d01      	ldr	r5, [sp, #4]
 800a87e:	4656      	mov	r6, sl
 800a880:	465f      	mov	r7, fp
 800a882:	4642      	mov	r2, r8
 800a884:	464b      	mov	r3, r9
 800a886:	4630      	mov	r0, r6
 800a888:	4639      	mov	r1, r7
 800a88a:	f7f5 ffef 	bl	800086c <__aeabi_ddiv>
 800a88e:	f7f6 f973 	bl	8000b78 <__aeabi_d2iz>
 800a892:	4682      	mov	sl, r0
 800a894:	f7f5 fe56 	bl	8000544 <__aeabi_i2d>
 800a898:	4642      	mov	r2, r8
 800a89a:	464b      	mov	r3, r9
 800a89c:	f7f5 febc 	bl	8000618 <__aeabi_dmul>
 800a8a0:	4602      	mov	r2, r0
 800a8a2:	460b      	mov	r3, r1
 800a8a4:	4630      	mov	r0, r6
 800a8a6:	4639      	mov	r1, r7
 800a8a8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a8ac:	f7f5 fcfc 	bl	80002a8 <__aeabi_dsub>
 800a8b0:	f805 6b01 	strb.w	r6, [r5], #1
 800a8b4:	9e01      	ldr	r6, [sp, #4]
 800a8b6:	9f03      	ldr	r7, [sp, #12]
 800a8b8:	1bae      	subs	r6, r5, r6
 800a8ba:	42b7      	cmp	r7, r6
 800a8bc:	4602      	mov	r2, r0
 800a8be:	460b      	mov	r3, r1
 800a8c0:	d135      	bne.n	800a92e <_dtoa_r+0x6e6>
 800a8c2:	f7f5 fcf3 	bl	80002ac <__adddf3>
 800a8c6:	4642      	mov	r2, r8
 800a8c8:	464b      	mov	r3, r9
 800a8ca:	4606      	mov	r6, r0
 800a8cc:	460f      	mov	r7, r1
 800a8ce:	f7f6 f933 	bl	8000b38 <__aeabi_dcmpgt>
 800a8d2:	b9d0      	cbnz	r0, 800a90a <_dtoa_r+0x6c2>
 800a8d4:	4642      	mov	r2, r8
 800a8d6:	464b      	mov	r3, r9
 800a8d8:	4630      	mov	r0, r6
 800a8da:	4639      	mov	r1, r7
 800a8dc:	f7f6 f904 	bl	8000ae8 <__aeabi_dcmpeq>
 800a8e0:	b110      	cbz	r0, 800a8e8 <_dtoa_r+0x6a0>
 800a8e2:	f01a 0f01 	tst.w	sl, #1
 800a8e6:	d110      	bne.n	800a90a <_dtoa_r+0x6c2>
 800a8e8:	4620      	mov	r0, r4
 800a8ea:	ee18 1a10 	vmov	r1, s16
 800a8ee:	f001 f883 	bl	800b9f8 <_Bfree>
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	9800      	ldr	r0, [sp, #0]
 800a8f6:	702b      	strb	r3, [r5, #0]
 800a8f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a8fa:	3001      	adds	r0, #1
 800a8fc:	6018      	str	r0, [r3, #0]
 800a8fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a900:	2b00      	cmp	r3, #0
 800a902:	f43f acf1 	beq.w	800a2e8 <_dtoa_r+0xa0>
 800a906:	601d      	str	r5, [r3, #0]
 800a908:	e4ee      	b.n	800a2e8 <_dtoa_r+0xa0>
 800a90a:	9f00      	ldr	r7, [sp, #0]
 800a90c:	462b      	mov	r3, r5
 800a90e:	461d      	mov	r5, r3
 800a910:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a914:	2a39      	cmp	r2, #57	; 0x39
 800a916:	d106      	bne.n	800a926 <_dtoa_r+0x6de>
 800a918:	9a01      	ldr	r2, [sp, #4]
 800a91a:	429a      	cmp	r2, r3
 800a91c:	d1f7      	bne.n	800a90e <_dtoa_r+0x6c6>
 800a91e:	9901      	ldr	r1, [sp, #4]
 800a920:	2230      	movs	r2, #48	; 0x30
 800a922:	3701      	adds	r7, #1
 800a924:	700a      	strb	r2, [r1, #0]
 800a926:	781a      	ldrb	r2, [r3, #0]
 800a928:	3201      	adds	r2, #1
 800a92a:	701a      	strb	r2, [r3, #0]
 800a92c:	e790      	b.n	800a850 <_dtoa_r+0x608>
 800a92e:	4ba6      	ldr	r3, [pc, #664]	; (800abc8 <_dtoa_r+0x980>)
 800a930:	2200      	movs	r2, #0
 800a932:	f7f5 fe71 	bl	8000618 <__aeabi_dmul>
 800a936:	2200      	movs	r2, #0
 800a938:	2300      	movs	r3, #0
 800a93a:	4606      	mov	r6, r0
 800a93c:	460f      	mov	r7, r1
 800a93e:	f7f6 f8d3 	bl	8000ae8 <__aeabi_dcmpeq>
 800a942:	2800      	cmp	r0, #0
 800a944:	d09d      	beq.n	800a882 <_dtoa_r+0x63a>
 800a946:	e7cf      	b.n	800a8e8 <_dtoa_r+0x6a0>
 800a948:	9a08      	ldr	r2, [sp, #32]
 800a94a:	2a00      	cmp	r2, #0
 800a94c:	f000 80d7 	beq.w	800aafe <_dtoa_r+0x8b6>
 800a950:	9a06      	ldr	r2, [sp, #24]
 800a952:	2a01      	cmp	r2, #1
 800a954:	f300 80ba 	bgt.w	800aacc <_dtoa_r+0x884>
 800a958:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a95a:	2a00      	cmp	r2, #0
 800a95c:	f000 80b2 	beq.w	800aac4 <_dtoa_r+0x87c>
 800a960:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a964:	9e07      	ldr	r6, [sp, #28]
 800a966:	9d04      	ldr	r5, [sp, #16]
 800a968:	9a04      	ldr	r2, [sp, #16]
 800a96a:	441a      	add	r2, r3
 800a96c:	9204      	str	r2, [sp, #16]
 800a96e:	9a05      	ldr	r2, [sp, #20]
 800a970:	2101      	movs	r1, #1
 800a972:	441a      	add	r2, r3
 800a974:	4620      	mov	r0, r4
 800a976:	9205      	str	r2, [sp, #20]
 800a978:	f001 f940 	bl	800bbfc <__i2b>
 800a97c:	4607      	mov	r7, r0
 800a97e:	2d00      	cmp	r5, #0
 800a980:	dd0c      	ble.n	800a99c <_dtoa_r+0x754>
 800a982:	9b05      	ldr	r3, [sp, #20]
 800a984:	2b00      	cmp	r3, #0
 800a986:	dd09      	ble.n	800a99c <_dtoa_r+0x754>
 800a988:	42ab      	cmp	r3, r5
 800a98a:	9a04      	ldr	r2, [sp, #16]
 800a98c:	bfa8      	it	ge
 800a98e:	462b      	movge	r3, r5
 800a990:	1ad2      	subs	r2, r2, r3
 800a992:	9204      	str	r2, [sp, #16]
 800a994:	9a05      	ldr	r2, [sp, #20]
 800a996:	1aed      	subs	r5, r5, r3
 800a998:	1ad3      	subs	r3, r2, r3
 800a99a:	9305      	str	r3, [sp, #20]
 800a99c:	9b07      	ldr	r3, [sp, #28]
 800a99e:	b31b      	cbz	r3, 800a9e8 <_dtoa_r+0x7a0>
 800a9a0:	9b08      	ldr	r3, [sp, #32]
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	f000 80af 	beq.w	800ab06 <_dtoa_r+0x8be>
 800a9a8:	2e00      	cmp	r6, #0
 800a9aa:	dd13      	ble.n	800a9d4 <_dtoa_r+0x78c>
 800a9ac:	4639      	mov	r1, r7
 800a9ae:	4632      	mov	r2, r6
 800a9b0:	4620      	mov	r0, r4
 800a9b2:	f001 f9e3 	bl	800bd7c <__pow5mult>
 800a9b6:	ee18 2a10 	vmov	r2, s16
 800a9ba:	4601      	mov	r1, r0
 800a9bc:	4607      	mov	r7, r0
 800a9be:	4620      	mov	r0, r4
 800a9c0:	f001 f932 	bl	800bc28 <__multiply>
 800a9c4:	ee18 1a10 	vmov	r1, s16
 800a9c8:	4680      	mov	r8, r0
 800a9ca:	4620      	mov	r0, r4
 800a9cc:	f001 f814 	bl	800b9f8 <_Bfree>
 800a9d0:	ee08 8a10 	vmov	s16, r8
 800a9d4:	9b07      	ldr	r3, [sp, #28]
 800a9d6:	1b9a      	subs	r2, r3, r6
 800a9d8:	d006      	beq.n	800a9e8 <_dtoa_r+0x7a0>
 800a9da:	ee18 1a10 	vmov	r1, s16
 800a9de:	4620      	mov	r0, r4
 800a9e0:	f001 f9cc 	bl	800bd7c <__pow5mult>
 800a9e4:	ee08 0a10 	vmov	s16, r0
 800a9e8:	2101      	movs	r1, #1
 800a9ea:	4620      	mov	r0, r4
 800a9ec:	f001 f906 	bl	800bbfc <__i2b>
 800a9f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	4606      	mov	r6, r0
 800a9f6:	f340 8088 	ble.w	800ab0a <_dtoa_r+0x8c2>
 800a9fa:	461a      	mov	r2, r3
 800a9fc:	4601      	mov	r1, r0
 800a9fe:	4620      	mov	r0, r4
 800aa00:	f001 f9bc 	bl	800bd7c <__pow5mult>
 800aa04:	9b06      	ldr	r3, [sp, #24]
 800aa06:	2b01      	cmp	r3, #1
 800aa08:	4606      	mov	r6, r0
 800aa0a:	f340 8081 	ble.w	800ab10 <_dtoa_r+0x8c8>
 800aa0e:	f04f 0800 	mov.w	r8, #0
 800aa12:	6933      	ldr	r3, [r6, #16]
 800aa14:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800aa18:	6918      	ldr	r0, [r3, #16]
 800aa1a:	f001 f89f 	bl	800bb5c <__hi0bits>
 800aa1e:	f1c0 0020 	rsb	r0, r0, #32
 800aa22:	9b05      	ldr	r3, [sp, #20]
 800aa24:	4418      	add	r0, r3
 800aa26:	f010 001f 	ands.w	r0, r0, #31
 800aa2a:	f000 8092 	beq.w	800ab52 <_dtoa_r+0x90a>
 800aa2e:	f1c0 0320 	rsb	r3, r0, #32
 800aa32:	2b04      	cmp	r3, #4
 800aa34:	f340 808a 	ble.w	800ab4c <_dtoa_r+0x904>
 800aa38:	f1c0 001c 	rsb	r0, r0, #28
 800aa3c:	9b04      	ldr	r3, [sp, #16]
 800aa3e:	4403      	add	r3, r0
 800aa40:	9304      	str	r3, [sp, #16]
 800aa42:	9b05      	ldr	r3, [sp, #20]
 800aa44:	4403      	add	r3, r0
 800aa46:	4405      	add	r5, r0
 800aa48:	9305      	str	r3, [sp, #20]
 800aa4a:	9b04      	ldr	r3, [sp, #16]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	dd07      	ble.n	800aa60 <_dtoa_r+0x818>
 800aa50:	ee18 1a10 	vmov	r1, s16
 800aa54:	461a      	mov	r2, r3
 800aa56:	4620      	mov	r0, r4
 800aa58:	f001 f9ea 	bl	800be30 <__lshift>
 800aa5c:	ee08 0a10 	vmov	s16, r0
 800aa60:	9b05      	ldr	r3, [sp, #20]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	dd05      	ble.n	800aa72 <_dtoa_r+0x82a>
 800aa66:	4631      	mov	r1, r6
 800aa68:	461a      	mov	r2, r3
 800aa6a:	4620      	mov	r0, r4
 800aa6c:	f001 f9e0 	bl	800be30 <__lshift>
 800aa70:	4606      	mov	r6, r0
 800aa72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d06e      	beq.n	800ab56 <_dtoa_r+0x90e>
 800aa78:	ee18 0a10 	vmov	r0, s16
 800aa7c:	4631      	mov	r1, r6
 800aa7e:	f001 fa47 	bl	800bf10 <__mcmp>
 800aa82:	2800      	cmp	r0, #0
 800aa84:	da67      	bge.n	800ab56 <_dtoa_r+0x90e>
 800aa86:	9b00      	ldr	r3, [sp, #0]
 800aa88:	3b01      	subs	r3, #1
 800aa8a:	ee18 1a10 	vmov	r1, s16
 800aa8e:	9300      	str	r3, [sp, #0]
 800aa90:	220a      	movs	r2, #10
 800aa92:	2300      	movs	r3, #0
 800aa94:	4620      	mov	r0, r4
 800aa96:	f000 ffd1 	bl	800ba3c <__multadd>
 800aa9a:	9b08      	ldr	r3, [sp, #32]
 800aa9c:	ee08 0a10 	vmov	s16, r0
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	f000 81b1 	beq.w	800ae08 <_dtoa_r+0xbc0>
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	4639      	mov	r1, r7
 800aaaa:	220a      	movs	r2, #10
 800aaac:	4620      	mov	r0, r4
 800aaae:	f000 ffc5 	bl	800ba3c <__multadd>
 800aab2:	9b02      	ldr	r3, [sp, #8]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	4607      	mov	r7, r0
 800aab8:	f300 808e 	bgt.w	800abd8 <_dtoa_r+0x990>
 800aabc:	9b06      	ldr	r3, [sp, #24]
 800aabe:	2b02      	cmp	r3, #2
 800aac0:	dc51      	bgt.n	800ab66 <_dtoa_r+0x91e>
 800aac2:	e089      	b.n	800abd8 <_dtoa_r+0x990>
 800aac4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aac6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aaca:	e74b      	b.n	800a964 <_dtoa_r+0x71c>
 800aacc:	9b03      	ldr	r3, [sp, #12]
 800aace:	1e5e      	subs	r6, r3, #1
 800aad0:	9b07      	ldr	r3, [sp, #28]
 800aad2:	42b3      	cmp	r3, r6
 800aad4:	bfbf      	itttt	lt
 800aad6:	9b07      	ldrlt	r3, [sp, #28]
 800aad8:	9607      	strlt	r6, [sp, #28]
 800aada:	1af2      	sublt	r2, r6, r3
 800aadc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800aade:	bfb6      	itet	lt
 800aae0:	189b      	addlt	r3, r3, r2
 800aae2:	1b9e      	subge	r6, r3, r6
 800aae4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800aae6:	9b03      	ldr	r3, [sp, #12]
 800aae8:	bfb8      	it	lt
 800aaea:	2600      	movlt	r6, #0
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	bfb7      	itett	lt
 800aaf0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800aaf4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800aaf8:	1a9d      	sublt	r5, r3, r2
 800aafa:	2300      	movlt	r3, #0
 800aafc:	e734      	b.n	800a968 <_dtoa_r+0x720>
 800aafe:	9e07      	ldr	r6, [sp, #28]
 800ab00:	9d04      	ldr	r5, [sp, #16]
 800ab02:	9f08      	ldr	r7, [sp, #32]
 800ab04:	e73b      	b.n	800a97e <_dtoa_r+0x736>
 800ab06:	9a07      	ldr	r2, [sp, #28]
 800ab08:	e767      	b.n	800a9da <_dtoa_r+0x792>
 800ab0a:	9b06      	ldr	r3, [sp, #24]
 800ab0c:	2b01      	cmp	r3, #1
 800ab0e:	dc18      	bgt.n	800ab42 <_dtoa_r+0x8fa>
 800ab10:	f1ba 0f00 	cmp.w	sl, #0
 800ab14:	d115      	bne.n	800ab42 <_dtoa_r+0x8fa>
 800ab16:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ab1a:	b993      	cbnz	r3, 800ab42 <_dtoa_r+0x8fa>
 800ab1c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ab20:	0d1b      	lsrs	r3, r3, #20
 800ab22:	051b      	lsls	r3, r3, #20
 800ab24:	b183      	cbz	r3, 800ab48 <_dtoa_r+0x900>
 800ab26:	9b04      	ldr	r3, [sp, #16]
 800ab28:	3301      	adds	r3, #1
 800ab2a:	9304      	str	r3, [sp, #16]
 800ab2c:	9b05      	ldr	r3, [sp, #20]
 800ab2e:	3301      	adds	r3, #1
 800ab30:	9305      	str	r3, [sp, #20]
 800ab32:	f04f 0801 	mov.w	r8, #1
 800ab36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	f47f af6a 	bne.w	800aa12 <_dtoa_r+0x7ca>
 800ab3e:	2001      	movs	r0, #1
 800ab40:	e76f      	b.n	800aa22 <_dtoa_r+0x7da>
 800ab42:	f04f 0800 	mov.w	r8, #0
 800ab46:	e7f6      	b.n	800ab36 <_dtoa_r+0x8ee>
 800ab48:	4698      	mov	r8, r3
 800ab4a:	e7f4      	b.n	800ab36 <_dtoa_r+0x8ee>
 800ab4c:	f43f af7d 	beq.w	800aa4a <_dtoa_r+0x802>
 800ab50:	4618      	mov	r0, r3
 800ab52:	301c      	adds	r0, #28
 800ab54:	e772      	b.n	800aa3c <_dtoa_r+0x7f4>
 800ab56:	9b03      	ldr	r3, [sp, #12]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	dc37      	bgt.n	800abcc <_dtoa_r+0x984>
 800ab5c:	9b06      	ldr	r3, [sp, #24]
 800ab5e:	2b02      	cmp	r3, #2
 800ab60:	dd34      	ble.n	800abcc <_dtoa_r+0x984>
 800ab62:	9b03      	ldr	r3, [sp, #12]
 800ab64:	9302      	str	r3, [sp, #8]
 800ab66:	9b02      	ldr	r3, [sp, #8]
 800ab68:	b96b      	cbnz	r3, 800ab86 <_dtoa_r+0x93e>
 800ab6a:	4631      	mov	r1, r6
 800ab6c:	2205      	movs	r2, #5
 800ab6e:	4620      	mov	r0, r4
 800ab70:	f000 ff64 	bl	800ba3c <__multadd>
 800ab74:	4601      	mov	r1, r0
 800ab76:	4606      	mov	r6, r0
 800ab78:	ee18 0a10 	vmov	r0, s16
 800ab7c:	f001 f9c8 	bl	800bf10 <__mcmp>
 800ab80:	2800      	cmp	r0, #0
 800ab82:	f73f adbb 	bgt.w	800a6fc <_dtoa_r+0x4b4>
 800ab86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab88:	9d01      	ldr	r5, [sp, #4]
 800ab8a:	43db      	mvns	r3, r3
 800ab8c:	9300      	str	r3, [sp, #0]
 800ab8e:	f04f 0800 	mov.w	r8, #0
 800ab92:	4631      	mov	r1, r6
 800ab94:	4620      	mov	r0, r4
 800ab96:	f000 ff2f 	bl	800b9f8 <_Bfree>
 800ab9a:	2f00      	cmp	r7, #0
 800ab9c:	f43f aea4 	beq.w	800a8e8 <_dtoa_r+0x6a0>
 800aba0:	f1b8 0f00 	cmp.w	r8, #0
 800aba4:	d005      	beq.n	800abb2 <_dtoa_r+0x96a>
 800aba6:	45b8      	cmp	r8, r7
 800aba8:	d003      	beq.n	800abb2 <_dtoa_r+0x96a>
 800abaa:	4641      	mov	r1, r8
 800abac:	4620      	mov	r0, r4
 800abae:	f000 ff23 	bl	800b9f8 <_Bfree>
 800abb2:	4639      	mov	r1, r7
 800abb4:	4620      	mov	r0, r4
 800abb6:	f000 ff1f 	bl	800b9f8 <_Bfree>
 800abba:	e695      	b.n	800a8e8 <_dtoa_r+0x6a0>
 800abbc:	2600      	movs	r6, #0
 800abbe:	4637      	mov	r7, r6
 800abc0:	e7e1      	b.n	800ab86 <_dtoa_r+0x93e>
 800abc2:	9700      	str	r7, [sp, #0]
 800abc4:	4637      	mov	r7, r6
 800abc6:	e599      	b.n	800a6fc <_dtoa_r+0x4b4>
 800abc8:	40240000 	.word	0x40240000
 800abcc:	9b08      	ldr	r3, [sp, #32]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	f000 80ca 	beq.w	800ad68 <_dtoa_r+0xb20>
 800abd4:	9b03      	ldr	r3, [sp, #12]
 800abd6:	9302      	str	r3, [sp, #8]
 800abd8:	2d00      	cmp	r5, #0
 800abda:	dd05      	ble.n	800abe8 <_dtoa_r+0x9a0>
 800abdc:	4639      	mov	r1, r7
 800abde:	462a      	mov	r2, r5
 800abe0:	4620      	mov	r0, r4
 800abe2:	f001 f925 	bl	800be30 <__lshift>
 800abe6:	4607      	mov	r7, r0
 800abe8:	f1b8 0f00 	cmp.w	r8, #0
 800abec:	d05b      	beq.n	800aca6 <_dtoa_r+0xa5e>
 800abee:	6879      	ldr	r1, [r7, #4]
 800abf0:	4620      	mov	r0, r4
 800abf2:	f000 fec1 	bl	800b978 <_Balloc>
 800abf6:	4605      	mov	r5, r0
 800abf8:	b928      	cbnz	r0, 800ac06 <_dtoa_r+0x9be>
 800abfa:	4b87      	ldr	r3, [pc, #540]	; (800ae18 <_dtoa_r+0xbd0>)
 800abfc:	4602      	mov	r2, r0
 800abfe:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ac02:	f7ff bb3b 	b.w	800a27c <_dtoa_r+0x34>
 800ac06:	693a      	ldr	r2, [r7, #16]
 800ac08:	3202      	adds	r2, #2
 800ac0a:	0092      	lsls	r2, r2, #2
 800ac0c:	f107 010c 	add.w	r1, r7, #12
 800ac10:	300c      	adds	r0, #12
 800ac12:	f000 fe97 	bl	800b944 <memcpy>
 800ac16:	2201      	movs	r2, #1
 800ac18:	4629      	mov	r1, r5
 800ac1a:	4620      	mov	r0, r4
 800ac1c:	f001 f908 	bl	800be30 <__lshift>
 800ac20:	9b01      	ldr	r3, [sp, #4]
 800ac22:	f103 0901 	add.w	r9, r3, #1
 800ac26:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800ac2a:	4413      	add	r3, r2
 800ac2c:	9305      	str	r3, [sp, #20]
 800ac2e:	f00a 0301 	and.w	r3, sl, #1
 800ac32:	46b8      	mov	r8, r7
 800ac34:	9304      	str	r3, [sp, #16]
 800ac36:	4607      	mov	r7, r0
 800ac38:	4631      	mov	r1, r6
 800ac3a:	ee18 0a10 	vmov	r0, s16
 800ac3e:	f7ff fa77 	bl	800a130 <quorem>
 800ac42:	4641      	mov	r1, r8
 800ac44:	9002      	str	r0, [sp, #8]
 800ac46:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ac4a:	ee18 0a10 	vmov	r0, s16
 800ac4e:	f001 f95f 	bl	800bf10 <__mcmp>
 800ac52:	463a      	mov	r2, r7
 800ac54:	9003      	str	r0, [sp, #12]
 800ac56:	4631      	mov	r1, r6
 800ac58:	4620      	mov	r0, r4
 800ac5a:	f001 f975 	bl	800bf48 <__mdiff>
 800ac5e:	68c2      	ldr	r2, [r0, #12]
 800ac60:	f109 3bff 	add.w	fp, r9, #4294967295
 800ac64:	4605      	mov	r5, r0
 800ac66:	bb02      	cbnz	r2, 800acaa <_dtoa_r+0xa62>
 800ac68:	4601      	mov	r1, r0
 800ac6a:	ee18 0a10 	vmov	r0, s16
 800ac6e:	f001 f94f 	bl	800bf10 <__mcmp>
 800ac72:	4602      	mov	r2, r0
 800ac74:	4629      	mov	r1, r5
 800ac76:	4620      	mov	r0, r4
 800ac78:	9207      	str	r2, [sp, #28]
 800ac7a:	f000 febd 	bl	800b9f8 <_Bfree>
 800ac7e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800ac82:	ea43 0102 	orr.w	r1, r3, r2
 800ac86:	9b04      	ldr	r3, [sp, #16]
 800ac88:	430b      	orrs	r3, r1
 800ac8a:	464d      	mov	r5, r9
 800ac8c:	d10f      	bne.n	800acae <_dtoa_r+0xa66>
 800ac8e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ac92:	d02a      	beq.n	800acea <_dtoa_r+0xaa2>
 800ac94:	9b03      	ldr	r3, [sp, #12]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	dd02      	ble.n	800aca0 <_dtoa_r+0xa58>
 800ac9a:	9b02      	ldr	r3, [sp, #8]
 800ac9c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800aca0:	f88b a000 	strb.w	sl, [fp]
 800aca4:	e775      	b.n	800ab92 <_dtoa_r+0x94a>
 800aca6:	4638      	mov	r0, r7
 800aca8:	e7ba      	b.n	800ac20 <_dtoa_r+0x9d8>
 800acaa:	2201      	movs	r2, #1
 800acac:	e7e2      	b.n	800ac74 <_dtoa_r+0xa2c>
 800acae:	9b03      	ldr	r3, [sp, #12]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	db04      	blt.n	800acbe <_dtoa_r+0xa76>
 800acb4:	9906      	ldr	r1, [sp, #24]
 800acb6:	430b      	orrs	r3, r1
 800acb8:	9904      	ldr	r1, [sp, #16]
 800acba:	430b      	orrs	r3, r1
 800acbc:	d122      	bne.n	800ad04 <_dtoa_r+0xabc>
 800acbe:	2a00      	cmp	r2, #0
 800acc0:	ddee      	ble.n	800aca0 <_dtoa_r+0xa58>
 800acc2:	ee18 1a10 	vmov	r1, s16
 800acc6:	2201      	movs	r2, #1
 800acc8:	4620      	mov	r0, r4
 800acca:	f001 f8b1 	bl	800be30 <__lshift>
 800acce:	4631      	mov	r1, r6
 800acd0:	ee08 0a10 	vmov	s16, r0
 800acd4:	f001 f91c 	bl	800bf10 <__mcmp>
 800acd8:	2800      	cmp	r0, #0
 800acda:	dc03      	bgt.n	800ace4 <_dtoa_r+0xa9c>
 800acdc:	d1e0      	bne.n	800aca0 <_dtoa_r+0xa58>
 800acde:	f01a 0f01 	tst.w	sl, #1
 800ace2:	d0dd      	beq.n	800aca0 <_dtoa_r+0xa58>
 800ace4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ace8:	d1d7      	bne.n	800ac9a <_dtoa_r+0xa52>
 800acea:	2339      	movs	r3, #57	; 0x39
 800acec:	f88b 3000 	strb.w	r3, [fp]
 800acf0:	462b      	mov	r3, r5
 800acf2:	461d      	mov	r5, r3
 800acf4:	3b01      	subs	r3, #1
 800acf6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800acfa:	2a39      	cmp	r2, #57	; 0x39
 800acfc:	d071      	beq.n	800ade2 <_dtoa_r+0xb9a>
 800acfe:	3201      	adds	r2, #1
 800ad00:	701a      	strb	r2, [r3, #0]
 800ad02:	e746      	b.n	800ab92 <_dtoa_r+0x94a>
 800ad04:	2a00      	cmp	r2, #0
 800ad06:	dd07      	ble.n	800ad18 <_dtoa_r+0xad0>
 800ad08:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ad0c:	d0ed      	beq.n	800acea <_dtoa_r+0xaa2>
 800ad0e:	f10a 0301 	add.w	r3, sl, #1
 800ad12:	f88b 3000 	strb.w	r3, [fp]
 800ad16:	e73c      	b.n	800ab92 <_dtoa_r+0x94a>
 800ad18:	9b05      	ldr	r3, [sp, #20]
 800ad1a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800ad1e:	4599      	cmp	r9, r3
 800ad20:	d047      	beq.n	800adb2 <_dtoa_r+0xb6a>
 800ad22:	ee18 1a10 	vmov	r1, s16
 800ad26:	2300      	movs	r3, #0
 800ad28:	220a      	movs	r2, #10
 800ad2a:	4620      	mov	r0, r4
 800ad2c:	f000 fe86 	bl	800ba3c <__multadd>
 800ad30:	45b8      	cmp	r8, r7
 800ad32:	ee08 0a10 	vmov	s16, r0
 800ad36:	f04f 0300 	mov.w	r3, #0
 800ad3a:	f04f 020a 	mov.w	r2, #10
 800ad3e:	4641      	mov	r1, r8
 800ad40:	4620      	mov	r0, r4
 800ad42:	d106      	bne.n	800ad52 <_dtoa_r+0xb0a>
 800ad44:	f000 fe7a 	bl	800ba3c <__multadd>
 800ad48:	4680      	mov	r8, r0
 800ad4a:	4607      	mov	r7, r0
 800ad4c:	f109 0901 	add.w	r9, r9, #1
 800ad50:	e772      	b.n	800ac38 <_dtoa_r+0x9f0>
 800ad52:	f000 fe73 	bl	800ba3c <__multadd>
 800ad56:	4639      	mov	r1, r7
 800ad58:	4680      	mov	r8, r0
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	220a      	movs	r2, #10
 800ad5e:	4620      	mov	r0, r4
 800ad60:	f000 fe6c 	bl	800ba3c <__multadd>
 800ad64:	4607      	mov	r7, r0
 800ad66:	e7f1      	b.n	800ad4c <_dtoa_r+0xb04>
 800ad68:	9b03      	ldr	r3, [sp, #12]
 800ad6a:	9302      	str	r3, [sp, #8]
 800ad6c:	9d01      	ldr	r5, [sp, #4]
 800ad6e:	ee18 0a10 	vmov	r0, s16
 800ad72:	4631      	mov	r1, r6
 800ad74:	f7ff f9dc 	bl	800a130 <quorem>
 800ad78:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ad7c:	9b01      	ldr	r3, [sp, #4]
 800ad7e:	f805 ab01 	strb.w	sl, [r5], #1
 800ad82:	1aea      	subs	r2, r5, r3
 800ad84:	9b02      	ldr	r3, [sp, #8]
 800ad86:	4293      	cmp	r3, r2
 800ad88:	dd09      	ble.n	800ad9e <_dtoa_r+0xb56>
 800ad8a:	ee18 1a10 	vmov	r1, s16
 800ad8e:	2300      	movs	r3, #0
 800ad90:	220a      	movs	r2, #10
 800ad92:	4620      	mov	r0, r4
 800ad94:	f000 fe52 	bl	800ba3c <__multadd>
 800ad98:	ee08 0a10 	vmov	s16, r0
 800ad9c:	e7e7      	b.n	800ad6e <_dtoa_r+0xb26>
 800ad9e:	9b02      	ldr	r3, [sp, #8]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	bfc8      	it	gt
 800ada4:	461d      	movgt	r5, r3
 800ada6:	9b01      	ldr	r3, [sp, #4]
 800ada8:	bfd8      	it	le
 800adaa:	2501      	movle	r5, #1
 800adac:	441d      	add	r5, r3
 800adae:	f04f 0800 	mov.w	r8, #0
 800adb2:	ee18 1a10 	vmov	r1, s16
 800adb6:	2201      	movs	r2, #1
 800adb8:	4620      	mov	r0, r4
 800adba:	f001 f839 	bl	800be30 <__lshift>
 800adbe:	4631      	mov	r1, r6
 800adc0:	ee08 0a10 	vmov	s16, r0
 800adc4:	f001 f8a4 	bl	800bf10 <__mcmp>
 800adc8:	2800      	cmp	r0, #0
 800adca:	dc91      	bgt.n	800acf0 <_dtoa_r+0xaa8>
 800adcc:	d102      	bne.n	800add4 <_dtoa_r+0xb8c>
 800adce:	f01a 0f01 	tst.w	sl, #1
 800add2:	d18d      	bne.n	800acf0 <_dtoa_r+0xaa8>
 800add4:	462b      	mov	r3, r5
 800add6:	461d      	mov	r5, r3
 800add8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800addc:	2a30      	cmp	r2, #48	; 0x30
 800adde:	d0fa      	beq.n	800add6 <_dtoa_r+0xb8e>
 800ade0:	e6d7      	b.n	800ab92 <_dtoa_r+0x94a>
 800ade2:	9a01      	ldr	r2, [sp, #4]
 800ade4:	429a      	cmp	r2, r3
 800ade6:	d184      	bne.n	800acf2 <_dtoa_r+0xaaa>
 800ade8:	9b00      	ldr	r3, [sp, #0]
 800adea:	3301      	adds	r3, #1
 800adec:	9300      	str	r3, [sp, #0]
 800adee:	2331      	movs	r3, #49	; 0x31
 800adf0:	7013      	strb	r3, [r2, #0]
 800adf2:	e6ce      	b.n	800ab92 <_dtoa_r+0x94a>
 800adf4:	4b09      	ldr	r3, [pc, #36]	; (800ae1c <_dtoa_r+0xbd4>)
 800adf6:	f7ff ba95 	b.w	800a324 <_dtoa_r+0xdc>
 800adfa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	f47f aa6e 	bne.w	800a2de <_dtoa_r+0x96>
 800ae02:	4b07      	ldr	r3, [pc, #28]	; (800ae20 <_dtoa_r+0xbd8>)
 800ae04:	f7ff ba8e 	b.w	800a324 <_dtoa_r+0xdc>
 800ae08:	9b02      	ldr	r3, [sp, #8]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	dcae      	bgt.n	800ad6c <_dtoa_r+0xb24>
 800ae0e:	9b06      	ldr	r3, [sp, #24]
 800ae10:	2b02      	cmp	r3, #2
 800ae12:	f73f aea8 	bgt.w	800ab66 <_dtoa_r+0x91e>
 800ae16:	e7a9      	b.n	800ad6c <_dtoa_r+0xb24>
 800ae18:	0800dea0 	.word	0x0800dea0
 800ae1c:	0800e101 	.word	0x0800e101
 800ae20:	0800de21 	.word	0x0800de21

0800ae24 <__sflush_r>:
 800ae24:	898a      	ldrh	r2, [r1, #12]
 800ae26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae2a:	4605      	mov	r5, r0
 800ae2c:	0710      	lsls	r0, r2, #28
 800ae2e:	460c      	mov	r4, r1
 800ae30:	d458      	bmi.n	800aee4 <__sflush_r+0xc0>
 800ae32:	684b      	ldr	r3, [r1, #4]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	dc05      	bgt.n	800ae44 <__sflush_r+0x20>
 800ae38:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	dc02      	bgt.n	800ae44 <__sflush_r+0x20>
 800ae3e:	2000      	movs	r0, #0
 800ae40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ae46:	2e00      	cmp	r6, #0
 800ae48:	d0f9      	beq.n	800ae3e <__sflush_r+0x1a>
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ae50:	682f      	ldr	r7, [r5, #0]
 800ae52:	602b      	str	r3, [r5, #0]
 800ae54:	d032      	beq.n	800aebc <__sflush_r+0x98>
 800ae56:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ae58:	89a3      	ldrh	r3, [r4, #12]
 800ae5a:	075a      	lsls	r2, r3, #29
 800ae5c:	d505      	bpl.n	800ae6a <__sflush_r+0x46>
 800ae5e:	6863      	ldr	r3, [r4, #4]
 800ae60:	1ac0      	subs	r0, r0, r3
 800ae62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ae64:	b10b      	cbz	r3, 800ae6a <__sflush_r+0x46>
 800ae66:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ae68:	1ac0      	subs	r0, r0, r3
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	4602      	mov	r2, r0
 800ae6e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ae70:	6a21      	ldr	r1, [r4, #32]
 800ae72:	4628      	mov	r0, r5
 800ae74:	47b0      	blx	r6
 800ae76:	1c43      	adds	r3, r0, #1
 800ae78:	89a3      	ldrh	r3, [r4, #12]
 800ae7a:	d106      	bne.n	800ae8a <__sflush_r+0x66>
 800ae7c:	6829      	ldr	r1, [r5, #0]
 800ae7e:	291d      	cmp	r1, #29
 800ae80:	d82c      	bhi.n	800aedc <__sflush_r+0xb8>
 800ae82:	4a2a      	ldr	r2, [pc, #168]	; (800af2c <__sflush_r+0x108>)
 800ae84:	40ca      	lsrs	r2, r1
 800ae86:	07d6      	lsls	r6, r2, #31
 800ae88:	d528      	bpl.n	800aedc <__sflush_r+0xb8>
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	6062      	str	r2, [r4, #4]
 800ae8e:	04d9      	lsls	r1, r3, #19
 800ae90:	6922      	ldr	r2, [r4, #16]
 800ae92:	6022      	str	r2, [r4, #0]
 800ae94:	d504      	bpl.n	800aea0 <__sflush_r+0x7c>
 800ae96:	1c42      	adds	r2, r0, #1
 800ae98:	d101      	bne.n	800ae9e <__sflush_r+0x7a>
 800ae9a:	682b      	ldr	r3, [r5, #0]
 800ae9c:	b903      	cbnz	r3, 800aea0 <__sflush_r+0x7c>
 800ae9e:	6560      	str	r0, [r4, #84]	; 0x54
 800aea0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aea2:	602f      	str	r7, [r5, #0]
 800aea4:	2900      	cmp	r1, #0
 800aea6:	d0ca      	beq.n	800ae3e <__sflush_r+0x1a>
 800aea8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aeac:	4299      	cmp	r1, r3
 800aeae:	d002      	beq.n	800aeb6 <__sflush_r+0x92>
 800aeb0:	4628      	mov	r0, r5
 800aeb2:	f7fc ff7f 	bl	8007db4 <_free_r>
 800aeb6:	2000      	movs	r0, #0
 800aeb8:	6360      	str	r0, [r4, #52]	; 0x34
 800aeba:	e7c1      	b.n	800ae40 <__sflush_r+0x1c>
 800aebc:	6a21      	ldr	r1, [r4, #32]
 800aebe:	2301      	movs	r3, #1
 800aec0:	4628      	mov	r0, r5
 800aec2:	47b0      	blx	r6
 800aec4:	1c41      	adds	r1, r0, #1
 800aec6:	d1c7      	bne.n	800ae58 <__sflush_r+0x34>
 800aec8:	682b      	ldr	r3, [r5, #0]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d0c4      	beq.n	800ae58 <__sflush_r+0x34>
 800aece:	2b1d      	cmp	r3, #29
 800aed0:	d001      	beq.n	800aed6 <__sflush_r+0xb2>
 800aed2:	2b16      	cmp	r3, #22
 800aed4:	d101      	bne.n	800aeda <__sflush_r+0xb6>
 800aed6:	602f      	str	r7, [r5, #0]
 800aed8:	e7b1      	b.n	800ae3e <__sflush_r+0x1a>
 800aeda:	89a3      	ldrh	r3, [r4, #12]
 800aedc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aee0:	81a3      	strh	r3, [r4, #12]
 800aee2:	e7ad      	b.n	800ae40 <__sflush_r+0x1c>
 800aee4:	690f      	ldr	r7, [r1, #16]
 800aee6:	2f00      	cmp	r7, #0
 800aee8:	d0a9      	beq.n	800ae3e <__sflush_r+0x1a>
 800aeea:	0793      	lsls	r3, r2, #30
 800aeec:	680e      	ldr	r6, [r1, #0]
 800aeee:	bf08      	it	eq
 800aef0:	694b      	ldreq	r3, [r1, #20]
 800aef2:	600f      	str	r7, [r1, #0]
 800aef4:	bf18      	it	ne
 800aef6:	2300      	movne	r3, #0
 800aef8:	eba6 0807 	sub.w	r8, r6, r7
 800aefc:	608b      	str	r3, [r1, #8]
 800aefe:	f1b8 0f00 	cmp.w	r8, #0
 800af02:	dd9c      	ble.n	800ae3e <__sflush_r+0x1a>
 800af04:	6a21      	ldr	r1, [r4, #32]
 800af06:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800af08:	4643      	mov	r3, r8
 800af0a:	463a      	mov	r2, r7
 800af0c:	4628      	mov	r0, r5
 800af0e:	47b0      	blx	r6
 800af10:	2800      	cmp	r0, #0
 800af12:	dc06      	bgt.n	800af22 <__sflush_r+0xfe>
 800af14:	89a3      	ldrh	r3, [r4, #12]
 800af16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af1a:	81a3      	strh	r3, [r4, #12]
 800af1c:	f04f 30ff 	mov.w	r0, #4294967295
 800af20:	e78e      	b.n	800ae40 <__sflush_r+0x1c>
 800af22:	4407      	add	r7, r0
 800af24:	eba8 0800 	sub.w	r8, r8, r0
 800af28:	e7e9      	b.n	800aefe <__sflush_r+0xda>
 800af2a:	bf00      	nop
 800af2c:	20400001 	.word	0x20400001

0800af30 <_fflush_r>:
 800af30:	b538      	push	{r3, r4, r5, lr}
 800af32:	690b      	ldr	r3, [r1, #16]
 800af34:	4605      	mov	r5, r0
 800af36:	460c      	mov	r4, r1
 800af38:	b913      	cbnz	r3, 800af40 <_fflush_r+0x10>
 800af3a:	2500      	movs	r5, #0
 800af3c:	4628      	mov	r0, r5
 800af3e:	bd38      	pop	{r3, r4, r5, pc}
 800af40:	b118      	cbz	r0, 800af4a <_fflush_r+0x1a>
 800af42:	6983      	ldr	r3, [r0, #24]
 800af44:	b90b      	cbnz	r3, 800af4a <_fflush_r+0x1a>
 800af46:	f000 f8c5 	bl	800b0d4 <__sinit>
 800af4a:	4b14      	ldr	r3, [pc, #80]	; (800af9c <_fflush_r+0x6c>)
 800af4c:	429c      	cmp	r4, r3
 800af4e:	d11b      	bne.n	800af88 <_fflush_r+0x58>
 800af50:	686c      	ldr	r4, [r5, #4]
 800af52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af56:	2b00      	cmp	r3, #0
 800af58:	d0ef      	beq.n	800af3a <_fflush_r+0xa>
 800af5a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800af5c:	07d0      	lsls	r0, r2, #31
 800af5e:	d404      	bmi.n	800af6a <_fflush_r+0x3a>
 800af60:	0599      	lsls	r1, r3, #22
 800af62:	d402      	bmi.n	800af6a <_fflush_r+0x3a>
 800af64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af66:	f000 fcc6 	bl	800b8f6 <__retarget_lock_acquire_recursive>
 800af6a:	4628      	mov	r0, r5
 800af6c:	4621      	mov	r1, r4
 800af6e:	f7ff ff59 	bl	800ae24 <__sflush_r>
 800af72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af74:	07da      	lsls	r2, r3, #31
 800af76:	4605      	mov	r5, r0
 800af78:	d4e0      	bmi.n	800af3c <_fflush_r+0xc>
 800af7a:	89a3      	ldrh	r3, [r4, #12]
 800af7c:	059b      	lsls	r3, r3, #22
 800af7e:	d4dd      	bmi.n	800af3c <_fflush_r+0xc>
 800af80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af82:	f000 fcb9 	bl	800b8f8 <__retarget_lock_release_recursive>
 800af86:	e7d9      	b.n	800af3c <_fflush_r+0xc>
 800af88:	4b05      	ldr	r3, [pc, #20]	; (800afa0 <_fflush_r+0x70>)
 800af8a:	429c      	cmp	r4, r3
 800af8c:	d101      	bne.n	800af92 <_fflush_r+0x62>
 800af8e:	68ac      	ldr	r4, [r5, #8]
 800af90:	e7df      	b.n	800af52 <_fflush_r+0x22>
 800af92:	4b04      	ldr	r3, [pc, #16]	; (800afa4 <_fflush_r+0x74>)
 800af94:	429c      	cmp	r4, r3
 800af96:	bf08      	it	eq
 800af98:	68ec      	ldreq	r4, [r5, #12]
 800af9a:	e7da      	b.n	800af52 <_fflush_r+0x22>
 800af9c:	0800ded4 	.word	0x0800ded4
 800afa0:	0800def4 	.word	0x0800def4
 800afa4:	0800deb4 	.word	0x0800deb4

0800afa8 <fileno>:
 800afa8:	b570      	push	{r4, r5, r6, lr}
 800afaa:	4e1a      	ldr	r6, [pc, #104]	; (800b014 <fileno+0x6c>)
 800afac:	6835      	ldr	r5, [r6, #0]
 800afae:	4604      	mov	r4, r0
 800afb0:	b125      	cbz	r5, 800afbc <fileno+0x14>
 800afb2:	69ab      	ldr	r3, [r5, #24]
 800afb4:	b913      	cbnz	r3, 800afbc <fileno+0x14>
 800afb6:	4628      	mov	r0, r5
 800afb8:	f000 f88c 	bl	800b0d4 <__sinit>
 800afbc:	4b16      	ldr	r3, [pc, #88]	; (800b018 <fileno+0x70>)
 800afbe:	429c      	cmp	r4, r3
 800afc0:	d118      	bne.n	800aff4 <fileno+0x4c>
 800afc2:	686c      	ldr	r4, [r5, #4]
 800afc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800afc6:	07d8      	lsls	r0, r3, #31
 800afc8:	d405      	bmi.n	800afd6 <fileno+0x2e>
 800afca:	89a3      	ldrh	r3, [r4, #12]
 800afcc:	0599      	lsls	r1, r3, #22
 800afce:	d402      	bmi.n	800afd6 <fileno+0x2e>
 800afd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800afd2:	f000 fc90 	bl	800b8f6 <__retarget_lock_acquire_recursive>
 800afd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afda:	b1ab      	cbz	r3, 800b008 <fileno+0x60>
 800afdc:	f9b4 500e 	ldrsh.w	r5, [r4, #14]
 800afe0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800afe2:	07d2      	lsls	r2, r2, #31
 800afe4:	d404      	bmi.n	800aff0 <fileno+0x48>
 800afe6:	059b      	lsls	r3, r3, #22
 800afe8:	d402      	bmi.n	800aff0 <fileno+0x48>
 800afea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800afec:	f000 fc84 	bl	800b8f8 <__retarget_lock_release_recursive>
 800aff0:	4628      	mov	r0, r5
 800aff2:	bd70      	pop	{r4, r5, r6, pc}
 800aff4:	4b09      	ldr	r3, [pc, #36]	; (800b01c <fileno+0x74>)
 800aff6:	429c      	cmp	r4, r3
 800aff8:	d101      	bne.n	800affe <fileno+0x56>
 800affa:	68ac      	ldr	r4, [r5, #8]
 800affc:	e7e2      	b.n	800afc4 <fileno+0x1c>
 800affe:	4b08      	ldr	r3, [pc, #32]	; (800b020 <fileno+0x78>)
 800b000:	429c      	cmp	r4, r3
 800b002:	bf08      	it	eq
 800b004:	68ec      	ldreq	r4, [r5, #12]
 800b006:	e7dd      	b.n	800afc4 <fileno+0x1c>
 800b008:	6832      	ldr	r2, [r6, #0]
 800b00a:	2109      	movs	r1, #9
 800b00c:	6011      	str	r1, [r2, #0]
 800b00e:	f04f 35ff 	mov.w	r5, #4294967295
 800b012:	e7e5      	b.n	800afe0 <fileno+0x38>
 800b014:	2000003c 	.word	0x2000003c
 800b018:	0800ded4 	.word	0x0800ded4
 800b01c:	0800def4 	.word	0x0800def4
 800b020:	0800deb4 	.word	0x0800deb4

0800b024 <std>:
 800b024:	2300      	movs	r3, #0
 800b026:	b510      	push	{r4, lr}
 800b028:	4604      	mov	r4, r0
 800b02a:	e9c0 3300 	strd	r3, r3, [r0]
 800b02e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b032:	6083      	str	r3, [r0, #8]
 800b034:	8181      	strh	r1, [r0, #12]
 800b036:	6643      	str	r3, [r0, #100]	; 0x64
 800b038:	81c2      	strh	r2, [r0, #14]
 800b03a:	6183      	str	r3, [r0, #24]
 800b03c:	4619      	mov	r1, r3
 800b03e:	2208      	movs	r2, #8
 800b040:	305c      	adds	r0, #92	; 0x5c
 800b042:	f7fc feaf 	bl	8007da4 <memset>
 800b046:	4b05      	ldr	r3, [pc, #20]	; (800b05c <std+0x38>)
 800b048:	6263      	str	r3, [r4, #36]	; 0x24
 800b04a:	4b05      	ldr	r3, [pc, #20]	; (800b060 <std+0x3c>)
 800b04c:	62a3      	str	r3, [r4, #40]	; 0x28
 800b04e:	4b05      	ldr	r3, [pc, #20]	; (800b064 <std+0x40>)
 800b050:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b052:	4b05      	ldr	r3, [pc, #20]	; (800b068 <std+0x44>)
 800b054:	6224      	str	r4, [r4, #32]
 800b056:	6323      	str	r3, [r4, #48]	; 0x30
 800b058:	bd10      	pop	{r4, pc}
 800b05a:	bf00      	nop
 800b05c:	08008ef9 	.word	0x08008ef9
 800b060:	08008f1f 	.word	0x08008f1f
 800b064:	08008f57 	.word	0x08008f57
 800b068:	08008f7b 	.word	0x08008f7b

0800b06c <_cleanup_r>:
 800b06c:	4901      	ldr	r1, [pc, #4]	; (800b074 <_cleanup_r+0x8>)
 800b06e:	f000 b8af 	b.w	800b1d0 <_fwalk_reent>
 800b072:	bf00      	nop
 800b074:	0800af31 	.word	0x0800af31

0800b078 <__sfmoreglue>:
 800b078:	b570      	push	{r4, r5, r6, lr}
 800b07a:	2268      	movs	r2, #104	; 0x68
 800b07c:	1e4d      	subs	r5, r1, #1
 800b07e:	4355      	muls	r5, r2
 800b080:	460e      	mov	r6, r1
 800b082:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b086:	f7fc ff01 	bl	8007e8c <_malloc_r>
 800b08a:	4604      	mov	r4, r0
 800b08c:	b140      	cbz	r0, 800b0a0 <__sfmoreglue+0x28>
 800b08e:	2100      	movs	r1, #0
 800b090:	e9c0 1600 	strd	r1, r6, [r0]
 800b094:	300c      	adds	r0, #12
 800b096:	60a0      	str	r0, [r4, #8]
 800b098:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b09c:	f7fc fe82 	bl	8007da4 <memset>
 800b0a0:	4620      	mov	r0, r4
 800b0a2:	bd70      	pop	{r4, r5, r6, pc}

0800b0a4 <__sfp_lock_acquire>:
 800b0a4:	4801      	ldr	r0, [pc, #4]	; (800b0ac <__sfp_lock_acquire+0x8>)
 800b0a6:	f000 bc26 	b.w	800b8f6 <__retarget_lock_acquire_recursive>
 800b0aa:	bf00      	nop
 800b0ac:	200007f9 	.word	0x200007f9

0800b0b0 <__sfp_lock_release>:
 800b0b0:	4801      	ldr	r0, [pc, #4]	; (800b0b8 <__sfp_lock_release+0x8>)
 800b0b2:	f000 bc21 	b.w	800b8f8 <__retarget_lock_release_recursive>
 800b0b6:	bf00      	nop
 800b0b8:	200007f9 	.word	0x200007f9

0800b0bc <__sinit_lock_acquire>:
 800b0bc:	4801      	ldr	r0, [pc, #4]	; (800b0c4 <__sinit_lock_acquire+0x8>)
 800b0be:	f000 bc1a 	b.w	800b8f6 <__retarget_lock_acquire_recursive>
 800b0c2:	bf00      	nop
 800b0c4:	200007fa 	.word	0x200007fa

0800b0c8 <__sinit_lock_release>:
 800b0c8:	4801      	ldr	r0, [pc, #4]	; (800b0d0 <__sinit_lock_release+0x8>)
 800b0ca:	f000 bc15 	b.w	800b8f8 <__retarget_lock_release_recursive>
 800b0ce:	bf00      	nop
 800b0d0:	200007fa 	.word	0x200007fa

0800b0d4 <__sinit>:
 800b0d4:	b510      	push	{r4, lr}
 800b0d6:	4604      	mov	r4, r0
 800b0d8:	f7ff fff0 	bl	800b0bc <__sinit_lock_acquire>
 800b0dc:	69a3      	ldr	r3, [r4, #24]
 800b0de:	b11b      	cbz	r3, 800b0e8 <__sinit+0x14>
 800b0e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0e4:	f7ff bff0 	b.w	800b0c8 <__sinit_lock_release>
 800b0e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b0ec:	6523      	str	r3, [r4, #80]	; 0x50
 800b0ee:	4b13      	ldr	r3, [pc, #76]	; (800b13c <__sinit+0x68>)
 800b0f0:	4a13      	ldr	r2, [pc, #76]	; (800b140 <__sinit+0x6c>)
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	62a2      	str	r2, [r4, #40]	; 0x28
 800b0f6:	42a3      	cmp	r3, r4
 800b0f8:	bf04      	itt	eq
 800b0fa:	2301      	moveq	r3, #1
 800b0fc:	61a3      	streq	r3, [r4, #24]
 800b0fe:	4620      	mov	r0, r4
 800b100:	f000 f820 	bl	800b144 <__sfp>
 800b104:	6060      	str	r0, [r4, #4]
 800b106:	4620      	mov	r0, r4
 800b108:	f000 f81c 	bl	800b144 <__sfp>
 800b10c:	60a0      	str	r0, [r4, #8]
 800b10e:	4620      	mov	r0, r4
 800b110:	f000 f818 	bl	800b144 <__sfp>
 800b114:	2200      	movs	r2, #0
 800b116:	60e0      	str	r0, [r4, #12]
 800b118:	2104      	movs	r1, #4
 800b11a:	6860      	ldr	r0, [r4, #4]
 800b11c:	f7ff ff82 	bl	800b024 <std>
 800b120:	68a0      	ldr	r0, [r4, #8]
 800b122:	2201      	movs	r2, #1
 800b124:	2109      	movs	r1, #9
 800b126:	f7ff ff7d 	bl	800b024 <std>
 800b12a:	68e0      	ldr	r0, [r4, #12]
 800b12c:	2202      	movs	r2, #2
 800b12e:	2112      	movs	r1, #18
 800b130:	f7ff ff78 	bl	800b024 <std>
 800b134:	2301      	movs	r3, #1
 800b136:	61a3      	str	r3, [r4, #24]
 800b138:	e7d2      	b.n	800b0e0 <__sinit+0xc>
 800b13a:	bf00      	nop
 800b13c:	0800d5fc 	.word	0x0800d5fc
 800b140:	0800b06d 	.word	0x0800b06d

0800b144 <__sfp>:
 800b144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b146:	4607      	mov	r7, r0
 800b148:	f7ff ffac 	bl	800b0a4 <__sfp_lock_acquire>
 800b14c:	4b1e      	ldr	r3, [pc, #120]	; (800b1c8 <__sfp+0x84>)
 800b14e:	681e      	ldr	r6, [r3, #0]
 800b150:	69b3      	ldr	r3, [r6, #24]
 800b152:	b913      	cbnz	r3, 800b15a <__sfp+0x16>
 800b154:	4630      	mov	r0, r6
 800b156:	f7ff ffbd 	bl	800b0d4 <__sinit>
 800b15a:	3648      	adds	r6, #72	; 0x48
 800b15c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b160:	3b01      	subs	r3, #1
 800b162:	d503      	bpl.n	800b16c <__sfp+0x28>
 800b164:	6833      	ldr	r3, [r6, #0]
 800b166:	b30b      	cbz	r3, 800b1ac <__sfp+0x68>
 800b168:	6836      	ldr	r6, [r6, #0]
 800b16a:	e7f7      	b.n	800b15c <__sfp+0x18>
 800b16c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b170:	b9d5      	cbnz	r5, 800b1a8 <__sfp+0x64>
 800b172:	4b16      	ldr	r3, [pc, #88]	; (800b1cc <__sfp+0x88>)
 800b174:	60e3      	str	r3, [r4, #12]
 800b176:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b17a:	6665      	str	r5, [r4, #100]	; 0x64
 800b17c:	f000 fbba 	bl	800b8f4 <__retarget_lock_init_recursive>
 800b180:	f7ff ff96 	bl	800b0b0 <__sfp_lock_release>
 800b184:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b188:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b18c:	6025      	str	r5, [r4, #0]
 800b18e:	61a5      	str	r5, [r4, #24]
 800b190:	2208      	movs	r2, #8
 800b192:	4629      	mov	r1, r5
 800b194:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b198:	f7fc fe04 	bl	8007da4 <memset>
 800b19c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b1a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b1a4:	4620      	mov	r0, r4
 800b1a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1a8:	3468      	adds	r4, #104	; 0x68
 800b1aa:	e7d9      	b.n	800b160 <__sfp+0x1c>
 800b1ac:	2104      	movs	r1, #4
 800b1ae:	4638      	mov	r0, r7
 800b1b0:	f7ff ff62 	bl	800b078 <__sfmoreglue>
 800b1b4:	4604      	mov	r4, r0
 800b1b6:	6030      	str	r0, [r6, #0]
 800b1b8:	2800      	cmp	r0, #0
 800b1ba:	d1d5      	bne.n	800b168 <__sfp+0x24>
 800b1bc:	f7ff ff78 	bl	800b0b0 <__sfp_lock_release>
 800b1c0:	230c      	movs	r3, #12
 800b1c2:	603b      	str	r3, [r7, #0]
 800b1c4:	e7ee      	b.n	800b1a4 <__sfp+0x60>
 800b1c6:	bf00      	nop
 800b1c8:	0800d5fc 	.word	0x0800d5fc
 800b1cc:	ffff0001 	.word	0xffff0001

0800b1d0 <_fwalk_reent>:
 800b1d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1d4:	4606      	mov	r6, r0
 800b1d6:	4688      	mov	r8, r1
 800b1d8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b1dc:	2700      	movs	r7, #0
 800b1de:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b1e2:	f1b9 0901 	subs.w	r9, r9, #1
 800b1e6:	d505      	bpl.n	800b1f4 <_fwalk_reent+0x24>
 800b1e8:	6824      	ldr	r4, [r4, #0]
 800b1ea:	2c00      	cmp	r4, #0
 800b1ec:	d1f7      	bne.n	800b1de <_fwalk_reent+0xe>
 800b1ee:	4638      	mov	r0, r7
 800b1f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1f4:	89ab      	ldrh	r3, [r5, #12]
 800b1f6:	2b01      	cmp	r3, #1
 800b1f8:	d907      	bls.n	800b20a <_fwalk_reent+0x3a>
 800b1fa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b1fe:	3301      	adds	r3, #1
 800b200:	d003      	beq.n	800b20a <_fwalk_reent+0x3a>
 800b202:	4629      	mov	r1, r5
 800b204:	4630      	mov	r0, r6
 800b206:	47c0      	blx	r8
 800b208:	4307      	orrs	r7, r0
 800b20a:	3568      	adds	r5, #104	; 0x68
 800b20c:	e7e9      	b.n	800b1e2 <_fwalk_reent+0x12>

0800b20e <rshift>:
 800b20e:	6903      	ldr	r3, [r0, #16]
 800b210:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b214:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b218:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b21c:	f100 0414 	add.w	r4, r0, #20
 800b220:	dd45      	ble.n	800b2ae <rshift+0xa0>
 800b222:	f011 011f 	ands.w	r1, r1, #31
 800b226:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b22a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b22e:	d10c      	bne.n	800b24a <rshift+0x3c>
 800b230:	f100 0710 	add.w	r7, r0, #16
 800b234:	4629      	mov	r1, r5
 800b236:	42b1      	cmp	r1, r6
 800b238:	d334      	bcc.n	800b2a4 <rshift+0x96>
 800b23a:	1a9b      	subs	r3, r3, r2
 800b23c:	009b      	lsls	r3, r3, #2
 800b23e:	1eea      	subs	r2, r5, #3
 800b240:	4296      	cmp	r6, r2
 800b242:	bf38      	it	cc
 800b244:	2300      	movcc	r3, #0
 800b246:	4423      	add	r3, r4
 800b248:	e015      	b.n	800b276 <rshift+0x68>
 800b24a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b24e:	f1c1 0820 	rsb	r8, r1, #32
 800b252:	40cf      	lsrs	r7, r1
 800b254:	f105 0e04 	add.w	lr, r5, #4
 800b258:	46a1      	mov	r9, r4
 800b25a:	4576      	cmp	r6, lr
 800b25c:	46f4      	mov	ip, lr
 800b25e:	d815      	bhi.n	800b28c <rshift+0x7e>
 800b260:	1a9a      	subs	r2, r3, r2
 800b262:	0092      	lsls	r2, r2, #2
 800b264:	3a04      	subs	r2, #4
 800b266:	3501      	adds	r5, #1
 800b268:	42ae      	cmp	r6, r5
 800b26a:	bf38      	it	cc
 800b26c:	2200      	movcc	r2, #0
 800b26e:	18a3      	adds	r3, r4, r2
 800b270:	50a7      	str	r7, [r4, r2]
 800b272:	b107      	cbz	r7, 800b276 <rshift+0x68>
 800b274:	3304      	adds	r3, #4
 800b276:	1b1a      	subs	r2, r3, r4
 800b278:	42a3      	cmp	r3, r4
 800b27a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b27e:	bf08      	it	eq
 800b280:	2300      	moveq	r3, #0
 800b282:	6102      	str	r2, [r0, #16]
 800b284:	bf08      	it	eq
 800b286:	6143      	streq	r3, [r0, #20]
 800b288:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b28c:	f8dc c000 	ldr.w	ip, [ip]
 800b290:	fa0c fc08 	lsl.w	ip, ip, r8
 800b294:	ea4c 0707 	orr.w	r7, ip, r7
 800b298:	f849 7b04 	str.w	r7, [r9], #4
 800b29c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b2a0:	40cf      	lsrs	r7, r1
 800b2a2:	e7da      	b.n	800b25a <rshift+0x4c>
 800b2a4:	f851 cb04 	ldr.w	ip, [r1], #4
 800b2a8:	f847 cf04 	str.w	ip, [r7, #4]!
 800b2ac:	e7c3      	b.n	800b236 <rshift+0x28>
 800b2ae:	4623      	mov	r3, r4
 800b2b0:	e7e1      	b.n	800b276 <rshift+0x68>

0800b2b2 <__hexdig_fun>:
 800b2b2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b2b6:	2b09      	cmp	r3, #9
 800b2b8:	d802      	bhi.n	800b2c0 <__hexdig_fun+0xe>
 800b2ba:	3820      	subs	r0, #32
 800b2bc:	b2c0      	uxtb	r0, r0
 800b2be:	4770      	bx	lr
 800b2c0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b2c4:	2b05      	cmp	r3, #5
 800b2c6:	d801      	bhi.n	800b2cc <__hexdig_fun+0x1a>
 800b2c8:	3847      	subs	r0, #71	; 0x47
 800b2ca:	e7f7      	b.n	800b2bc <__hexdig_fun+0xa>
 800b2cc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b2d0:	2b05      	cmp	r3, #5
 800b2d2:	d801      	bhi.n	800b2d8 <__hexdig_fun+0x26>
 800b2d4:	3827      	subs	r0, #39	; 0x27
 800b2d6:	e7f1      	b.n	800b2bc <__hexdig_fun+0xa>
 800b2d8:	2000      	movs	r0, #0
 800b2da:	4770      	bx	lr

0800b2dc <__gethex>:
 800b2dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2e0:	ed2d 8b02 	vpush	{d8}
 800b2e4:	b089      	sub	sp, #36	; 0x24
 800b2e6:	ee08 0a10 	vmov	s16, r0
 800b2ea:	9304      	str	r3, [sp, #16]
 800b2ec:	4bb4      	ldr	r3, [pc, #720]	; (800b5c0 <__gethex+0x2e4>)
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	9301      	str	r3, [sp, #4]
 800b2f2:	4618      	mov	r0, r3
 800b2f4:	468b      	mov	fp, r1
 800b2f6:	4690      	mov	r8, r2
 800b2f8:	f7f4 ff74 	bl	80001e4 <strlen>
 800b2fc:	9b01      	ldr	r3, [sp, #4]
 800b2fe:	f8db 2000 	ldr.w	r2, [fp]
 800b302:	4403      	add	r3, r0
 800b304:	4682      	mov	sl, r0
 800b306:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b30a:	9305      	str	r3, [sp, #20]
 800b30c:	1c93      	adds	r3, r2, #2
 800b30e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b312:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b316:	32fe      	adds	r2, #254	; 0xfe
 800b318:	18d1      	adds	r1, r2, r3
 800b31a:	461f      	mov	r7, r3
 800b31c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b320:	9100      	str	r1, [sp, #0]
 800b322:	2830      	cmp	r0, #48	; 0x30
 800b324:	d0f8      	beq.n	800b318 <__gethex+0x3c>
 800b326:	f7ff ffc4 	bl	800b2b2 <__hexdig_fun>
 800b32a:	4604      	mov	r4, r0
 800b32c:	2800      	cmp	r0, #0
 800b32e:	d13a      	bne.n	800b3a6 <__gethex+0xca>
 800b330:	9901      	ldr	r1, [sp, #4]
 800b332:	4652      	mov	r2, sl
 800b334:	4638      	mov	r0, r7
 800b336:	f001 fcc7 	bl	800ccc8 <strncmp>
 800b33a:	4605      	mov	r5, r0
 800b33c:	2800      	cmp	r0, #0
 800b33e:	d168      	bne.n	800b412 <__gethex+0x136>
 800b340:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b344:	eb07 060a 	add.w	r6, r7, sl
 800b348:	f7ff ffb3 	bl	800b2b2 <__hexdig_fun>
 800b34c:	2800      	cmp	r0, #0
 800b34e:	d062      	beq.n	800b416 <__gethex+0x13a>
 800b350:	4633      	mov	r3, r6
 800b352:	7818      	ldrb	r0, [r3, #0]
 800b354:	2830      	cmp	r0, #48	; 0x30
 800b356:	461f      	mov	r7, r3
 800b358:	f103 0301 	add.w	r3, r3, #1
 800b35c:	d0f9      	beq.n	800b352 <__gethex+0x76>
 800b35e:	f7ff ffa8 	bl	800b2b2 <__hexdig_fun>
 800b362:	2301      	movs	r3, #1
 800b364:	fab0 f480 	clz	r4, r0
 800b368:	0964      	lsrs	r4, r4, #5
 800b36a:	4635      	mov	r5, r6
 800b36c:	9300      	str	r3, [sp, #0]
 800b36e:	463a      	mov	r2, r7
 800b370:	4616      	mov	r6, r2
 800b372:	3201      	adds	r2, #1
 800b374:	7830      	ldrb	r0, [r6, #0]
 800b376:	f7ff ff9c 	bl	800b2b2 <__hexdig_fun>
 800b37a:	2800      	cmp	r0, #0
 800b37c:	d1f8      	bne.n	800b370 <__gethex+0x94>
 800b37e:	9901      	ldr	r1, [sp, #4]
 800b380:	4652      	mov	r2, sl
 800b382:	4630      	mov	r0, r6
 800b384:	f001 fca0 	bl	800ccc8 <strncmp>
 800b388:	b980      	cbnz	r0, 800b3ac <__gethex+0xd0>
 800b38a:	b94d      	cbnz	r5, 800b3a0 <__gethex+0xc4>
 800b38c:	eb06 050a 	add.w	r5, r6, sl
 800b390:	462a      	mov	r2, r5
 800b392:	4616      	mov	r6, r2
 800b394:	3201      	adds	r2, #1
 800b396:	7830      	ldrb	r0, [r6, #0]
 800b398:	f7ff ff8b 	bl	800b2b2 <__hexdig_fun>
 800b39c:	2800      	cmp	r0, #0
 800b39e:	d1f8      	bne.n	800b392 <__gethex+0xb6>
 800b3a0:	1bad      	subs	r5, r5, r6
 800b3a2:	00ad      	lsls	r5, r5, #2
 800b3a4:	e004      	b.n	800b3b0 <__gethex+0xd4>
 800b3a6:	2400      	movs	r4, #0
 800b3a8:	4625      	mov	r5, r4
 800b3aa:	e7e0      	b.n	800b36e <__gethex+0x92>
 800b3ac:	2d00      	cmp	r5, #0
 800b3ae:	d1f7      	bne.n	800b3a0 <__gethex+0xc4>
 800b3b0:	7833      	ldrb	r3, [r6, #0]
 800b3b2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b3b6:	2b50      	cmp	r3, #80	; 0x50
 800b3b8:	d13b      	bne.n	800b432 <__gethex+0x156>
 800b3ba:	7873      	ldrb	r3, [r6, #1]
 800b3bc:	2b2b      	cmp	r3, #43	; 0x2b
 800b3be:	d02c      	beq.n	800b41a <__gethex+0x13e>
 800b3c0:	2b2d      	cmp	r3, #45	; 0x2d
 800b3c2:	d02e      	beq.n	800b422 <__gethex+0x146>
 800b3c4:	1c71      	adds	r1, r6, #1
 800b3c6:	f04f 0900 	mov.w	r9, #0
 800b3ca:	7808      	ldrb	r0, [r1, #0]
 800b3cc:	f7ff ff71 	bl	800b2b2 <__hexdig_fun>
 800b3d0:	1e43      	subs	r3, r0, #1
 800b3d2:	b2db      	uxtb	r3, r3
 800b3d4:	2b18      	cmp	r3, #24
 800b3d6:	d82c      	bhi.n	800b432 <__gethex+0x156>
 800b3d8:	f1a0 0210 	sub.w	r2, r0, #16
 800b3dc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b3e0:	f7ff ff67 	bl	800b2b2 <__hexdig_fun>
 800b3e4:	1e43      	subs	r3, r0, #1
 800b3e6:	b2db      	uxtb	r3, r3
 800b3e8:	2b18      	cmp	r3, #24
 800b3ea:	d91d      	bls.n	800b428 <__gethex+0x14c>
 800b3ec:	f1b9 0f00 	cmp.w	r9, #0
 800b3f0:	d000      	beq.n	800b3f4 <__gethex+0x118>
 800b3f2:	4252      	negs	r2, r2
 800b3f4:	4415      	add	r5, r2
 800b3f6:	f8cb 1000 	str.w	r1, [fp]
 800b3fa:	b1e4      	cbz	r4, 800b436 <__gethex+0x15a>
 800b3fc:	9b00      	ldr	r3, [sp, #0]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	bf14      	ite	ne
 800b402:	2700      	movne	r7, #0
 800b404:	2706      	moveq	r7, #6
 800b406:	4638      	mov	r0, r7
 800b408:	b009      	add	sp, #36	; 0x24
 800b40a:	ecbd 8b02 	vpop	{d8}
 800b40e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b412:	463e      	mov	r6, r7
 800b414:	4625      	mov	r5, r4
 800b416:	2401      	movs	r4, #1
 800b418:	e7ca      	b.n	800b3b0 <__gethex+0xd4>
 800b41a:	f04f 0900 	mov.w	r9, #0
 800b41e:	1cb1      	adds	r1, r6, #2
 800b420:	e7d3      	b.n	800b3ca <__gethex+0xee>
 800b422:	f04f 0901 	mov.w	r9, #1
 800b426:	e7fa      	b.n	800b41e <__gethex+0x142>
 800b428:	230a      	movs	r3, #10
 800b42a:	fb03 0202 	mla	r2, r3, r2, r0
 800b42e:	3a10      	subs	r2, #16
 800b430:	e7d4      	b.n	800b3dc <__gethex+0x100>
 800b432:	4631      	mov	r1, r6
 800b434:	e7df      	b.n	800b3f6 <__gethex+0x11a>
 800b436:	1bf3      	subs	r3, r6, r7
 800b438:	3b01      	subs	r3, #1
 800b43a:	4621      	mov	r1, r4
 800b43c:	2b07      	cmp	r3, #7
 800b43e:	dc0b      	bgt.n	800b458 <__gethex+0x17c>
 800b440:	ee18 0a10 	vmov	r0, s16
 800b444:	f000 fa98 	bl	800b978 <_Balloc>
 800b448:	4604      	mov	r4, r0
 800b44a:	b940      	cbnz	r0, 800b45e <__gethex+0x182>
 800b44c:	4b5d      	ldr	r3, [pc, #372]	; (800b5c4 <__gethex+0x2e8>)
 800b44e:	4602      	mov	r2, r0
 800b450:	21de      	movs	r1, #222	; 0xde
 800b452:	485d      	ldr	r0, [pc, #372]	; (800b5c8 <__gethex+0x2ec>)
 800b454:	f001 fd08 	bl	800ce68 <__assert_func>
 800b458:	3101      	adds	r1, #1
 800b45a:	105b      	asrs	r3, r3, #1
 800b45c:	e7ee      	b.n	800b43c <__gethex+0x160>
 800b45e:	f100 0914 	add.w	r9, r0, #20
 800b462:	f04f 0b00 	mov.w	fp, #0
 800b466:	f1ca 0301 	rsb	r3, sl, #1
 800b46a:	f8cd 9008 	str.w	r9, [sp, #8]
 800b46e:	f8cd b000 	str.w	fp, [sp]
 800b472:	9306      	str	r3, [sp, #24]
 800b474:	42b7      	cmp	r7, r6
 800b476:	d340      	bcc.n	800b4fa <__gethex+0x21e>
 800b478:	9802      	ldr	r0, [sp, #8]
 800b47a:	9b00      	ldr	r3, [sp, #0]
 800b47c:	f840 3b04 	str.w	r3, [r0], #4
 800b480:	eba0 0009 	sub.w	r0, r0, r9
 800b484:	1080      	asrs	r0, r0, #2
 800b486:	0146      	lsls	r6, r0, #5
 800b488:	6120      	str	r0, [r4, #16]
 800b48a:	4618      	mov	r0, r3
 800b48c:	f000 fb66 	bl	800bb5c <__hi0bits>
 800b490:	1a30      	subs	r0, r6, r0
 800b492:	f8d8 6000 	ldr.w	r6, [r8]
 800b496:	42b0      	cmp	r0, r6
 800b498:	dd63      	ble.n	800b562 <__gethex+0x286>
 800b49a:	1b87      	subs	r7, r0, r6
 800b49c:	4639      	mov	r1, r7
 800b49e:	4620      	mov	r0, r4
 800b4a0:	f000 ff0a 	bl	800c2b8 <__any_on>
 800b4a4:	4682      	mov	sl, r0
 800b4a6:	b1a8      	cbz	r0, 800b4d4 <__gethex+0x1f8>
 800b4a8:	1e7b      	subs	r3, r7, #1
 800b4aa:	1159      	asrs	r1, r3, #5
 800b4ac:	f003 021f 	and.w	r2, r3, #31
 800b4b0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b4b4:	f04f 0a01 	mov.w	sl, #1
 800b4b8:	fa0a f202 	lsl.w	r2, sl, r2
 800b4bc:	420a      	tst	r2, r1
 800b4be:	d009      	beq.n	800b4d4 <__gethex+0x1f8>
 800b4c0:	4553      	cmp	r3, sl
 800b4c2:	dd05      	ble.n	800b4d0 <__gethex+0x1f4>
 800b4c4:	1eb9      	subs	r1, r7, #2
 800b4c6:	4620      	mov	r0, r4
 800b4c8:	f000 fef6 	bl	800c2b8 <__any_on>
 800b4cc:	2800      	cmp	r0, #0
 800b4ce:	d145      	bne.n	800b55c <__gethex+0x280>
 800b4d0:	f04f 0a02 	mov.w	sl, #2
 800b4d4:	4639      	mov	r1, r7
 800b4d6:	4620      	mov	r0, r4
 800b4d8:	f7ff fe99 	bl	800b20e <rshift>
 800b4dc:	443d      	add	r5, r7
 800b4de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b4e2:	42ab      	cmp	r3, r5
 800b4e4:	da4c      	bge.n	800b580 <__gethex+0x2a4>
 800b4e6:	ee18 0a10 	vmov	r0, s16
 800b4ea:	4621      	mov	r1, r4
 800b4ec:	f000 fa84 	bl	800b9f8 <_Bfree>
 800b4f0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	6013      	str	r3, [r2, #0]
 800b4f6:	27a3      	movs	r7, #163	; 0xa3
 800b4f8:	e785      	b.n	800b406 <__gethex+0x12a>
 800b4fa:	1e73      	subs	r3, r6, #1
 800b4fc:	9a05      	ldr	r2, [sp, #20]
 800b4fe:	9303      	str	r3, [sp, #12]
 800b500:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b504:	4293      	cmp	r3, r2
 800b506:	d019      	beq.n	800b53c <__gethex+0x260>
 800b508:	f1bb 0f20 	cmp.w	fp, #32
 800b50c:	d107      	bne.n	800b51e <__gethex+0x242>
 800b50e:	9b02      	ldr	r3, [sp, #8]
 800b510:	9a00      	ldr	r2, [sp, #0]
 800b512:	f843 2b04 	str.w	r2, [r3], #4
 800b516:	9302      	str	r3, [sp, #8]
 800b518:	2300      	movs	r3, #0
 800b51a:	9300      	str	r3, [sp, #0]
 800b51c:	469b      	mov	fp, r3
 800b51e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b522:	f7ff fec6 	bl	800b2b2 <__hexdig_fun>
 800b526:	9b00      	ldr	r3, [sp, #0]
 800b528:	f000 000f 	and.w	r0, r0, #15
 800b52c:	fa00 f00b 	lsl.w	r0, r0, fp
 800b530:	4303      	orrs	r3, r0
 800b532:	9300      	str	r3, [sp, #0]
 800b534:	f10b 0b04 	add.w	fp, fp, #4
 800b538:	9b03      	ldr	r3, [sp, #12]
 800b53a:	e00d      	b.n	800b558 <__gethex+0x27c>
 800b53c:	9b03      	ldr	r3, [sp, #12]
 800b53e:	9a06      	ldr	r2, [sp, #24]
 800b540:	4413      	add	r3, r2
 800b542:	42bb      	cmp	r3, r7
 800b544:	d3e0      	bcc.n	800b508 <__gethex+0x22c>
 800b546:	4618      	mov	r0, r3
 800b548:	9901      	ldr	r1, [sp, #4]
 800b54a:	9307      	str	r3, [sp, #28]
 800b54c:	4652      	mov	r2, sl
 800b54e:	f001 fbbb 	bl	800ccc8 <strncmp>
 800b552:	9b07      	ldr	r3, [sp, #28]
 800b554:	2800      	cmp	r0, #0
 800b556:	d1d7      	bne.n	800b508 <__gethex+0x22c>
 800b558:	461e      	mov	r6, r3
 800b55a:	e78b      	b.n	800b474 <__gethex+0x198>
 800b55c:	f04f 0a03 	mov.w	sl, #3
 800b560:	e7b8      	b.n	800b4d4 <__gethex+0x1f8>
 800b562:	da0a      	bge.n	800b57a <__gethex+0x29e>
 800b564:	1a37      	subs	r7, r6, r0
 800b566:	4621      	mov	r1, r4
 800b568:	ee18 0a10 	vmov	r0, s16
 800b56c:	463a      	mov	r2, r7
 800b56e:	f000 fc5f 	bl	800be30 <__lshift>
 800b572:	1bed      	subs	r5, r5, r7
 800b574:	4604      	mov	r4, r0
 800b576:	f100 0914 	add.w	r9, r0, #20
 800b57a:	f04f 0a00 	mov.w	sl, #0
 800b57e:	e7ae      	b.n	800b4de <__gethex+0x202>
 800b580:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b584:	42a8      	cmp	r0, r5
 800b586:	dd72      	ble.n	800b66e <__gethex+0x392>
 800b588:	1b45      	subs	r5, r0, r5
 800b58a:	42ae      	cmp	r6, r5
 800b58c:	dc36      	bgt.n	800b5fc <__gethex+0x320>
 800b58e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b592:	2b02      	cmp	r3, #2
 800b594:	d02a      	beq.n	800b5ec <__gethex+0x310>
 800b596:	2b03      	cmp	r3, #3
 800b598:	d02c      	beq.n	800b5f4 <__gethex+0x318>
 800b59a:	2b01      	cmp	r3, #1
 800b59c:	d11c      	bne.n	800b5d8 <__gethex+0x2fc>
 800b59e:	42ae      	cmp	r6, r5
 800b5a0:	d11a      	bne.n	800b5d8 <__gethex+0x2fc>
 800b5a2:	2e01      	cmp	r6, #1
 800b5a4:	d112      	bne.n	800b5cc <__gethex+0x2f0>
 800b5a6:	9a04      	ldr	r2, [sp, #16]
 800b5a8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b5ac:	6013      	str	r3, [r2, #0]
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	6123      	str	r3, [r4, #16]
 800b5b2:	f8c9 3000 	str.w	r3, [r9]
 800b5b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b5b8:	2762      	movs	r7, #98	; 0x62
 800b5ba:	601c      	str	r4, [r3, #0]
 800b5bc:	e723      	b.n	800b406 <__gethex+0x12a>
 800b5be:	bf00      	nop
 800b5c0:	0800df7c 	.word	0x0800df7c
 800b5c4:	0800dea0 	.word	0x0800dea0
 800b5c8:	0800df14 	.word	0x0800df14
 800b5cc:	1e71      	subs	r1, r6, #1
 800b5ce:	4620      	mov	r0, r4
 800b5d0:	f000 fe72 	bl	800c2b8 <__any_on>
 800b5d4:	2800      	cmp	r0, #0
 800b5d6:	d1e6      	bne.n	800b5a6 <__gethex+0x2ca>
 800b5d8:	ee18 0a10 	vmov	r0, s16
 800b5dc:	4621      	mov	r1, r4
 800b5de:	f000 fa0b 	bl	800b9f8 <_Bfree>
 800b5e2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	6013      	str	r3, [r2, #0]
 800b5e8:	2750      	movs	r7, #80	; 0x50
 800b5ea:	e70c      	b.n	800b406 <__gethex+0x12a>
 800b5ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d1f2      	bne.n	800b5d8 <__gethex+0x2fc>
 800b5f2:	e7d8      	b.n	800b5a6 <__gethex+0x2ca>
 800b5f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d1d5      	bne.n	800b5a6 <__gethex+0x2ca>
 800b5fa:	e7ed      	b.n	800b5d8 <__gethex+0x2fc>
 800b5fc:	1e6f      	subs	r7, r5, #1
 800b5fe:	f1ba 0f00 	cmp.w	sl, #0
 800b602:	d131      	bne.n	800b668 <__gethex+0x38c>
 800b604:	b127      	cbz	r7, 800b610 <__gethex+0x334>
 800b606:	4639      	mov	r1, r7
 800b608:	4620      	mov	r0, r4
 800b60a:	f000 fe55 	bl	800c2b8 <__any_on>
 800b60e:	4682      	mov	sl, r0
 800b610:	117b      	asrs	r3, r7, #5
 800b612:	2101      	movs	r1, #1
 800b614:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b618:	f007 071f 	and.w	r7, r7, #31
 800b61c:	fa01 f707 	lsl.w	r7, r1, r7
 800b620:	421f      	tst	r7, r3
 800b622:	4629      	mov	r1, r5
 800b624:	4620      	mov	r0, r4
 800b626:	bf18      	it	ne
 800b628:	f04a 0a02 	orrne.w	sl, sl, #2
 800b62c:	1b76      	subs	r6, r6, r5
 800b62e:	f7ff fdee 	bl	800b20e <rshift>
 800b632:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b636:	2702      	movs	r7, #2
 800b638:	f1ba 0f00 	cmp.w	sl, #0
 800b63c:	d048      	beq.n	800b6d0 <__gethex+0x3f4>
 800b63e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b642:	2b02      	cmp	r3, #2
 800b644:	d015      	beq.n	800b672 <__gethex+0x396>
 800b646:	2b03      	cmp	r3, #3
 800b648:	d017      	beq.n	800b67a <__gethex+0x39e>
 800b64a:	2b01      	cmp	r3, #1
 800b64c:	d109      	bne.n	800b662 <__gethex+0x386>
 800b64e:	f01a 0f02 	tst.w	sl, #2
 800b652:	d006      	beq.n	800b662 <__gethex+0x386>
 800b654:	f8d9 0000 	ldr.w	r0, [r9]
 800b658:	ea4a 0a00 	orr.w	sl, sl, r0
 800b65c:	f01a 0f01 	tst.w	sl, #1
 800b660:	d10e      	bne.n	800b680 <__gethex+0x3a4>
 800b662:	f047 0710 	orr.w	r7, r7, #16
 800b666:	e033      	b.n	800b6d0 <__gethex+0x3f4>
 800b668:	f04f 0a01 	mov.w	sl, #1
 800b66c:	e7d0      	b.n	800b610 <__gethex+0x334>
 800b66e:	2701      	movs	r7, #1
 800b670:	e7e2      	b.n	800b638 <__gethex+0x35c>
 800b672:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b674:	f1c3 0301 	rsb	r3, r3, #1
 800b678:	9315      	str	r3, [sp, #84]	; 0x54
 800b67a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d0f0      	beq.n	800b662 <__gethex+0x386>
 800b680:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b684:	f104 0314 	add.w	r3, r4, #20
 800b688:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b68c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b690:	f04f 0c00 	mov.w	ip, #0
 800b694:	4618      	mov	r0, r3
 800b696:	f853 2b04 	ldr.w	r2, [r3], #4
 800b69a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b69e:	d01c      	beq.n	800b6da <__gethex+0x3fe>
 800b6a0:	3201      	adds	r2, #1
 800b6a2:	6002      	str	r2, [r0, #0]
 800b6a4:	2f02      	cmp	r7, #2
 800b6a6:	f104 0314 	add.w	r3, r4, #20
 800b6aa:	d13f      	bne.n	800b72c <__gethex+0x450>
 800b6ac:	f8d8 2000 	ldr.w	r2, [r8]
 800b6b0:	3a01      	subs	r2, #1
 800b6b2:	42b2      	cmp	r2, r6
 800b6b4:	d10a      	bne.n	800b6cc <__gethex+0x3f0>
 800b6b6:	1171      	asrs	r1, r6, #5
 800b6b8:	2201      	movs	r2, #1
 800b6ba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b6be:	f006 061f 	and.w	r6, r6, #31
 800b6c2:	fa02 f606 	lsl.w	r6, r2, r6
 800b6c6:	421e      	tst	r6, r3
 800b6c8:	bf18      	it	ne
 800b6ca:	4617      	movne	r7, r2
 800b6cc:	f047 0720 	orr.w	r7, r7, #32
 800b6d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b6d2:	601c      	str	r4, [r3, #0]
 800b6d4:	9b04      	ldr	r3, [sp, #16]
 800b6d6:	601d      	str	r5, [r3, #0]
 800b6d8:	e695      	b.n	800b406 <__gethex+0x12a>
 800b6da:	4299      	cmp	r1, r3
 800b6dc:	f843 cc04 	str.w	ip, [r3, #-4]
 800b6e0:	d8d8      	bhi.n	800b694 <__gethex+0x3b8>
 800b6e2:	68a3      	ldr	r3, [r4, #8]
 800b6e4:	459b      	cmp	fp, r3
 800b6e6:	db19      	blt.n	800b71c <__gethex+0x440>
 800b6e8:	6861      	ldr	r1, [r4, #4]
 800b6ea:	ee18 0a10 	vmov	r0, s16
 800b6ee:	3101      	adds	r1, #1
 800b6f0:	f000 f942 	bl	800b978 <_Balloc>
 800b6f4:	4681      	mov	r9, r0
 800b6f6:	b918      	cbnz	r0, 800b700 <__gethex+0x424>
 800b6f8:	4b1a      	ldr	r3, [pc, #104]	; (800b764 <__gethex+0x488>)
 800b6fa:	4602      	mov	r2, r0
 800b6fc:	2184      	movs	r1, #132	; 0x84
 800b6fe:	e6a8      	b.n	800b452 <__gethex+0x176>
 800b700:	6922      	ldr	r2, [r4, #16]
 800b702:	3202      	adds	r2, #2
 800b704:	f104 010c 	add.w	r1, r4, #12
 800b708:	0092      	lsls	r2, r2, #2
 800b70a:	300c      	adds	r0, #12
 800b70c:	f000 f91a 	bl	800b944 <memcpy>
 800b710:	4621      	mov	r1, r4
 800b712:	ee18 0a10 	vmov	r0, s16
 800b716:	f000 f96f 	bl	800b9f8 <_Bfree>
 800b71a:	464c      	mov	r4, r9
 800b71c:	6923      	ldr	r3, [r4, #16]
 800b71e:	1c5a      	adds	r2, r3, #1
 800b720:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b724:	6122      	str	r2, [r4, #16]
 800b726:	2201      	movs	r2, #1
 800b728:	615a      	str	r2, [r3, #20]
 800b72a:	e7bb      	b.n	800b6a4 <__gethex+0x3c8>
 800b72c:	6922      	ldr	r2, [r4, #16]
 800b72e:	455a      	cmp	r2, fp
 800b730:	dd0b      	ble.n	800b74a <__gethex+0x46e>
 800b732:	2101      	movs	r1, #1
 800b734:	4620      	mov	r0, r4
 800b736:	f7ff fd6a 	bl	800b20e <rshift>
 800b73a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b73e:	3501      	adds	r5, #1
 800b740:	42ab      	cmp	r3, r5
 800b742:	f6ff aed0 	blt.w	800b4e6 <__gethex+0x20a>
 800b746:	2701      	movs	r7, #1
 800b748:	e7c0      	b.n	800b6cc <__gethex+0x3f0>
 800b74a:	f016 061f 	ands.w	r6, r6, #31
 800b74e:	d0fa      	beq.n	800b746 <__gethex+0x46a>
 800b750:	4453      	add	r3, sl
 800b752:	f1c6 0620 	rsb	r6, r6, #32
 800b756:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b75a:	f000 f9ff 	bl	800bb5c <__hi0bits>
 800b75e:	42b0      	cmp	r0, r6
 800b760:	dbe7      	blt.n	800b732 <__gethex+0x456>
 800b762:	e7f0      	b.n	800b746 <__gethex+0x46a>
 800b764:	0800dea0 	.word	0x0800dea0

0800b768 <L_shift>:
 800b768:	f1c2 0208 	rsb	r2, r2, #8
 800b76c:	0092      	lsls	r2, r2, #2
 800b76e:	b570      	push	{r4, r5, r6, lr}
 800b770:	f1c2 0620 	rsb	r6, r2, #32
 800b774:	6843      	ldr	r3, [r0, #4]
 800b776:	6804      	ldr	r4, [r0, #0]
 800b778:	fa03 f506 	lsl.w	r5, r3, r6
 800b77c:	432c      	orrs	r4, r5
 800b77e:	40d3      	lsrs	r3, r2
 800b780:	6004      	str	r4, [r0, #0]
 800b782:	f840 3f04 	str.w	r3, [r0, #4]!
 800b786:	4288      	cmp	r0, r1
 800b788:	d3f4      	bcc.n	800b774 <L_shift+0xc>
 800b78a:	bd70      	pop	{r4, r5, r6, pc}

0800b78c <__match>:
 800b78c:	b530      	push	{r4, r5, lr}
 800b78e:	6803      	ldr	r3, [r0, #0]
 800b790:	3301      	adds	r3, #1
 800b792:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b796:	b914      	cbnz	r4, 800b79e <__match+0x12>
 800b798:	6003      	str	r3, [r0, #0]
 800b79a:	2001      	movs	r0, #1
 800b79c:	bd30      	pop	{r4, r5, pc}
 800b79e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b7a2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b7a6:	2d19      	cmp	r5, #25
 800b7a8:	bf98      	it	ls
 800b7aa:	3220      	addls	r2, #32
 800b7ac:	42a2      	cmp	r2, r4
 800b7ae:	d0f0      	beq.n	800b792 <__match+0x6>
 800b7b0:	2000      	movs	r0, #0
 800b7b2:	e7f3      	b.n	800b79c <__match+0x10>

0800b7b4 <__hexnan>:
 800b7b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7b8:	680b      	ldr	r3, [r1, #0]
 800b7ba:	115e      	asrs	r6, r3, #5
 800b7bc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b7c0:	f013 031f 	ands.w	r3, r3, #31
 800b7c4:	b087      	sub	sp, #28
 800b7c6:	bf18      	it	ne
 800b7c8:	3604      	addne	r6, #4
 800b7ca:	2500      	movs	r5, #0
 800b7cc:	1f37      	subs	r7, r6, #4
 800b7ce:	4690      	mov	r8, r2
 800b7d0:	6802      	ldr	r2, [r0, #0]
 800b7d2:	9301      	str	r3, [sp, #4]
 800b7d4:	4682      	mov	sl, r0
 800b7d6:	f846 5c04 	str.w	r5, [r6, #-4]
 800b7da:	46b9      	mov	r9, r7
 800b7dc:	463c      	mov	r4, r7
 800b7de:	9502      	str	r5, [sp, #8]
 800b7e0:	46ab      	mov	fp, r5
 800b7e2:	7851      	ldrb	r1, [r2, #1]
 800b7e4:	1c53      	adds	r3, r2, #1
 800b7e6:	9303      	str	r3, [sp, #12]
 800b7e8:	b341      	cbz	r1, 800b83c <__hexnan+0x88>
 800b7ea:	4608      	mov	r0, r1
 800b7ec:	9205      	str	r2, [sp, #20]
 800b7ee:	9104      	str	r1, [sp, #16]
 800b7f0:	f7ff fd5f 	bl	800b2b2 <__hexdig_fun>
 800b7f4:	2800      	cmp	r0, #0
 800b7f6:	d14f      	bne.n	800b898 <__hexnan+0xe4>
 800b7f8:	9904      	ldr	r1, [sp, #16]
 800b7fa:	9a05      	ldr	r2, [sp, #20]
 800b7fc:	2920      	cmp	r1, #32
 800b7fe:	d818      	bhi.n	800b832 <__hexnan+0x7e>
 800b800:	9b02      	ldr	r3, [sp, #8]
 800b802:	459b      	cmp	fp, r3
 800b804:	dd13      	ble.n	800b82e <__hexnan+0x7a>
 800b806:	454c      	cmp	r4, r9
 800b808:	d206      	bcs.n	800b818 <__hexnan+0x64>
 800b80a:	2d07      	cmp	r5, #7
 800b80c:	dc04      	bgt.n	800b818 <__hexnan+0x64>
 800b80e:	462a      	mov	r2, r5
 800b810:	4649      	mov	r1, r9
 800b812:	4620      	mov	r0, r4
 800b814:	f7ff ffa8 	bl	800b768 <L_shift>
 800b818:	4544      	cmp	r4, r8
 800b81a:	d950      	bls.n	800b8be <__hexnan+0x10a>
 800b81c:	2300      	movs	r3, #0
 800b81e:	f1a4 0904 	sub.w	r9, r4, #4
 800b822:	f844 3c04 	str.w	r3, [r4, #-4]
 800b826:	f8cd b008 	str.w	fp, [sp, #8]
 800b82a:	464c      	mov	r4, r9
 800b82c:	461d      	mov	r5, r3
 800b82e:	9a03      	ldr	r2, [sp, #12]
 800b830:	e7d7      	b.n	800b7e2 <__hexnan+0x2e>
 800b832:	2929      	cmp	r1, #41	; 0x29
 800b834:	d156      	bne.n	800b8e4 <__hexnan+0x130>
 800b836:	3202      	adds	r2, #2
 800b838:	f8ca 2000 	str.w	r2, [sl]
 800b83c:	f1bb 0f00 	cmp.w	fp, #0
 800b840:	d050      	beq.n	800b8e4 <__hexnan+0x130>
 800b842:	454c      	cmp	r4, r9
 800b844:	d206      	bcs.n	800b854 <__hexnan+0xa0>
 800b846:	2d07      	cmp	r5, #7
 800b848:	dc04      	bgt.n	800b854 <__hexnan+0xa0>
 800b84a:	462a      	mov	r2, r5
 800b84c:	4649      	mov	r1, r9
 800b84e:	4620      	mov	r0, r4
 800b850:	f7ff ff8a 	bl	800b768 <L_shift>
 800b854:	4544      	cmp	r4, r8
 800b856:	d934      	bls.n	800b8c2 <__hexnan+0x10e>
 800b858:	f1a8 0204 	sub.w	r2, r8, #4
 800b85c:	4623      	mov	r3, r4
 800b85e:	f853 1b04 	ldr.w	r1, [r3], #4
 800b862:	f842 1f04 	str.w	r1, [r2, #4]!
 800b866:	429f      	cmp	r7, r3
 800b868:	d2f9      	bcs.n	800b85e <__hexnan+0xaa>
 800b86a:	1b3b      	subs	r3, r7, r4
 800b86c:	f023 0303 	bic.w	r3, r3, #3
 800b870:	3304      	adds	r3, #4
 800b872:	3401      	adds	r4, #1
 800b874:	3e03      	subs	r6, #3
 800b876:	42b4      	cmp	r4, r6
 800b878:	bf88      	it	hi
 800b87a:	2304      	movhi	r3, #4
 800b87c:	4443      	add	r3, r8
 800b87e:	2200      	movs	r2, #0
 800b880:	f843 2b04 	str.w	r2, [r3], #4
 800b884:	429f      	cmp	r7, r3
 800b886:	d2fb      	bcs.n	800b880 <__hexnan+0xcc>
 800b888:	683b      	ldr	r3, [r7, #0]
 800b88a:	b91b      	cbnz	r3, 800b894 <__hexnan+0xe0>
 800b88c:	4547      	cmp	r7, r8
 800b88e:	d127      	bne.n	800b8e0 <__hexnan+0x12c>
 800b890:	2301      	movs	r3, #1
 800b892:	603b      	str	r3, [r7, #0]
 800b894:	2005      	movs	r0, #5
 800b896:	e026      	b.n	800b8e6 <__hexnan+0x132>
 800b898:	3501      	adds	r5, #1
 800b89a:	2d08      	cmp	r5, #8
 800b89c:	f10b 0b01 	add.w	fp, fp, #1
 800b8a0:	dd06      	ble.n	800b8b0 <__hexnan+0xfc>
 800b8a2:	4544      	cmp	r4, r8
 800b8a4:	d9c3      	bls.n	800b82e <__hexnan+0x7a>
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	f844 3c04 	str.w	r3, [r4, #-4]
 800b8ac:	2501      	movs	r5, #1
 800b8ae:	3c04      	subs	r4, #4
 800b8b0:	6822      	ldr	r2, [r4, #0]
 800b8b2:	f000 000f 	and.w	r0, r0, #15
 800b8b6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b8ba:	6022      	str	r2, [r4, #0]
 800b8bc:	e7b7      	b.n	800b82e <__hexnan+0x7a>
 800b8be:	2508      	movs	r5, #8
 800b8c0:	e7b5      	b.n	800b82e <__hexnan+0x7a>
 800b8c2:	9b01      	ldr	r3, [sp, #4]
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d0df      	beq.n	800b888 <__hexnan+0xd4>
 800b8c8:	f04f 32ff 	mov.w	r2, #4294967295
 800b8cc:	f1c3 0320 	rsb	r3, r3, #32
 800b8d0:	fa22 f303 	lsr.w	r3, r2, r3
 800b8d4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b8d8:	401a      	ands	r2, r3
 800b8da:	f846 2c04 	str.w	r2, [r6, #-4]
 800b8de:	e7d3      	b.n	800b888 <__hexnan+0xd4>
 800b8e0:	3f04      	subs	r7, #4
 800b8e2:	e7d1      	b.n	800b888 <__hexnan+0xd4>
 800b8e4:	2004      	movs	r0, #4
 800b8e6:	b007      	add	sp, #28
 800b8e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b8ec <_localeconv_r>:
 800b8ec:	4800      	ldr	r0, [pc, #0]	; (800b8f0 <_localeconv_r+0x4>)
 800b8ee:	4770      	bx	lr
 800b8f0:	20000194 	.word	0x20000194

0800b8f4 <__retarget_lock_init_recursive>:
 800b8f4:	4770      	bx	lr

0800b8f6 <__retarget_lock_acquire_recursive>:
 800b8f6:	4770      	bx	lr

0800b8f8 <__retarget_lock_release_recursive>:
 800b8f8:	4770      	bx	lr
	...

0800b8fc <_lseek_r>:
 800b8fc:	b538      	push	{r3, r4, r5, lr}
 800b8fe:	4d07      	ldr	r5, [pc, #28]	; (800b91c <_lseek_r+0x20>)
 800b900:	4604      	mov	r4, r0
 800b902:	4608      	mov	r0, r1
 800b904:	4611      	mov	r1, r2
 800b906:	2200      	movs	r2, #0
 800b908:	602a      	str	r2, [r5, #0]
 800b90a:	461a      	mov	r2, r3
 800b90c:	f7f6 f9c4 	bl	8001c98 <_lseek>
 800b910:	1c43      	adds	r3, r0, #1
 800b912:	d102      	bne.n	800b91a <_lseek_r+0x1e>
 800b914:	682b      	ldr	r3, [r5, #0]
 800b916:	b103      	cbz	r3, 800b91a <_lseek_r+0x1e>
 800b918:	6023      	str	r3, [r4, #0]
 800b91a:	bd38      	pop	{r3, r4, r5, pc}
 800b91c:	200007fc 	.word	0x200007fc

0800b920 <__ascii_mbtowc>:
 800b920:	b082      	sub	sp, #8
 800b922:	b901      	cbnz	r1, 800b926 <__ascii_mbtowc+0x6>
 800b924:	a901      	add	r1, sp, #4
 800b926:	b142      	cbz	r2, 800b93a <__ascii_mbtowc+0x1a>
 800b928:	b14b      	cbz	r3, 800b93e <__ascii_mbtowc+0x1e>
 800b92a:	7813      	ldrb	r3, [r2, #0]
 800b92c:	600b      	str	r3, [r1, #0]
 800b92e:	7812      	ldrb	r2, [r2, #0]
 800b930:	1e10      	subs	r0, r2, #0
 800b932:	bf18      	it	ne
 800b934:	2001      	movne	r0, #1
 800b936:	b002      	add	sp, #8
 800b938:	4770      	bx	lr
 800b93a:	4610      	mov	r0, r2
 800b93c:	e7fb      	b.n	800b936 <__ascii_mbtowc+0x16>
 800b93e:	f06f 0001 	mvn.w	r0, #1
 800b942:	e7f8      	b.n	800b936 <__ascii_mbtowc+0x16>

0800b944 <memcpy>:
 800b944:	440a      	add	r2, r1
 800b946:	4291      	cmp	r1, r2
 800b948:	f100 33ff 	add.w	r3, r0, #4294967295
 800b94c:	d100      	bne.n	800b950 <memcpy+0xc>
 800b94e:	4770      	bx	lr
 800b950:	b510      	push	{r4, lr}
 800b952:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b956:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b95a:	4291      	cmp	r1, r2
 800b95c:	d1f9      	bne.n	800b952 <memcpy+0xe>
 800b95e:	bd10      	pop	{r4, pc}

0800b960 <__malloc_lock>:
 800b960:	4801      	ldr	r0, [pc, #4]	; (800b968 <__malloc_lock+0x8>)
 800b962:	f7ff bfc8 	b.w	800b8f6 <__retarget_lock_acquire_recursive>
 800b966:	bf00      	nop
 800b968:	200007f8 	.word	0x200007f8

0800b96c <__malloc_unlock>:
 800b96c:	4801      	ldr	r0, [pc, #4]	; (800b974 <__malloc_unlock+0x8>)
 800b96e:	f7ff bfc3 	b.w	800b8f8 <__retarget_lock_release_recursive>
 800b972:	bf00      	nop
 800b974:	200007f8 	.word	0x200007f8

0800b978 <_Balloc>:
 800b978:	b570      	push	{r4, r5, r6, lr}
 800b97a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b97c:	4604      	mov	r4, r0
 800b97e:	460d      	mov	r5, r1
 800b980:	b976      	cbnz	r6, 800b9a0 <_Balloc+0x28>
 800b982:	2010      	movs	r0, #16
 800b984:	f7fc fa06 	bl	8007d94 <malloc>
 800b988:	4602      	mov	r2, r0
 800b98a:	6260      	str	r0, [r4, #36]	; 0x24
 800b98c:	b920      	cbnz	r0, 800b998 <_Balloc+0x20>
 800b98e:	4b18      	ldr	r3, [pc, #96]	; (800b9f0 <_Balloc+0x78>)
 800b990:	4818      	ldr	r0, [pc, #96]	; (800b9f4 <_Balloc+0x7c>)
 800b992:	2166      	movs	r1, #102	; 0x66
 800b994:	f001 fa68 	bl	800ce68 <__assert_func>
 800b998:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b99c:	6006      	str	r6, [r0, #0]
 800b99e:	60c6      	str	r6, [r0, #12]
 800b9a0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b9a2:	68f3      	ldr	r3, [r6, #12]
 800b9a4:	b183      	cbz	r3, 800b9c8 <_Balloc+0x50>
 800b9a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b9a8:	68db      	ldr	r3, [r3, #12]
 800b9aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b9ae:	b9b8      	cbnz	r0, 800b9e0 <_Balloc+0x68>
 800b9b0:	2101      	movs	r1, #1
 800b9b2:	fa01 f605 	lsl.w	r6, r1, r5
 800b9b6:	1d72      	adds	r2, r6, #5
 800b9b8:	0092      	lsls	r2, r2, #2
 800b9ba:	4620      	mov	r0, r4
 800b9bc:	f000 fc9d 	bl	800c2fa <_calloc_r>
 800b9c0:	b160      	cbz	r0, 800b9dc <_Balloc+0x64>
 800b9c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b9c6:	e00e      	b.n	800b9e6 <_Balloc+0x6e>
 800b9c8:	2221      	movs	r2, #33	; 0x21
 800b9ca:	2104      	movs	r1, #4
 800b9cc:	4620      	mov	r0, r4
 800b9ce:	f000 fc94 	bl	800c2fa <_calloc_r>
 800b9d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b9d4:	60f0      	str	r0, [r6, #12]
 800b9d6:	68db      	ldr	r3, [r3, #12]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d1e4      	bne.n	800b9a6 <_Balloc+0x2e>
 800b9dc:	2000      	movs	r0, #0
 800b9de:	bd70      	pop	{r4, r5, r6, pc}
 800b9e0:	6802      	ldr	r2, [r0, #0]
 800b9e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b9ec:	e7f7      	b.n	800b9de <_Balloc+0x66>
 800b9ee:	bf00      	nop
 800b9f0:	0800de2e 	.word	0x0800de2e
 800b9f4:	0800df90 	.word	0x0800df90

0800b9f8 <_Bfree>:
 800b9f8:	b570      	push	{r4, r5, r6, lr}
 800b9fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b9fc:	4605      	mov	r5, r0
 800b9fe:	460c      	mov	r4, r1
 800ba00:	b976      	cbnz	r6, 800ba20 <_Bfree+0x28>
 800ba02:	2010      	movs	r0, #16
 800ba04:	f7fc f9c6 	bl	8007d94 <malloc>
 800ba08:	4602      	mov	r2, r0
 800ba0a:	6268      	str	r0, [r5, #36]	; 0x24
 800ba0c:	b920      	cbnz	r0, 800ba18 <_Bfree+0x20>
 800ba0e:	4b09      	ldr	r3, [pc, #36]	; (800ba34 <_Bfree+0x3c>)
 800ba10:	4809      	ldr	r0, [pc, #36]	; (800ba38 <_Bfree+0x40>)
 800ba12:	218a      	movs	r1, #138	; 0x8a
 800ba14:	f001 fa28 	bl	800ce68 <__assert_func>
 800ba18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ba1c:	6006      	str	r6, [r0, #0]
 800ba1e:	60c6      	str	r6, [r0, #12]
 800ba20:	b13c      	cbz	r4, 800ba32 <_Bfree+0x3a>
 800ba22:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ba24:	6862      	ldr	r2, [r4, #4]
 800ba26:	68db      	ldr	r3, [r3, #12]
 800ba28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ba2c:	6021      	str	r1, [r4, #0]
 800ba2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ba32:	bd70      	pop	{r4, r5, r6, pc}
 800ba34:	0800de2e 	.word	0x0800de2e
 800ba38:	0800df90 	.word	0x0800df90

0800ba3c <__multadd>:
 800ba3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba40:	690d      	ldr	r5, [r1, #16]
 800ba42:	4607      	mov	r7, r0
 800ba44:	460c      	mov	r4, r1
 800ba46:	461e      	mov	r6, r3
 800ba48:	f101 0c14 	add.w	ip, r1, #20
 800ba4c:	2000      	movs	r0, #0
 800ba4e:	f8dc 3000 	ldr.w	r3, [ip]
 800ba52:	b299      	uxth	r1, r3
 800ba54:	fb02 6101 	mla	r1, r2, r1, r6
 800ba58:	0c1e      	lsrs	r6, r3, #16
 800ba5a:	0c0b      	lsrs	r3, r1, #16
 800ba5c:	fb02 3306 	mla	r3, r2, r6, r3
 800ba60:	b289      	uxth	r1, r1
 800ba62:	3001      	adds	r0, #1
 800ba64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ba68:	4285      	cmp	r5, r0
 800ba6a:	f84c 1b04 	str.w	r1, [ip], #4
 800ba6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ba72:	dcec      	bgt.n	800ba4e <__multadd+0x12>
 800ba74:	b30e      	cbz	r6, 800baba <__multadd+0x7e>
 800ba76:	68a3      	ldr	r3, [r4, #8]
 800ba78:	42ab      	cmp	r3, r5
 800ba7a:	dc19      	bgt.n	800bab0 <__multadd+0x74>
 800ba7c:	6861      	ldr	r1, [r4, #4]
 800ba7e:	4638      	mov	r0, r7
 800ba80:	3101      	adds	r1, #1
 800ba82:	f7ff ff79 	bl	800b978 <_Balloc>
 800ba86:	4680      	mov	r8, r0
 800ba88:	b928      	cbnz	r0, 800ba96 <__multadd+0x5a>
 800ba8a:	4602      	mov	r2, r0
 800ba8c:	4b0c      	ldr	r3, [pc, #48]	; (800bac0 <__multadd+0x84>)
 800ba8e:	480d      	ldr	r0, [pc, #52]	; (800bac4 <__multadd+0x88>)
 800ba90:	21b5      	movs	r1, #181	; 0xb5
 800ba92:	f001 f9e9 	bl	800ce68 <__assert_func>
 800ba96:	6922      	ldr	r2, [r4, #16]
 800ba98:	3202      	adds	r2, #2
 800ba9a:	f104 010c 	add.w	r1, r4, #12
 800ba9e:	0092      	lsls	r2, r2, #2
 800baa0:	300c      	adds	r0, #12
 800baa2:	f7ff ff4f 	bl	800b944 <memcpy>
 800baa6:	4621      	mov	r1, r4
 800baa8:	4638      	mov	r0, r7
 800baaa:	f7ff ffa5 	bl	800b9f8 <_Bfree>
 800baae:	4644      	mov	r4, r8
 800bab0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bab4:	3501      	adds	r5, #1
 800bab6:	615e      	str	r6, [r3, #20]
 800bab8:	6125      	str	r5, [r4, #16]
 800baba:	4620      	mov	r0, r4
 800babc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bac0:	0800dea0 	.word	0x0800dea0
 800bac4:	0800df90 	.word	0x0800df90

0800bac8 <__s2b>:
 800bac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bacc:	460c      	mov	r4, r1
 800bace:	4615      	mov	r5, r2
 800bad0:	461f      	mov	r7, r3
 800bad2:	2209      	movs	r2, #9
 800bad4:	3308      	adds	r3, #8
 800bad6:	4606      	mov	r6, r0
 800bad8:	fb93 f3f2 	sdiv	r3, r3, r2
 800badc:	2100      	movs	r1, #0
 800bade:	2201      	movs	r2, #1
 800bae0:	429a      	cmp	r2, r3
 800bae2:	db09      	blt.n	800baf8 <__s2b+0x30>
 800bae4:	4630      	mov	r0, r6
 800bae6:	f7ff ff47 	bl	800b978 <_Balloc>
 800baea:	b940      	cbnz	r0, 800bafe <__s2b+0x36>
 800baec:	4602      	mov	r2, r0
 800baee:	4b19      	ldr	r3, [pc, #100]	; (800bb54 <__s2b+0x8c>)
 800baf0:	4819      	ldr	r0, [pc, #100]	; (800bb58 <__s2b+0x90>)
 800baf2:	21ce      	movs	r1, #206	; 0xce
 800baf4:	f001 f9b8 	bl	800ce68 <__assert_func>
 800baf8:	0052      	lsls	r2, r2, #1
 800bafa:	3101      	adds	r1, #1
 800bafc:	e7f0      	b.n	800bae0 <__s2b+0x18>
 800bafe:	9b08      	ldr	r3, [sp, #32]
 800bb00:	6143      	str	r3, [r0, #20]
 800bb02:	2d09      	cmp	r5, #9
 800bb04:	f04f 0301 	mov.w	r3, #1
 800bb08:	6103      	str	r3, [r0, #16]
 800bb0a:	dd16      	ble.n	800bb3a <__s2b+0x72>
 800bb0c:	f104 0909 	add.w	r9, r4, #9
 800bb10:	46c8      	mov	r8, r9
 800bb12:	442c      	add	r4, r5
 800bb14:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bb18:	4601      	mov	r1, r0
 800bb1a:	3b30      	subs	r3, #48	; 0x30
 800bb1c:	220a      	movs	r2, #10
 800bb1e:	4630      	mov	r0, r6
 800bb20:	f7ff ff8c 	bl	800ba3c <__multadd>
 800bb24:	45a0      	cmp	r8, r4
 800bb26:	d1f5      	bne.n	800bb14 <__s2b+0x4c>
 800bb28:	f1a5 0408 	sub.w	r4, r5, #8
 800bb2c:	444c      	add	r4, r9
 800bb2e:	1b2d      	subs	r5, r5, r4
 800bb30:	1963      	adds	r3, r4, r5
 800bb32:	42bb      	cmp	r3, r7
 800bb34:	db04      	blt.n	800bb40 <__s2b+0x78>
 800bb36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb3a:	340a      	adds	r4, #10
 800bb3c:	2509      	movs	r5, #9
 800bb3e:	e7f6      	b.n	800bb2e <__s2b+0x66>
 800bb40:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bb44:	4601      	mov	r1, r0
 800bb46:	3b30      	subs	r3, #48	; 0x30
 800bb48:	220a      	movs	r2, #10
 800bb4a:	4630      	mov	r0, r6
 800bb4c:	f7ff ff76 	bl	800ba3c <__multadd>
 800bb50:	e7ee      	b.n	800bb30 <__s2b+0x68>
 800bb52:	bf00      	nop
 800bb54:	0800dea0 	.word	0x0800dea0
 800bb58:	0800df90 	.word	0x0800df90

0800bb5c <__hi0bits>:
 800bb5c:	0c03      	lsrs	r3, r0, #16
 800bb5e:	041b      	lsls	r3, r3, #16
 800bb60:	b9d3      	cbnz	r3, 800bb98 <__hi0bits+0x3c>
 800bb62:	0400      	lsls	r0, r0, #16
 800bb64:	2310      	movs	r3, #16
 800bb66:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bb6a:	bf04      	itt	eq
 800bb6c:	0200      	lsleq	r0, r0, #8
 800bb6e:	3308      	addeq	r3, #8
 800bb70:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bb74:	bf04      	itt	eq
 800bb76:	0100      	lsleq	r0, r0, #4
 800bb78:	3304      	addeq	r3, #4
 800bb7a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bb7e:	bf04      	itt	eq
 800bb80:	0080      	lsleq	r0, r0, #2
 800bb82:	3302      	addeq	r3, #2
 800bb84:	2800      	cmp	r0, #0
 800bb86:	db05      	blt.n	800bb94 <__hi0bits+0x38>
 800bb88:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bb8c:	f103 0301 	add.w	r3, r3, #1
 800bb90:	bf08      	it	eq
 800bb92:	2320      	moveq	r3, #32
 800bb94:	4618      	mov	r0, r3
 800bb96:	4770      	bx	lr
 800bb98:	2300      	movs	r3, #0
 800bb9a:	e7e4      	b.n	800bb66 <__hi0bits+0xa>

0800bb9c <__lo0bits>:
 800bb9c:	6803      	ldr	r3, [r0, #0]
 800bb9e:	f013 0207 	ands.w	r2, r3, #7
 800bba2:	4601      	mov	r1, r0
 800bba4:	d00b      	beq.n	800bbbe <__lo0bits+0x22>
 800bba6:	07da      	lsls	r2, r3, #31
 800bba8:	d423      	bmi.n	800bbf2 <__lo0bits+0x56>
 800bbaa:	0798      	lsls	r0, r3, #30
 800bbac:	bf49      	itett	mi
 800bbae:	085b      	lsrmi	r3, r3, #1
 800bbb0:	089b      	lsrpl	r3, r3, #2
 800bbb2:	2001      	movmi	r0, #1
 800bbb4:	600b      	strmi	r3, [r1, #0]
 800bbb6:	bf5c      	itt	pl
 800bbb8:	600b      	strpl	r3, [r1, #0]
 800bbba:	2002      	movpl	r0, #2
 800bbbc:	4770      	bx	lr
 800bbbe:	b298      	uxth	r0, r3
 800bbc0:	b9a8      	cbnz	r0, 800bbee <__lo0bits+0x52>
 800bbc2:	0c1b      	lsrs	r3, r3, #16
 800bbc4:	2010      	movs	r0, #16
 800bbc6:	b2da      	uxtb	r2, r3
 800bbc8:	b90a      	cbnz	r2, 800bbce <__lo0bits+0x32>
 800bbca:	3008      	adds	r0, #8
 800bbcc:	0a1b      	lsrs	r3, r3, #8
 800bbce:	071a      	lsls	r2, r3, #28
 800bbd0:	bf04      	itt	eq
 800bbd2:	091b      	lsreq	r3, r3, #4
 800bbd4:	3004      	addeq	r0, #4
 800bbd6:	079a      	lsls	r2, r3, #30
 800bbd8:	bf04      	itt	eq
 800bbda:	089b      	lsreq	r3, r3, #2
 800bbdc:	3002      	addeq	r0, #2
 800bbde:	07da      	lsls	r2, r3, #31
 800bbe0:	d403      	bmi.n	800bbea <__lo0bits+0x4e>
 800bbe2:	085b      	lsrs	r3, r3, #1
 800bbe4:	f100 0001 	add.w	r0, r0, #1
 800bbe8:	d005      	beq.n	800bbf6 <__lo0bits+0x5a>
 800bbea:	600b      	str	r3, [r1, #0]
 800bbec:	4770      	bx	lr
 800bbee:	4610      	mov	r0, r2
 800bbf0:	e7e9      	b.n	800bbc6 <__lo0bits+0x2a>
 800bbf2:	2000      	movs	r0, #0
 800bbf4:	4770      	bx	lr
 800bbf6:	2020      	movs	r0, #32
 800bbf8:	4770      	bx	lr
	...

0800bbfc <__i2b>:
 800bbfc:	b510      	push	{r4, lr}
 800bbfe:	460c      	mov	r4, r1
 800bc00:	2101      	movs	r1, #1
 800bc02:	f7ff feb9 	bl	800b978 <_Balloc>
 800bc06:	4602      	mov	r2, r0
 800bc08:	b928      	cbnz	r0, 800bc16 <__i2b+0x1a>
 800bc0a:	4b05      	ldr	r3, [pc, #20]	; (800bc20 <__i2b+0x24>)
 800bc0c:	4805      	ldr	r0, [pc, #20]	; (800bc24 <__i2b+0x28>)
 800bc0e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800bc12:	f001 f929 	bl	800ce68 <__assert_func>
 800bc16:	2301      	movs	r3, #1
 800bc18:	6144      	str	r4, [r0, #20]
 800bc1a:	6103      	str	r3, [r0, #16]
 800bc1c:	bd10      	pop	{r4, pc}
 800bc1e:	bf00      	nop
 800bc20:	0800dea0 	.word	0x0800dea0
 800bc24:	0800df90 	.word	0x0800df90

0800bc28 <__multiply>:
 800bc28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc2c:	4691      	mov	r9, r2
 800bc2e:	690a      	ldr	r2, [r1, #16]
 800bc30:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bc34:	429a      	cmp	r2, r3
 800bc36:	bfb8      	it	lt
 800bc38:	460b      	movlt	r3, r1
 800bc3a:	460c      	mov	r4, r1
 800bc3c:	bfbc      	itt	lt
 800bc3e:	464c      	movlt	r4, r9
 800bc40:	4699      	movlt	r9, r3
 800bc42:	6927      	ldr	r7, [r4, #16]
 800bc44:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bc48:	68a3      	ldr	r3, [r4, #8]
 800bc4a:	6861      	ldr	r1, [r4, #4]
 800bc4c:	eb07 060a 	add.w	r6, r7, sl
 800bc50:	42b3      	cmp	r3, r6
 800bc52:	b085      	sub	sp, #20
 800bc54:	bfb8      	it	lt
 800bc56:	3101      	addlt	r1, #1
 800bc58:	f7ff fe8e 	bl	800b978 <_Balloc>
 800bc5c:	b930      	cbnz	r0, 800bc6c <__multiply+0x44>
 800bc5e:	4602      	mov	r2, r0
 800bc60:	4b44      	ldr	r3, [pc, #272]	; (800bd74 <__multiply+0x14c>)
 800bc62:	4845      	ldr	r0, [pc, #276]	; (800bd78 <__multiply+0x150>)
 800bc64:	f240 115d 	movw	r1, #349	; 0x15d
 800bc68:	f001 f8fe 	bl	800ce68 <__assert_func>
 800bc6c:	f100 0514 	add.w	r5, r0, #20
 800bc70:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bc74:	462b      	mov	r3, r5
 800bc76:	2200      	movs	r2, #0
 800bc78:	4543      	cmp	r3, r8
 800bc7a:	d321      	bcc.n	800bcc0 <__multiply+0x98>
 800bc7c:	f104 0314 	add.w	r3, r4, #20
 800bc80:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800bc84:	f109 0314 	add.w	r3, r9, #20
 800bc88:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800bc8c:	9202      	str	r2, [sp, #8]
 800bc8e:	1b3a      	subs	r2, r7, r4
 800bc90:	3a15      	subs	r2, #21
 800bc92:	f022 0203 	bic.w	r2, r2, #3
 800bc96:	3204      	adds	r2, #4
 800bc98:	f104 0115 	add.w	r1, r4, #21
 800bc9c:	428f      	cmp	r7, r1
 800bc9e:	bf38      	it	cc
 800bca0:	2204      	movcc	r2, #4
 800bca2:	9201      	str	r2, [sp, #4]
 800bca4:	9a02      	ldr	r2, [sp, #8]
 800bca6:	9303      	str	r3, [sp, #12]
 800bca8:	429a      	cmp	r2, r3
 800bcaa:	d80c      	bhi.n	800bcc6 <__multiply+0x9e>
 800bcac:	2e00      	cmp	r6, #0
 800bcae:	dd03      	ble.n	800bcb8 <__multiply+0x90>
 800bcb0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d05a      	beq.n	800bd6e <__multiply+0x146>
 800bcb8:	6106      	str	r6, [r0, #16]
 800bcba:	b005      	add	sp, #20
 800bcbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcc0:	f843 2b04 	str.w	r2, [r3], #4
 800bcc4:	e7d8      	b.n	800bc78 <__multiply+0x50>
 800bcc6:	f8b3 a000 	ldrh.w	sl, [r3]
 800bcca:	f1ba 0f00 	cmp.w	sl, #0
 800bcce:	d024      	beq.n	800bd1a <__multiply+0xf2>
 800bcd0:	f104 0e14 	add.w	lr, r4, #20
 800bcd4:	46a9      	mov	r9, r5
 800bcd6:	f04f 0c00 	mov.w	ip, #0
 800bcda:	f85e 2b04 	ldr.w	r2, [lr], #4
 800bcde:	f8d9 1000 	ldr.w	r1, [r9]
 800bce2:	fa1f fb82 	uxth.w	fp, r2
 800bce6:	b289      	uxth	r1, r1
 800bce8:	fb0a 110b 	mla	r1, sl, fp, r1
 800bcec:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800bcf0:	f8d9 2000 	ldr.w	r2, [r9]
 800bcf4:	4461      	add	r1, ip
 800bcf6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bcfa:	fb0a c20b 	mla	r2, sl, fp, ip
 800bcfe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bd02:	b289      	uxth	r1, r1
 800bd04:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800bd08:	4577      	cmp	r7, lr
 800bd0a:	f849 1b04 	str.w	r1, [r9], #4
 800bd0e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bd12:	d8e2      	bhi.n	800bcda <__multiply+0xb2>
 800bd14:	9a01      	ldr	r2, [sp, #4]
 800bd16:	f845 c002 	str.w	ip, [r5, r2]
 800bd1a:	9a03      	ldr	r2, [sp, #12]
 800bd1c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bd20:	3304      	adds	r3, #4
 800bd22:	f1b9 0f00 	cmp.w	r9, #0
 800bd26:	d020      	beq.n	800bd6a <__multiply+0x142>
 800bd28:	6829      	ldr	r1, [r5, #0]
 800bd2a:	f104 0c14 	add.w	ip, r4, #20
 800bd2e:	46ae      	mov	lr, r5
 800bd30:	f04f 0a00 	mov.w	sl, #0
 800bd34:	f8bc b000 	ldrh.w	fp, [ip]
 800bd38:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800bd3c:	fb09 220b 	mla	r2, r9, fp, r2
 800bd40:	4492      	add	sl, r2
 800bd42:	b289      	uxth	r1, r1
 800bd44:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800bd48:	f84e 1b04 	str.w	r1, [lr], #4
 800bd4c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bd50:	f8be 1000 	ldrh.w	r1, [lr]
 800bd54:	0c12      	lsrs	r2, r2, #16
 800bd56:	fb09 1102 	mla	r1, r9, r2, r1
 800bd5a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800bd5e:	4567      	cmp	r7, ip
 800bd60:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bd64:	d8e6      	bhi.n	800bd34 <__multiply+0x10c>
 800bd66:	9a01      	ldr	r2, [sp, #4]
 800bd68:	50a9      	str	r1, [r5, r2]
 800bd6a:	3504      	adds	r5, #4
 800bd6c:	e79a      	b.n	800bca4 <__multiply+0x7c>
 800bd6e:	3e01      	subs	r6, #1
 800bd70:	e79c      	b.n	800bcac <__multiply+0x84>
 800bd72:	bf00      	nop
 800bd74:	0800dea0 	.word	0x0800dea0
 800bd78:	0800df90 	.word	0x0800df90

0800bd7c <__pow5mult>:
 800bd7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd80:	4615      	mov	r5, r2
 800bd82:	f012 0203 	ands.w	r2, r2, #3
 800bd86:	4606      	mov	r6, r0
 800bd88:	460f      	mov	r7, r1
 800bd8a:	d007      	beq.n	800bd9c <__pow5mult+0x20>
 800bd8c:	4c25      	ldr	r4, [pc, #148]	; (800be24 <__pow5mult+0xa8>)
 800bd8e:	3a01      	subs	r2, #1
 800bd90:	2300      	movs	r3, #0
 800bd92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bd96:	f7ff fe51 	bl	800ba3c <__multadd>
 800bd9a:	4607      	mov	r7, r0
 800bd9c:	10ad      	asrs	r5, r5, #2
 800bd9e:	d03d      	beq.n	800be1c <__pow5mult+0xa0>
 800bda0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bda2:	b97c      	cbnz	r4, 800bdc4 <__pow5mult+0x48>
 800bda4:	2010      	movs	r0, #16
 800bda6:	f7fb fff5 	bl	8007d94 <malloc>
 800bdaa:	4602      	mov	r2, r0
 800bdac:	6270      	str	r0, [r6, #36]	; 0x24
 800bdae:	b928      	cbnz	r0, 800bdbc <__pow5mult+0x40>
 800bdb0:	4b1d      	ldr	r3, [pc, #116]	; (800be28 <__pow5mult+0xac>)
 800bdb2:	481e      	ldr	r0, [pc, #120]	; (800be2c <__pow5mult+0xb0>)
 800bdb4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800bdb8:	f001 f856 	bl	800ce68 <__assert_func>
 800bdbc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bdc0:	6004      	str	r4, [r0, #0]
 800bdc2:	60c4      	str	r4, [r0, #12]
 800bdc4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bdc8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bdcc:	b94c      	cbnz	r4, 800bde2 <__pow5mult+0x66>
 800bdce:	f240 2171 	movw	r1, #625	; 0x271
 800bdd2:	4630      	mov	r0, r6
 800bdd4:	f7ff ff12 	bl	800bbfc <__i2b>
 800bdd8:	2300      	movs	r3, #0
 800bdda:	f8c8 0008 	str.w	r0, [r8, #8]
 800bdde:	4604      	mov	r4, r0
 800bde0:	6003      	str	r3, [r0, #0]
 800bde2:	f04f 0900 	mov.w	r9, #0
 800bde6:	07eb      	lsls	r3, r5, #31
 800bde8:	d50a      	bpl.n	800be00 <__pow5mult+0x84>
 800bdea:	4639      	mov	r1, r7
 800bdec:	4622      	mov	r2, r4
 800bdee:	4630      	mov	r0, r6
 800bdf0:	f7ff ff1a 	bl	800bc28 <__multiply>
 800bdf4:	4639      	mov	r1, r7
 800bdf6:	4680      	mov	r8, r0
 800bdf8:	4630      	mov	r0, r6
 800bdfa:	f7ff fdfd 	bl	800b9f8 <_Bfree>
 800bdfe:	4647      	mov	r7, r8
 800be00:	106d      	asrs	r5, r5, #1
 800be02:	d00b      	beq.n	800be1c <__pow5mult+0xa0>
 800be04:	6820      	ldr	r0, [r4, #0]
 800be06:	b938      	cbnz	r0, 800be18 <__pow5mult+0x9c>
 800be08:	4622      	mov	r2, r4
 800be0a:	4621      	mov	r1, r4
 800be0c:	4630      	mov	r0, r6
 800be0e:	f7ff ff0b 	bl	800bc28 <__multiply>
 800be12:	6020      	str	r0, [r4, #0]
 800be14:	f8c0 9000 	str.w	r9, [r0]
 800be18:	4604      	mov	r4, r0
 800be1a:	e7e4      	b.n	800bde6 <__pow5mult+0x6a>
 800be1c:	4638      	mov	r0, r7
 800be1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be22:	bf00      	nop
 800be24:	0800e0e0 	.word	0x0800e0e0
 800be28:	0800de2e 	.word	0x0800de2e
 800be2c:	0800df90 	.word	0x0800df90

0800be30 <__lshift>:
 800be30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be34:	460c      	mov	r4, r1
 800be36:	6849      	ldr	r1, [r1, #4]
 800be38:	6923      	ldr	r3, [r4, #16]
 800be3a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800be3e:	68a3      	ldr	r3, [r4, #8]
 800be40:	4607      	mov	r7, r0
 800be42:	4691      	mov	r9, r2
 800be44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800be48:	f108 0601 	add.w	r6, r8, #1
 800be4c:	42b3      	cmp	r3, r6
 800be4e:	db0b      	blt.n	800be68 <__lshift+0x38>
 800be50:	4638      	mov	r0, r7
 800be52:	f7ff fd91 	bl	800b978 <_Balloc>
 800be56:	4605      	mov	r5, r0
 800be58:	b948      	cbnz	r0, 800be6e <__lshift+0x3e>
 800be5a:	4602      	mov	r2, r0
 800be5c:	4b2a      	ldr	r3, [pc, #168]	; (800bf08 <__lshift+0xd8>)
 800be5e:	482b      	ldr	r0, [pc, #172]	; (800bf0c <__lshift+0xdc>)
 800be60:	f240 11d9 	movw	r1, #473	; 0x1d9
 800be64:	f001 f800 	bl	800ce68 <__assert_func>
 800be68:	3101      	adds	r1, #1
 800be6a:	005b      	lsls	r3, r3, #1
 800be6c:	e7ee      	b.n	800be4c <__lshift+0x1c>
 800be6e:	2300      	movs	r3, #0
 800be70:	f100 0114 	add.w	r1, r0, #20
 800be74:	f100 0210 	add.w	r2, r0, #16
 800be78:	4618      	mov	r0, r3
 800be7a:	4553      	cmp	r3, sl
 800be7c:	db37      	blt.n	800beee <__lshift+0xbe>
 800be7e:	6920      	ldr	r0, [r4, #16]
 800be80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800be84:	f104 0314 	add.w	r3, r4, #20
 800be88:	f019 091f 	ands.w	r9, r9, #31
 800be8c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800be90:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800be94:	d02f      	beq.n	800bef6 <__lshift+0xc6>
 800be96:	f1c9 0e20 	rsb	lr, r9, #32
 800be9a:	468a      	mov	sl, r1
 800be9c:	f04f 0c00 	mov.w	ip, #0
 800bea0:	681a      	ldr	r2, [r3, #0]
 800bea2:	fa02 f209 	lsl.w	r2, r2, r9
 800bea6:	ea42 020c 	orr.w	r2, r2, ip
 800beaa:	f84a 2b04 	str.w	r2, [sl], #4
 800beae:	f853 2b04 	ldr.w	r2, [r3], #4
 800beb2:	4298      	cmp	r0, r3
 800beb4:	fa22 fc0e 	lsr.w	ip, r2, lr
 800beb8:	d8f2      	bhi.n	800bea0 <__lshift+0x70>
 800beba:	1b03      	subs	r3, r0, r4
 800bebc:	3b15      	subs	r3, #21
 800bebe:	f023 0303 	bic.w	r3, r3, #3
 800bec2:	3304      	adds	r3, #4
 800bec4:	f104 0215 	add.w	r2, r4, #21
 800bec8:	4290      	cmp	r0, r2
 800beca:	bf38      	it	cc
 800becc:	2304      	movcc	r3, #4
 800bece:	f841 c003 	str.w	ip, [r1, r3]
 800bed2:	f1bc 0f00 	cmp.w	ip, #0
 800bed6:	d001      	beq.n	800bedc <__lshift+0xac>
 800bed8:	f108 0602 	add.w	r6, r8, #2
 800bedc:	3e01      	subs	r6, #1
 800bede:	4638      	mov	r0, r7
 800bee0:	612e      	str	r6, [r5, #16]
 800bee2:	4621      	mov	r1, r4
 800bee4:	f7ff fd88 	bl	800b9f8 <_Bfree>
 800bee8:	4628      	mov	r0, r5
 800beea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800beee:	f842 0f04 	str.w	r0, [r2, #4]!
 800bef2:	3301      	adds	r3, #1
 800bef4:	e7c1      	b.n	800be7a <__lshift+0x4a>
 800bef6:	3904      	subs	r1, #4
 800bef8:	f853 2b04 	ldr.w	r2, [r3], #4
 800befc:	f841 2f04 	str.w	r2, [r1, #4]!
 800bf00:	4298      	cmp	r0, r3
 800bf02:	d8f9      	bhi.n	800bef8 <__lshift+0xc8>
 800bf04:	e7ea      	b.n	800bedc <__lshift+0xac>
 800bf06:	bf00      	nop
 800bf08:	0800dea0 	.word	0x0800dea0
 800bf0c:	0800df90 	.word	0x0800df90

0800bf10 <__mcmp>:
 800bf10:	b530      	push	{r4, r5, lr}
 800bf12:	6902      	ldr	r2, [r0, #16]
 800bf14:	690c      	ldr	r4, [r1, #16]
 800bf16:	1b12      	subs	r2, r2, r4
 800bf18:	d10e      	bne.n	800bf38 <__mcmp+0x28>
 800bf1a:	f100 0314 	add.w	r3, r0, #20
 800bf1e:	3114      	adds	r1, #20
 800bf20:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bf24:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bf28:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bf2c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bf30:	42a5      	cmp	r5, r4
 800bf32:	d003      	beq.n	800bf3c <__mcmp+0x2c>
 800bf34:	d305      	bcc.n	800bf42 <__mcmp+0x32>
 800bf36:	2201      	movs	r2, #1
 800bf38:	4610      	mov	r0, r2
 800bf3a:	bd30      	pop	{r4, r5, pc}
 800bf3c:	4283      	cmp	r3, r0
 800bf3e:	d3f3      	bcc.n	800bf28 <__mcmp+0x18>
 800bf40:	e7fa      	b.n	800bf38 <__mcmp+0x28>
 800bf42:	f04f 32ff 	mov.w	r2, #4294967295
 800bf46:	e7f7      	b.n	800bf38 <__mcmp+0x28>

0800bf48 <__mdiff>:
 800bf48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf4c:	460c      	mov	r4, r1
 800bf4e:	4606      	mov	r6, r0
 800bf50:	4611      	mov	r1, r2
 800bf52:	4620      	mov	r0, r4
 800bf54:	4690      	mov	r8, r2
 800bf56:	f7ff ffdb 	bl	800bf10 <__mcmp>
 800bf5a:	1e05      	subs	r5, r0, #0
 800bf5c:	d110      	bne.n	800bf80 <__mdiff+0x38>
 800bf5e:	4629      	mov	r1, r5
 800bf60:	4630      	mov	r0, r6
 800bf62:	f7ff fd09 	bl	800b978 <_Balloc>
 800bf66:	b930      	cbnz	r0, 800bf76 <__mdiff+0x2e>
 800bf68:	4b3a      	ldr	r3, [pc, #232]	; (800c054 <__mdiff+0x10c>)
 800bf6a:	4602      	mov	r2, r0
 800bf6c:	f240 2132 	movw	r1, #562	; 0x232
 800bf70:	4839      	ldr	r0, [pc, #228]	; (800c058 <__mdiff+0x110>)
 800bf72:	f000 ff79 	bl	800ce68 <__assert_func>
 800bf76:	2301      	movs	r3, #1
 800bf78:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bf7c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf80:	bfa4      	itt	ge
 800bf82:	4643      	movge	r3, r8
 800bf84:	46a0      	movge	r8, r4
 800bf86:	4630      	mov	r0, r6
 800bf88:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bf8c:	bfa6      	itte	ge
 800bf8e:	461c      	movge	r4, r3
 800bf90:	2500      	movge	r5, #0
 800bf92:	2501      	movlt	r5, #1
 800bf94:	f7ff fcf0 	bl	800b978 <_Balloc>
 800bf98:	b920      	cbnz	r0, 800bfa4 <__mdiff+0x5c>
 800bf9a:	4b2e      	ldr	r3, [pc, #184]	; (800c054 <__mdiff+0x10c>)
 800bf9c:	4602      	mov	r2, r0
 800bf9e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bfa2:	e7e5      	b.n	800bf70 <__mdiff+0x28>
 800bfa4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bfa8:	6926      	ldr	r6, [r4, #16]
 800bfaa:	60c5      	str	r5, [r0, #12]
 800bfac:	f104 0914 	add.w	r9, r4, #20
 800bfb0:	f108 0514 	add.w	r5, r8, #20
 800bfb4:	f100 0e14 	add.w	lr, r0, #20
 800bfb8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bfbc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bfc0:	f108 0210 	add.w	r2, r8, #16
 800bfc4:	46f2      	mov	sl, lr
 800bfc6:	2100      	movs	r1, #0
 800bfc8:	f859 3b04 	ldr.w	r3, [r9], #4
 800bfcc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bfd0:	fa1f f883 	uxth.w	r8, r3
 800bfd4:	fa11 f18b 	uxtah	r1, r1, fp
 800bfd8:	0c1b      	lsrs	r3, r3, #16
 800bfda:	eba1 0808 	sub.w	r8, r1, r8
 800bfde:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bfe2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bfe6:	fa1f f888 	uxth.w	r8, r8
 800bfea:	1419      	asrs	r1, r3, #16
 800bfec:	454e      	cmp	r6, r9
 800bfee:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bff2:	f84a 3b04 	str.w	r3, [sl], #4
 800bff6:	d8e7      	bhi.n	800bfc8 <__mdiff+0x80>
 800bff8:	1b33      	subs	r3, r6, r4
 800bffa:	3b15      	subs	r3, #21
 800bffc:	f023 0303 	bic.w	r3, r3, #3
 800c000:	3304      	adds	r3, #4
 800c002:	3415      	adds	r4, #21
 800c004:	42a6      	cmp	r6, r4
 800c006:	bf38      	it	cc
 800c008:	2304      	movcc	r3, #4
 800c00a:	441d      	add	r5, r3
 800c00c:	4473      	add	r3, lr
 800c00e:	469e      	mov	lr, r3
 800c010:	462e      	mov	r6, r5
 800c012:	4566      	cmp	r6, ip
 800c014:	d30e      	bcc.n	800c034 <__mdiff+0xec>
 800c016:	f10c 0203 	add.w	r2, ip, #3
 800c01a:	1b52      	subs	r2, r2, r5
 800c01c:	f022 0203 	bic.w	r2, r2, #3
 800c020:	3d03      	subs	r5, #3
 800c022:	45ac      	cmp	ip, r5
 800c024:	bf38      	it	cc
 800c026:	2200      	movcc	r2, #0
 800c028:	441a      	add	r2, r3
 800c02a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c02e:	b17b      	cbz	r3, 800c050 <__mdiff+0x108>
 800c030:	6107      	str	r7, [r0, #16]
 800c032:	e7a3      	b.n	800bf7c <__mdiff+0x34>
 800c034:	f856 8b04 	ldr.w	r8, [r6], #4
 800c038:	fa11 f288 	uxtah	r2, r1, r8
 800c03c:	1414      	asrs	r4, r2, #16
 800c03e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c042:	b292      	uxth	r2, r2
 800c044:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c048:	f84e 2b04 	str.w	r2, [lr], #4
 800c04c:	1421      	asrs	r1, r4, #16
 800c04e:	e7e0      	b.n	800c012 <__mdiff+0xca>
 800c050:	3f01      	subs	r7, #1
 800c052:	e7ea      	b.n	800c02a <__mdiff+0xe2>
 800c054:	0800dea0 	.word	0x0800dea0
 800c058:	0800df90 	.word	0x0800df90

0800c05c <__ulp>:
 800c05c:	b082      	sub	sp, #8
 800c05e:	ed8d 0b00 	vstr	d0, [sp]
 800c062:	9b01      	ldr	r3, [sp, #4]
 800c064:	4912      	ldr	r1, [pc, #72]	; (800c0b0 <__ulp+0x54>)
 800c066:	4019      	ands	r1, r3
 800c068:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c06c:	2900      	cmp	r1, #0
 800c06e:	dd05      	ble.n	800c07c <__ulp+0x20>
 800c070:	2200      	movs	r2, #0
 800c072:	460b      	mov	r3, r1
 800c074:	ec43 2b10 	vmov	d0, r2, r3
 800c078:	b002      	add	sp, #8
 800c07a:	4770      	bx	lr
 800c07c:	4249      	negs	r1, r1
 800c07e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c082:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c086:	f04f 0200 	mov.w	r2, #0
 800c08a:	f04f 0300 	mov.w	r3, #0
 800c08e:	da04      	bge.n	800c09a <__ulp+0x3e>
 800c090:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c094:	fa41 f300 	asr.w	r3, r1, r0
 800c098:	e7ec      	b.n	800c074 <__ulp+0x18>
 800c09a:	f1a0 0114 	sub.w	r1, r0, #20
 800c09e:	291e      	cmp	r1, #30
 800c0a0:	bfda      	itte	le
 800c0a2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c0a6:	fa20 f101 	lsrle.w	r1, r0, r1
 800c0aa:	2101      	movgt	r1, #1
 800c0ac:	460a      	mov	r2, r1
 800c0ae:	e7e1      	b.n	800c074 <__ulp+0x18>
 800c0b0:	7ff00000 	.word	0x7ff00000

0800c0b4 <__b2d>:
 800c0b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0b6:	6905      	ldr	r5, [r0, #16]
 800c0b8:	f100 0714 	add.w	r7, r0, #20
 800c0bc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c0c0:	1f2e      	subs	r6, r5, #4
 800c0c2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c0c6:	4620      	mov	r0, r4
 800c0c8:	f7ff fd48 	bl	800bb5c <__hi0bits>
 800c0cc:	f1c0 0320 	rsb	r3, r0, #32
 800c0d0:	280a      	cmp	r0, #10
 800c0d2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c150 <__b2d+0x9c>
 800c0d6:	600b      	str	r3, [r1, #0]
 800c0d8:	dc14      	bgt.n	800c104 <__b2d+0x50>
 800c0da:	f1c0 0e0b 	rsb	lr, r0, #11
 800c0de:	fa24 f10e 	lsr.w	r1, r4, lr
 800c0e2:	42b7      	cmp	r7, r6
 800c0e4:	ea41 030c 	orr.w	r3, r1, ip
 800c0e8:	bf34      	ite	cc
 800c0ea:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c0ee:	2100      	movcs	r1, #0
 800c0f0:	3015      	adds	r0, #21
 800c0f2:	fa04 f000 	lsl.w	r0, r4, r0
 800c0f6:	fa21 f10e 	lsr.w	r1, r1, lr
 800c0fa:	ea40 0201 	orr.w	r2, r0, r1
 800c0fe:	ec43 2b10 	vmov	d0, r2, r3
 800c102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c104:	42b7      	cmp	r7, r6
 800c106:	bf3a      	itte	cc
 800c108:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c10c:	f1a5 0608 	subcc.w	r6, r5, #8
 800c110:	2100      	movcs	r1, #0
 800c112:	380b      	subs	r0, #11
 800c114:	d017      	beq.n	800c146 <__b2d+0x92>
 800c116:	f1c0 0c20 	rsb	ip, r0, #32
 800c11a:	fa04 f500 	lsl.w	r5, r4, r0
 800c11e:	42be      	cmp	r6, r7
 800c120:	fa21 f40c 	lsr.w	r4, r1, ip
 800c124:	ea45 0504 	orr.w	r5, r5, r4
 800c128:	bf8c      	ite	hi
 800c12a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c12e:	2400      	movls	r4, #0
 800c130:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c134:	fa01 f000 	lsl.w	r0, r1, r0
 800c138:	fa24 f40c 	lsr.w	r4, r4, ip
 800c13c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c140:	ea40 0204 	orr.w	r2, r0, r4
 800c144:	e7db      	b.n	800c0fe <__b2d+0x4a>
 800c146:	ea44 030c 	orr.w	r3, r4, ip
 800c14a:	460a      	mov	r2, r1
 800c14c:	e7d7      	b.n	800c0fe <__b2d+0x4a>
 800c14e:	bf00      	nop
 800c150:	3ff00000 	.word	0x3ff00000

0800c154 <__d2b>:
 800c154:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c158:	4689      	mov	r9, r1
 800c15a:	2101      	movs	r1, #1
 800c15c:	ec57 6b10 	vmov	r6, r7, d0
 800c160:	4690      	mov	r8, r2
 800c162:	f7ff fc09 	bl	800b978 <_Balloc>
 800c166:	4604      	mov	r4, r0
 800c168:	b930      	cbnz	r0, 800c178 <__d2b+0x24>
 800c16a:	4602      	mov	r2, r0
 800c16c:	4b25      	ldr	r3, [pc, #148]	; (800c204 <__d2b+0xb0>)
 800c16e:	4826      	ldr	r0, [pc, #152]	; (800c208 <__d2b+0xb4>)
 800c170:	f240 310a 	movw	r1, #778	; 0x30a
 800c174:	f000 fe78 	bl	800ce68 <__assert_func>
 800c178:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c17c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c180:	bb35      	cbnz	r5, 800c1d0 <__d2b+0x7c>
 800c182:	2e00      	cmp	r6, #0
 800c184:	9301      	str	r3, [sp, #4]
 800c186:	d028      	beq.n	800c1da <__d2b+0x86>
 800c188:	4668      	mov	r0, sp
 800c18a:	9600      	str	r6, [sp, #0]
 800c18c:	f7ff fd06 	bl	800bb9c <__lo0bits>
 800c190:	9900      	ldr	r1, [sp, #0]
 800c192:	b300      	cbz	r0, 800c1d6 <__d2b+0x82>
 800c194:	9a01      	ldr	r2, [sp, #4]
 800c196:	f1c0 0320 	rsb	r3, r0, #32
 800c19a:	fa02 f303 	lsl.w	r3, r2, r3
 800c19e:	430b      	orrs	r3, r1
 800c1a0:	40c2      	lsrs	r2, r0
 800c1a2:	6163      	str	r3, [r4, #20]
 800c1a4:	9201      	str	r2, [sp, #4]
 800c1a6:	9b01      	ldr	r3, [sp, #4]
 800c1a8:	61a3      	str	r3, [r4, #24]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	bf14      	ite	ne
 800c1ae:	2202      	movne	r2, #2
 800c1b0:	2201      	moveq	r2, #1
 800c1b2:	6122      	str	r2, [r4, #16]
 800c1b4:	b1d5      	cbz	r5, 800c1ec <__d2b+0x98>
 800c1b6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c1ba:	4405      	add	r5, r0
 800c1bc:	f8c9 5000 	str.w	r5, [r9]
 800c1c0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c1c4:	f8c8 0000 	str.w	r0, [r8]
 800c1c8:	4620      	mov	r0, r4
 800c1ca:	b003      	add	sp, #12
 800c1cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c1d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c1d4:	e7d5      	b.n	800c182 <__d2b+0x2e>
 800c1d6:	6161      	str	r1, [r4, #20]
 800c1d8:	e7e5      	b.n	800c1a6 <__d2b+0x52>
 800c1da:	a801      	add	r0, sp, #4
 800c1dc:	f7ff fcde 	bl	800bb9c <__lo0bits>
 800c1e0:	9b01      	ldr	r3, [sp, #4]
 800c1e2:	6163      	str	r3, [r4, #20]
 800c1e4:	2201      	movs	r2, #1
 800c1e6:	6122      	str	r2, [r4, #16]
 800c1e8:	3020      	adds	r0, #32
 800c1ea:	e7e3      	b.n	800c1b4 <__d2b+0x60>
 800c1ec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c1f0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c1f4:	f8c9 0000 	str.w	r0, [r9]
 800c1f8:	6918      	ldr	r0, [r3, #16]
 800c1fa:	f7ff fcaf 	bl	800bb5c <__hi0bits>
 800c1fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c202:	e7df      	b.n	800c1c4 <__d2b+0x70>
 800c204:	0800dea0 	.word	0x0800dea0
 800c208:	0800df90 	.word	0x0800df90

0800c20c <__ratio>:
 800c20c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c210:	4688      	mov	r8, r1
 800c212:	4669      	mov	r1, sp
 800c214:	4681      	mov	r9, r0
 800c216:	f7ff ff4d 	bl	800c0b4 <__b2d>
 800c21a:	a901      	add	r1, sp, #4
 800c21c:	4640      	mov	r0, r8
 800c21e:	ec55 4b10 	vmov	r4, r5, d0
 800c222:	f7ff ff47 	bl	800c0b4 <__b2d>
 800c226:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c22a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c22e:	eba3 0c02 	sub.w	ip, r3, r2
 800c232:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c236:	1a9b      	subs	r3, r3, r2
 800c238:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c23c:	ec51 0b10 	vmov	r0, r1, d0
 800c240:	2b00      	cmp	r3, #0
 800c242:	bfd6      	itet	le
 800c244:	460a      	movle	r2, r1
 800c246:	462a      	movgt	r2, r5
 800c248:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c24c:	468b      	mov	fp, r1
 800c24e:	462f      	mov	r7, r5
 800c250:	bfd4      	ite	le
 800c252:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c256:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c25a:	4620      	mov	r0, r4
 800c25c:	ee10 2a10 	vmov	r2, s0
 800c260:	465b      	mov	r3, fp
 800c262:	4639      	mov	r1, r7
 800c264:	f7f4 fb02 	bl	800086c <__aeabi_ddiv>
 800c268:	ec41 0b10 	vmov	d0, r0, r1
 800c26c:	b003      	add	sp, #12
 800c26e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c272 <__copybits>:
 800c272:	3901      	subs	r1, #1
 800c274:	b570      	push	{r4, r5, r6, lr}
 800c276:	1149      	asrs	r1, r1, #5
 800c278:	6914      	ldr	r4, [r2, #16]
 800c27a:	3101      	adds	r1, #1
 800c27c:	f102 0314 	add.w	r3, r2, #20
 800c280:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c284:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c288:	1f05      	subs	r5, r0, #4
 800c28a:	42a3      	cmp	r3, r4
 800c28c:	d30c      	bcc.n	800c2a8 <__copybits+0x36>
 800c28e:	1aa3      	subs	r3, r4, r2
 800c290:	3b11      	subs	r3, #17
 800c292:	f023 0303 	bic.w	r3, r3, #3
 800c296:	3211      	adds	r2, #17
 800c298:	42a2      	cmp	r2, r4
 800c29a:	bf88      	it	hi
 800c29c:	2300      	movhi	r3, #0
 800c29e:	4418      	add	r0, r3
 800c2a0:	2300      	movs	r3, #0
 800c2a2:	4288      	cmp	r0, r1
 800c2a4:	d305      	bcc.n	800c2b2 <__copybits+0x40>
 800c2a6:	bd70      	pop	{r4, r5, r6, pc}
 800c2a8:	f853 6b04 	ldr.w	r6, [r3], #4
 800c2ac:	f845 6f04 	str.w	r6, [r5, #4]!
 800c2b0:	e7eb      	b.n	800c28a <__copybits+0x18>
 800c2b2:	f840 3b04 	str.w	r3, [r0], #4
 800c2b6:	e7f4      	b.n	800c2a2 <__copybits+0x30>

0800c2b8 <__any_on>:
 800c2b8:	f100 0214 	add.w	r2, r0, #20
 800c2bc:	6900      	ldr	r0, [r0, #16]
 800c2be:	114b      	asrs	r3, r1, #5
 800c2c0:	4298      	cmp	r0, r3
 800c2c2:	b510      	push	{r4, lr}
 800c2c4:	db11      	blt.n	800c2ea <__any_on+0x32>
 800c2c6:	dd0a      	ble.n	800c2de <__any_on+0x26>
 800c2c8:	f011 011f 	ands.w	r1, r1, #31
 800c2cc:	d007      	beq.n	800c2de <__any_on+0x26>
 800c2ce:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c2d2:	fa24 f001 	lsr.w	r0, r4, r1
 800c2d6:	fa00 f101 	lsl.w	r1, r0, r1
 800c2da:	428c      	cmp	r4, r1
 800c2dc:	d10b      	bne.n	800c2f6 <__any_on+0x3e>
 800c2de:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c2e2:	4293      	cmp	r3, r2
 800c2e4:	d803      	bhi.n	800c2ee <__any_on+0x36>
 800c2e6:	2000      	movs	r0, #0
 800c2e8:	bd10      	pop	{r4, pc}
 800c2ea:	4603      	mov	r3, r0
 800c2ec:	e7f7      	b.n	800c2de <__any_on+0x26>
 800c2ee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c2f2:	2900      	cmp	r1, #0
 800c2f4:	d0f5      	beq.n	800c2e2 <__any_on+0x2a>
 800c2f6:	2001      	movs	r0, #1
 800c2f8:	e7f6      	b.n	800c2e8 <__any_on+0x30>

0800c2fa <_calloc_r>:
 800c2fa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c2fc:	fba1 2402 	umull	r2, r4, r1, r2
 800c300:	b94c      	cbnz	r4, 800c316 <_calloc_r+0x1c>
 800c302:	4611      	mov	r1, r2
 800c304:	9201      	str	r2, [sp, #4]
 800c306:	f7fb fdc1 	bl	8007e8c <_malloc_r>
 800c30a:	9a01      	ldr	r2, [sp, #4]
 800c30c:	4605      	mov	r5, r0
 800c30e:	b930      	cbnz	r0, 800c31e <_calloc_r+0x24>
 800c310:	4628      	mov	r0, r5
 800c312:	b003      	add	sp, #12
 800c314:	bd30      	pop	{r4, r5, pc}
 800c316:	220c      	movs	r2, #12
 800c318:	6002      	str	r2, [r0, #0]
 800c31a:	2500      	movs	r5, #0
 800c31c:	e7f8      	b.n	800c310 <_calloc_r+0x16>
 800c31e:	4621      	mov	r1, r4
 800c320:	f7fb fd40 	bl	8007da4 <memset>
 800c324:	e7f4      	b.n	800c310 <_calloc_r+0x16>

0800c326 <__ssputs_r>:
 800c326:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c32a:	688e      	ldr	r6, [r1, #8]
 800c32c:	429e      	cmp	r6, r3
 800c32e:	4682      	mov	sl, r0
 800c330:	460c      	mov	r4, r1
 800c332:	4690      	mov	r8, r2
 800c334:	461f      	mov	r7, r3
 800c336:	d838      	bhi.n	800c3aa <__ssputs_r+0x84>
 800c338:	898a      	ldrh	r2, [r1, #12]
 800c33a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c33e:	d032      	beq.n	800c3a6 <__ssputs_r+0x80>
 800c340:	6825      	ldr	r5, [r4, #0]
 800c342:	6909      	ldr	r1, [r1, #16]
 800c344:	eba5 0901 	sub.w	r9, r5, r1
 800c348:	6965      	ldr	r5, [r4, #20]
 800c34a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c34e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c352:	3301      	adds	r3, #1
 800c354:	444b      	add	r3, r9
 800c356:	106d      	asrs	r5, r5, #1
 800c358:	429d      	cmp	r5, r3
 800c35a:	bf38      	it	cc
 800c35c:	461d      	movcc	r5, r3
 800c35e:	0553      	lsls	r3, r2, #21
 800c360:	d531      	bpl.n	800c3c6 <__ssputs_r+0xa0>
 800c362:	4629      	mov	r1, r5
 800c364:	f7fb fd92 	bl	8007e8c <_malloc_r>
 800c368:	4606      	mov	r6, r0
 800c36a:	b950      	cbnz	r0, 800c382 <__ssputs_r+0x5c>
 800c36c:	230c      	movs	r3, #12
 800c36e:	f8ca 3000 	str.w	r3, [sl]
 800c372:	89a3      	ldrh	r3, [r4, #12]
 800c374:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c378:	81a3      	strh	r3, [r4, #12]
 800c37a:	f04f 30ff 	mov.w	r0, #4294967295
 800c37e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c382:	6921      	ldr	r1, [r4, #16]
 800c384:	464a      	mov	r2, r9
 800c386:	f7ff fadd 	bl	800b944 <memcpy>
 800c38a:	89a3      	ldrh	r3, [r4, #12]
 800c38c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c394:	81a3      	strh	r3, [r4, #12]
 800c396:	6126      	str	r6, [r4, #16]
 800c398:	6165      	str	r5, [r4, #20]
 800c39a:	444e      	add	r6, r9
 800c39c:	eba5 0509 	sub.w	r5, r5, r9
 800c3a0:	6026      	str	r6, [r4, #0]
 800c3a2:	60a5      	str	r5, [r4, #8]
 800c3a4:	463e      	mov	r6, r7
 800c3a6:	42be      	cmp	r6, r7
 800c3a8:	d900      	bls.n	800c3ac <__ssputs_r+0x86>
 800c3aa:	463e      	mov	r6, r7
 800c3ac:	6820      	ldr	r0, [r4, #0]
 800c3ae:	4632      	mov	r2, r6
 800c3b0:	4641      	mov	r1, r8
 800c3b2:	f000 fd89 	bl	800cec8 <memmove>
 800c3b6:	68a3      	ldr	r3, [r4, #8]
 800c3b8:	1b9b      	subs	r3, r3, r6
 800c3ba:	60a3      	str	r3, [r4, #8]
 800c3bc:	6823      	ldr	r3, [r4, #0]
 800c3be:	4433      	add	r3, r6
 800c3c0:	6023      	str	r3, [r4, #0]
 800c3c2:	2000      	movs	r0, #0
 800c3c4:	e7db      	b.n	800c37e <__ssputs_r+0x58>
 800c3c6:	462a      	mov	r2, r5
 800c3c8:	f000 fd98 	bl	800cefc <_realloc_r>
 800c3cc:	4606      	mov	r6, r0
 800c3ce:	2800      	cmp	r0, #0
 800c3d0:	d1e1      	bne.n	800c396 <__ssputs_r+0x70>
 800c3d2:	6921      	ldr	r1, [r4, #16]
 800c3d4:	4650      	mov	r0, sl
 800c3d6:	f7fb fced 	bl	8007db4 <_free_r>
 800c3da:	e7c7      	b.n	800c36c <__ssputs_r+0x46>

0800c3dc <_svfiprintf_r>:
 800c3dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3e0:	4698      	mov	r8, r3
 800c3e2:	898b      	ldrh	r3, [r1, #12]
 800c3e4:	061b      	lsls	r3, r3, #24
 800c3e6:	b09d      	sub	sp, #116	; 0x74
 800c3e8:	4607      	mov	r7, r0
 800c3ea:	460d      	mov	r5, r1
 800c3ec:	4614      	mov	r4, r2
 800c3ee:	d50e      	bpl.n	800c40e <_svfiprintf_r+0x32>
 800c3f0:	690b      	ldr	r3, [r1, #16]
 800c3f2:	b963      	cbnz	r3, 800c40e <_svfiprintf_r+0x32>
 800c3f4:	2140      	movs	r1, #64	; 0x40
 800c3f6:	f7fb fd49 	bl	8007e8c <_malloc_r>
 800c3fa:	6028      	str	r0, [r5, #0]
 800c3fc:	6128      	str	r0, [r5, #16]
 800c3fe:	b920      	cbnz	r0, 800c40a <_svfiprintf_r+0x2e>
 800c400:	230c      	movs	r3, #12
 800c402:	603b      	str	r3, [r7, #0]
 800c404:	f04f 30ff 	mov.w	r0, #4294967295
 800c408:	e0d1      	b.n	800c5ae <_svfiprintf_r+0x1d2>
 800c40a:	2340      	movs	r3, #64	; 0x40
 800c40c:	616b      	str	r3, [r5, #20]
 800c40e:	2300      	movs	r3, #0
 800c410:	9309      	str	r3, [sp, #36]	; 0x24
 800c412:	2320      	movs	r3, #32
 800c414:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c418:	f8cd 800c 	str.w	r8, [sp, #12]
 800c41c:	2330      	movs	r3, #48	; 0x30
 800c41e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c5c8 <_svfiprintf_r+0x1ec>
 800c422:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c426:	f04f 0901 	mov.w	r9, #1
 800c42a:	4623      	mov	r3, r4
 800c42c:	469a      	mov	sl, r3
 800c42e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c432:	b10a      	cbz	r2, 800c438 <_svfiprintf_r+0x5c>
 800c434:	2a25      	cmp	r2, #37	; 0x25
 800c436:	d1f9      	bne.n	800c42c <_svfiprintf_r+0x50>
 800c438:	ebba 0b04 	subs.w	fp, sl, r4
 800c43c:	d00b      	beq.n	800c456 <_svfiprintf_r+0x7a>
 800c43e:	465b      	mov	r3, fp
 800c440:	4622      	mov	r2, r4
 800c442:	4629      	mov	r1, r5
 800c444:	4638      	mov	r0, r7
 800c446:	f7ff ff6e 	bl	800c326 <__ssputs_r>
 800c44a:	3001      	adds	r0, #1
 800c44c:	f000 80aa 	beq.w	800c5a4 <_svfiprintf_r+0x1c8>
 800c450:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c452:	445a      	add	r2, fp
 800c454:	9209      	str	r2, [sp, #36]	; 0x24
 800c456:	f89a 3000 	ldrb.w	r3, [sl]
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	f000 80a2 	beq.w	800c5a4 <_svfiprintf_r+0x1c8>
 800c460:	2300      	movs	r3, #0
 800c462:	f04f 32ff 	mov.w	r2, #4294967295
 800c466:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c46a:	f10a 0a01 	add.w	sl, sl, #1
 800c46e:	9304      	str	r3, [sp, #16]
 800c470:	9307      	str	r3, [sp, #28]
 800c472:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c476:	931a      	str	r3, [sp, #104]	; 0x68
 800c478:	4654      	mov	r4, sl
 800c47a:	2205      	movs	r2, #5
 800c47c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c480:	4851      	ldr	r0, [pc, #324]	; (800c5c8 <_svfiprintf_r+0x1ec>)
 800c482:	f7f3 febd 	bl	8000200 <memchr>
 800c486:	9a04      	ldr	r2, [sp, #16]
 800c488:	b9d8      	cbnz	r0, 800c4c2 <_svfiprintf_r+0xe6>
 800c48a:	06d0      	lsls	r0, r2, #27
 800c48c:	bf44      	itt	mi
 800c48e:	2320      	movmi	r3, #32
 800c490:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c494:	0711      	lsls	r1, r2, #28
 800c496:	bf44      	itt	mi
 800c498:	232b      	movmi	r3, #43	; 0x2b
 800c49a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c49e:	f89a 3000 	ldrb.w	r3, [sl]
 800c4a2:	2b2a      	cmp	r3, #42	; 0x2a
 800c4a4:	d015      	beq.n	800c4d2 <_svfiprintf_r+0xf6>
 800c4a6:	9a07      	ldr	r2, [sp, #28]
 800c4a8:	4654      	mov	r4, sl
 800c4aa:	2000      	movs	r0, #0
 800c4ac:	f04f 0c0a 	mov.w	ip, #10
 800c4b0:	4621      	mov	r1, r4
 800c4b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c4b6:	3b30      	subs	r3, #48	; 0x30
 800c4b8:	2b09      	cmp	r3, #9
 800c4ba:	d94e      	bls.n	800c55a <_svfiprintf_r+0x17e>
 800c4bc:	b1b0      	cbz	r0, 800c4ec <_svfiprintf_r+0x110>
 800c4be:	9207      	str	r2, [sp, #28]
 800c4c0:	e014      	b.n	800c4ec <_svfiprintf_r+0x110>
 800c4c2:	eba0 0308 	sub.w	r3, r0, r8
 800c4c6:	fa09 f303 	lsl.w	r3, r9, r3
 800c4ca:	4313      	orrs	r3, r2
 800c4cc:	9304      	str	r3, [sp, #16]
 800c4ce:	46a2      	mov	sl, r4
 800c4d0:	e7d2      	b.n	800c478 <_svfiprintf_r+0x9c>
 800c4d2:	9b03      	ldr	r3, [sp, #12]
 800c4d4:	1d19      	adds	r1, r3, #4
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	9103      	str	r1, [sp, #12]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	bfbb      	ittet	lt
 800c4de:	425b      	neglt	r3, r3
 800c4e0:	f042 0202 	orrlt.w	r2, r2, #2
 800c4e4:	9307      	strge	r3, [sp, #28]
 800c4e6:	9307      	strlt	r3, [sp, #28]
 800c4e8:	bfb8      	it	lt
 800c4ea:	9204      	strlt	r2, [sp, #16]
 800c4ec:	7823      	ldrb	r3, [r4, #0]
 800c4ee:	2b2e      	cmp	r3, #46	; 0x2e
 800c4f0:	d10c      	bne.n	800c50c <_svfiprintf_r+0x130>
 800c4f2:	7863      	ldrb	r3, [r4, #1]
 800c4f4:	2b2a      	cmp	r3, #42	; 0x2a
 800c4f6:	d135      	bne.n	800c564 <_svfiprintf_r+0x188>
 800c4f8:	9b03      	ldr	r3, [sp, #12]
 800c4fa:	1d1a      	adds	r2, r3, #4
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	9203      	str	r2, [sp, #12]
 800c500:	2b00      	cmp	r3, #0
 800c502:	bfb8      	it	lt
 800c504:	f04f 33ff 	movlt.w	r3, #4294967295
 800c508:	3402      	adds	r4, #2
 800c50a:	9305      	str	r3, [sp, #20]
 800c50c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c5d8 <_svfiprintf_r+0x1fc>
 800c510:	7821      	ldrb	r1, [r4, #0]
 800c512:	2203      	movs	r2, #3
 800c514:	4650      	mov	r0, sl
 800c516:	f7f3 fe73 	bl	8000200 <memchr>
 800c51a:	b140      	cbz	r0, 800c52e <_svfiprintf_r+0x152>
 800c51c:	2340      	movs	r3, #64	; 0x40
 800c51e:	eba0 000a 	sub.w	r0, r0, sl
 800c522:	fa03 f000 	lsl.w	r0, r3, r0
 800c526:	9b04      	ldr	r3, [sp, #16]
 800c528:	4303      	orrs	r3, r0
 800c52a:	3401      	adds	r4, #1
 800c52c:	9304      	str	r3, [sp, #16]
 800c52e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c532:	4826      	ldr	r0, [pc, #152]	; (800c5cc <_svfiprintf_r+0x1f0>)
 800c534:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c538:	2206      	movs	r2, #6
 800c53a:	f7f3 fe61 	bl	8000200 <memchr>
 800c53e:	2800      	cmp	r0, #0
 800c540:	d038      	beq.n	800c5b4 <_svfiprintf_r+0x1d8>
 800c542:	4b23      	ldr	r3, [pc, #140]	; (800c5d0 <_svfiprintf_r+0x1f4>)
 800c544:	bb1b      	cbnz	r3, 800c58e <_svfiprintf_r+0x1b2>
 800c546:	9b03      	ldr	r3, [sp, #12]
 800c548:	3307      	adds	r3, #7
 800c54a:	f023 0307 	bic.w	r3, r3, #7
 800c54e:	3308      	adds	r3, #8
 800c550:	9303      	str	r3, [sp, #12]
 800c552:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c554:	4433      	add	r3, r6
 800c556:	9309      	str	r3, [sp, #36]	; 0x24
 800c558:	e767      	b.n	800c42a <_svfiprintf_r+0x4e>
 800c55a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c55e:	460c      	mov	r4, r1
 800c560:	2001      	movs	r0, #1
 800c562:	e7a5      	b.n	800c4b0 <_svfiprintf_r+0xd4>
 800c564:	2300      	movs	r3, #0
 800c566:	3401      	adds	r4, #1
 800c568:	9305      	str	r3, [sp, #20]
 800c56a:	4619      	mov	r1, r3
 800c56c:	f04f 0c0a 	mov.w	ip, #10
 800c570:	4620      	mov	r0, r4
 800c572:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c576:	3a30      	subs	r2, #48	; 0x30
 800c578:	2a09      	cmp	r2, #9
 800c57a:	d903      	bls.n	800c584 <_svfiprintf_r+0x1a8>
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d0c5      	beq.n	800c50c <_svfiprintf_r+0x130>
 800c580:	9105      	str	r1, [sp, #20]
 800c582:	e7c3      	b.n	800c50c <_svfiprintf_r+0x130>
 800c584:	fb0c 2101 	mla	r1, ip, r1, r2
 800c588:	4604      	mov	r4, r0
 800c58a:	2301      	movs	r3, #1
 800c58c:	e7f0      	b.n	800c570 <_svfiprintf_r+0x194>
 800c58e:	ab03      	add	r3, sp, #12
 800c590:	9300      	str	r3, [sp, #0]
 800c592:	462a      	mov	r2, r5
 800c594:	4b0f      	ldr	r3, [pc, #60]	; (800c5d4 <_svfiprintf_r+0x1f8>)
 800c596:	a904      	add	r1, sp, #16
 800c598:	4638      	mov	r0, r7
 800c59a:	f7fb fd8b 	bl	80080b4 <_printf_float>
 800c59e:	1c42      	adds	r2, r0, #1
 800c5a0:	4606      	mov	r6, r0
 800c5a2:	d1d6      	bne.n	800c552 <_svfiprintf_r+0x176>
 800c5a4:	89ab      	ldrh	r3, [r5, #12]
 800c5a6:	065b      	lsls	r3, r3, #25
 800c5a8:	f53f af2c 	bmi.w	800c404 <_svfiprintf_r+0x28>
 800c5ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c5ae:	b01d      	add	sp, #116	; 0x74
 800c5b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5b4:	ab03      	add	r3, sp, #12
 800c5b6:	9300      	str	r3, [sp, #0]
 800c5b8:	462a      	mov	r2, r5
 800c5ba:	4b06      	ldr	r3, [pc, #24]	; (800c5d4 <_svfiprintf_r+0x1f8>)
 800c5bc:	a904      	add	r1, sp, #16
 800c5be:	4638      	mov	r0, r7
 800c5c0:	f7fc f81c 	bl	80085fc <_printf_i>
 800c5c4:	e7eb      	b.n	800c59e <_svfiprintf_r+0x1c2>
 800c5c6:	bf00      	nop
 800c5c8:	0800e0ec 	.word	0x0800e0ec
 800c5cc:	0800e0f6 	.word	0x0800e0f6
 800c5d0:	080080b5 	.word	0x080080b5
 800c5d4:	0800c327 	.word	0x0800c327
 800c5d8:	0800e0f2 	.word	0x0800e0f2

0800c5dc <_sungetc_r>:
 800c5dc:	b538      	push	{r3, r4, r5, lr}
 800c5de:	1c4b      	adds	r3, r1, #1
 800c5e0:	4614      	mov	r4, r2
 800c5e2:	d103      	bne.n	800c5ec <_sungetc_r+0x10>
 800c5e4:	f04f 35ff 	mov.w	r5, #4294967295
 800c5e8:	4628      	mov	r0, r5
 800c5ea:	bd38      	pop	{r3, r4, r5, pc}
 800c5ec:	8993      	ldrh	r3, [r2, #12]
 800c5ee:	f023 0320 	bic.w	r3, r3, #32
 800c5f2:	8193      	strh	r3, [r2, #12]
 800c5f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c5f6:	6852      	ldr	r2, [r2, #4]
 800c5f8:	b2cd      	uxtb	r5, r1
 800c5fa:	b18b      	cbz	r3, 800c620 <_sungetc_r+0x44>
 800c5fc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c5fe:	4293      	cmp	r3, r2
 800c600:	dd08      	ble.n	800c614 <_sungetc_r+0x38>
 800c602:	6823      	ldr	r3, [r4, #0]
 800c604:	1e5a      	subs	r2, r3, #1
 800c606:	6022      	str	r2, [r4, #0]
 800c608:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c60c:	6863      	ldr	r3, [r4, #4]
 800c60e:	3301      	adds	r3, #1
 800c610:	6063      	str	r3, [r4, #4]
 800c612:	e7e9      	b.n	800c5e8 <_sungetc_r+0xc>
 800c614:	4621      	mov	r1, r4
 800c616:	f000 fbdf 	bl	800cdd8 <__submore>
 800c61a:	2800      	cmp	r0, #0
 800c61c:	d0f1      	beq.n	800c602 <_sungetc_r+0x26>
 800c61e:	e7e1      	b.n	800c5e4 <_sungetc_r+0x8>
 800c620:	6921      	ldr	r1, [r4, #16]
 800c622:	6823      	ldr	r3, [r4, #0]
 800c624:	b151      	cbz	r1, 800c63c <_sungetc_r+0x60>
 800c626:	4299      	cmp	r1, r3
 800c628:	d208      	bcs.n	800c63c <_sungetc_r+0x60>
 800c62a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c62e:	42a9      	cmp	r1, r5
 800c630:	d104      	bne.n	800c63c <_sungetc_r+0x60>
 800c632:	3b01      	subs	r3, #1
 800c634:	3201      	adds	r2, #1
 800c636:	6023      	str	r3, [r4, #0]
 800c638:	6062      	str	r2, [r4, #4]
 800c63a:	e7d5      	b.n	800c5e8 <_sungetc_r+0xc>
 800c63c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800c640:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c644:	6363      	str	r3, [r4, #52]	; 0x34
 800c646:	2303      	movs	r3, #3
 800c648:	63a3      	str	r3, [r4, #56]	; 0x38
 800c64a:	4623      	mov	r3, r4
 800c64c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c650:	6023      	str	r3, [r4, #0]
 800c652:	2301      	movs	r3, #1
 800c654:	e7dc      	b.n	800c610 <_sungetc_r+0x34>

0800c656 <__ssrefill_r>:
 800c656:	b510      	push	{r4, lr}
 800c658:	460c      	mov	r4, r1
 800c65a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c65c:	b169      	cbz	r1, 800c67a <__ssrefill_r+0x24>
 800c65e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c662:	4299      	cmp	r1, r3
 800c664:	d001      	beq.n	800c66a <__ssrefill_r+0x14>
 800c666:	f7fb fba5 	bl	8007db4 <_free_r>
 800c66a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c66c:	6063      	str	r3, [r4, #4]
 800c66e:	2000      	movs	r0, #0
 800c670:	6360      	str	r0, [r4, #52]	; 0x34
 800c672:	b113      	cbz	r3, 800c67a <__ssrefill_r+0x24>
 800c674:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c676:	6023      	str	r3, [r4, #0]
 800c678:	bd10      	pop	{r4, pc}
 800c67a:	6923      	ldr	r3, [r4, #16]
 800c67c:	6023      	str	r3, [r4, #0]
 800c67e:	2300      	movs	r3, #0
 800c680:	6063      	str	r3, [r4, #4]
 800c682:	89a3      	ldrh	r3, [r4, #12]
 800c684:	f043 0320 	orr.w	r3, r3, #32
 800c688:	81a3      	strh	r3, [r4, #12]
 800c68a:	f04f 30ff 	mov.w	r0, #4294967295
 800c68e:	e7f3      	b.n	800c678 <__ssrefill_r+0x22>

0800c690 <__ssvfiscanf_r>:
 800c690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c694:	460c      	mov	r4, r1
 800c696:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800c69a:	2100      	movs	r1, #0
 800c69c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800c6a0:	49a6      	ldr	r1, [pc, #664]	; (800c93c <__ssvfiscanf_r+0x2ac>)
 800c6a2:	91a0      	str	r1, [sp, #640]	; 0x280
 800c6a4:	f10d 0804 	add.w	r8, sp, #4
 800c6a8:	49a5      	ldr	r1, [pc, #660]	; (800c940 <__ssvfiscanf_r+0x2b0>)
 800c6aa:	4fa6      	ldr	r7, [pc, #664]	; (800c944 <__ssvfiscanf_r+0x2b4>)
 800c6ac:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800c948 <__ssvfiscanf_r+0x2b8>
 800c6b0:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800c6b4:	4606      	mov	r6, r0
 800c6b6:	91a1      	str	r1, [sp, #644]	; 0x284
 800c6b8:	9300      	str	r3, [sp, #0]
 800c6ba:	7813      	ldrb	r3, [r2, #0]
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	f000 815a 	beq.w	800c976 <__ssvfiscanf_r+0x2e6>
 800c6c2:	5dd9      	ldrb	r1, [r3, r7]
 800c6c4:	f011 0108 	ands.w	r1, r1, #8
 800c6c8:	f102 0501 	add.w	r5, r2, #1
 800c6cc:	d019      	beq.n	800c702 <__ssvfiscanf_r+0x72>
 800c6ce:	6863      	ldr	r3, [r4, #4]
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	dd0f      	ble.n	800c6f4 <__ssvfiscanf_r+0x64>
 800c6d4:	6823      	ldr	r3, [r4, #0]
 800c6d6:	781a      	ldrb	r2, [r3, #0]
 800c6d8:	5cba      	ldrb	r2, [r7, r2]
 800c6da:	0712      	lsls	r2, r2, #28
 800c6dc:	d401      	bmi.n	800c6e2 <__ssvfiscanf_r+0x52>
 800c6de:	462a      	mov	r2, r5
 800c6e0:	e7eb      	b.n	800c6ba <__ssvfiscanf_r+0x2a>
 800c6e2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c6e4:	3201      	adds	r2, #1
 800c6e6:	9245      	str	r2, [sp, #276]	; 0x114
 800c6e8:	6862      	ldr	r2, [r4, #4]
 800c6ea:	3301      	adds	r3, #1
 800c6ec:	3a01      	subs	r2, #1
 800c6ee:	6062      	str	r2, [r4, #4]
 800c6f0:	6023      	str	r3, [r4, #0]
 800c6f2:	e7ec      	b.n	800c6ce <__ssvfiscanf_r+0x3e>
 800c6f4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c6f6:	4621      	mov	r1, r4
 800c6f8:	4630      	mov	r0, r6
 800c6fa:	4798      	blx	r3
 800c6fc:	2800      	cmp	r0, #0
 800c6fe:	d0e9      	beq.n	800c6d4 <__ssvfiscanf_r+0x44>
 800c700:	e7ed      	b.n	800c6de <__ssvfiscanf_r+0x4e>
 800c702:	2b25      	cmp	r3, #37	; 0x25
 800c704:	d012      	beq.n	800c72c <__ssvfiscanf_r+0x9c>
 800c706:	469a      	mov	sl, r3
 800c708:	6863      	ldr	r3, [r4, #4]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	f340 8091 	ble.w	800c832 <__ssvfiscanf_r+0x1a2>
 800c710:	6822      	ldr	r2, [r4, #0]
 800c712:	7813      	ldrb	r3, [r2, #0]
 800c714:	4553      	cmp	r3, sl
 800c716:	f040 812e 	bne.w	800c976 <__ssvfiscanf_r+0x2e6>
 800c71a:	6863      	ldr	r3, [r4, #4]
 800c71c:	3b01      	subs	r3, #1
 800c71e:	6063      	str	r3, [r4, #4]
 800c720:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800c722:	3201      	adds	r2, #1
 800c724:	3301      	adds	r3, #1
 800c726:	6022      	str	r2, [r4, #0]
 800c728:	9345      	str	r3, [sp, #276]	; 0x114
 800c72a:	e7d8      	b.n	800c6de <__ssvfiscanf_r+0x4e>
 800c72c:	9141      	str	r1, [sp, #260]	; 0x104
 800c72e:	9143      	str	r1, [sp, #268]	; 0x10c
 800c730:	7853      	ldrb	r3, [r2, #1]
 800c732:	2b2a      	cmp	r3, #42	; 0x2a
 800c734:	bf02      	ittt	eq
 800c736:	2310      	moveq	r3, #16
 800c738:	1c95      	addeq	r5, r2, #2
 800c73a:	9341      	streq	r3, [sp, #260]	; 0x104
 800c73c:	220a      	movs	r2, #10
 800c73e:	46aa      	mov	sl, r5
 800c740:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800c744:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800c748:	2b09      	cmp	r3, #9
 800c74a:	d91d      	bls.n	800c788 <__ssvfiscanf_r+0xf8>
 800c74c:	487e      	ldr	r0, [pc, #504]	; (800c948 <__ssvfiscanf_r+0x2b8>)
 800c74e:	2203      	movs	r2, #3
 800c750:	f7f3 fd56 	bl	8000200 <memchr>
 800c754:	b140      	cbz	r0, 800c768 <__ssvfiscanf_r+0xd8>
 800c756:	2301      	movs	r3, #1
 800c758:	eba0 0009 	sub.w	r0, r0, r9
 800c75c:	fa03 f000 	lsl.w	r0, r3, r0
 800c760:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c762:	4318      	orrs	r0, r3
 800c764:	9041      	str	r0, [sp, #260]	; 0x104
 800c766:	4655      	mov	r5, sl
 800c768:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c76c:	2b78      	cmp	r3, #120	; 0x78
 800c76e:	d806      	bhi.n	800c77e <__ssvfiscanf_r+0xee>
 800c770:	2b57      	cmp	r3, #87	; 0x57
 800c772:	d810      	bhi.n	800c796 <__ssvfiscanf_r+0x106>
 800c774:	2b25      	cmp	r3, #37	; 0x25
 800c776:	d0c6      	beq.n	800c706 <__ssvfiscanf_r+0x76>
 800c778:	d856      	bhi.n	800c828 <__ssvfiscanf_r+0x198>
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d064      	beq.n	800c848 <__ssvfiscanf_r+0x1b8>
 800c77e:	2303      	movs	r3, #3
 800c780:	9347      	str	r3, [sp, #284]	; 0x11c
 800c782:	230a      	movs	r3, #10
 800c784:	9342      	str	r3, [sp, #264]	; 0x108
 800c786:	e071      	b.n	800c86c <__ssvfiscanf_r+0x1dc>
 800c788:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800c78a:	fb02 1103 	mla	r1, r2, r3, r1
 800c78e:	3930      	subs	r1, #48	; 0x30
 800c790:	9143      	str	r1, [sp, #268]	; 0x10c
 800c792:	4655      	mov	r5, sl
 800c794:	e7d3      	b.n	800c73e <__ssvfiscanf_r+0xae>
 800c796:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800c79a:	2a20      	cmp	r2, #32
 800c79c:	d8ef      	bhi.n	800c77e <__ssvfiscanf_r+0xee>
 800c79e:	a101      	add	r1, pc, #4	; (adr r1, 800c7a4 <__ssvfiscanf_r+0x114>)
 800c7a0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c7a4:	0800c857 	.word	0x0800c857
 800c7a8:	0800c77f 	.word	0x0800c77f
 800c7ac:	0800c77f 	.word	0x0800c77f
 800c7b0:	0800c8b5 	.word	0x0800c8b5
 800c7b4:	0800c77f 	.word	0x0800c77f
 800c7b8:	0800c77f 	.word	0x0800c77f
 800c7bc:	0800c77f 	.word	0x0800c77f
 800c7c0:	0800c77f 	.word	0x0800c77f
 800c7c4:	0800c77f 	.word	0x0800c77f
 800c7c8:	0800c77f 	.word	0x0800c77f
 800c7cc:	0800c77f 	.word	0x0800c77f
 800c7d0:	0800c8cb 	.word	0x0800c8cb
 800c7d4:	0800c8a1 	.word	0x0800c8a1
 800c7d8:	0800c82f 	.word	0x0800c82f
 800c7dc:	0800c82f 	.word	0x0800c82f
 800c7e0:	0800c82f 	.word	0x0800c82f
 800c7e4:	0800c77f 	.word	0x0800c77f
 800c7e8:	0800c8a5 	.word	0x0800c8a5
 800c7ec:	0800c77f 	.word	0x0800c77f
 800c7f0:	0800c77f 	.word	0x0800c77f
 800c7f4:	0800c77f 	.word	0x0800c77f
 800c7f8:	0800c77f 	.word	0x0800c77f
 800c7fc:	0800c8db 	.word	0x0800c8db
 800c800:	0800c8ad 	.word	0x0800c8ad
 800c804:	0800c84f 	.word	0x0800c84f
 800c808:	0800c77f 	.word	0x0800c77f
 800c80c:	0800c77f 	.word	0x0800c77f
 800c810:	0800c8d7 	.word	0x0800c8d7
 800c814:	0800c77f 	.word	0x0800c77f
 800c818:	0800c8a1 	.word	0x0800c8a1
 800c81c:	0800c77f 	.word	0x0800c77f
 800c820:	0800c77f 	.word	0x0800c77f
 800c824:	0800c857 	.word	0x0800c857
 800c828:	3b45      	subs	r3, #69	; 0x45
 800c82a:	2b02      	cmp	r3, #2
 800c82c:	d8a7      	bhi.n	800c77e <__ssvfiscanf_r+0xee>
 800c82e:	2305      	movs	r3, #5
 800c830:	e01b      	b.n	800c86a <__ssvfiscanf_r+0x1da>
 800c832:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c834:	4621      	mov	r1, r4
 800c836:	4630      	mov	r0, r6
 800c838:	4798      	blx	r3
 800c83a:	2800      	cmp	r0, #0
 800c83c:	f43f af68 	beq.w	800c710 <__ssvfiscanf_r+0x80>
 800c840:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c842:	2800      	cmp	r0, #0
 800c844:	f040 808d 	bne.w	800c962 <__ssvfiscanf_r+0x2d2>
 800c848:	f04f 30ff 	mov.w	r0, #4294967295
 800c84c:	e08f      	b.n	800c96e <__ssvfiscanf_r+0x2de>
 800c84e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c850:	f042 0220 	orr.w	r2, r2, #32
 800c854:	9241      	str	r2, [sp, #260]	; 0x104
 800c856:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c858:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c85c:	9241      	str	r2, [sp, #260]	; 0x104
 800c85e:	2210      	movs	r2, #16
 800c860:	2b6f      	cmp	r3, #111	; 0x6f
 800c862:	9242      	str	r2, [sp, #264]	; 0x108
 800c864:	bf34      	ite	cc
 800c866:	2303      	movcc	r3, #3
 800c868:	2304      	movcs	r3, #4
 800c86a:	9347      	str	r3, [sp, #284]	; 0x11c
 800c86c:	6863      	ldr	r3, [r4, #4]
 800c86e:	2b00      	cmp	r3, #0
 800c870:	dd42      	ble.n	800c8f8 <__ssvfiscanf_r+0x268>
 800c872:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c874:	0659      	lsls	r1, r3, #25
 800c876:	d404      	bmi.n	800c882 <__ssvfiscanf_r+0x1f2>
 800c878:	6823      	ldr	r3, [r4, #0]
 800c87a:	781a      	ldrb	r2, [r3, #0]
 800c87c:	5cba      	ldrb	r2, [r7, r2]
 800c87e:	0712      	lsls	r2, r2, #28
 800c880:	d441      	bmi.n	800c906 <__ssvfiscanf_r+0x276>
 800c882:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800c884:	2b02      	cmp	r3, #2
 800c886:	dc50      	bgt.n	800c92a <__ssvfiscanf_r+0x29a>
 800c888:	466b      	mov	r3, sp
 800c88a:	4622      	mov	r2, r4
 800c88c:	a941      	add	r1, sp, #260	; 0x104
 800c88e:	4630      	mov	r0, r6
 800c890:	f000 f876 	bl	800c980 <_scanf_chars>
 800c894:	2801      	cmp	r0, #1
 800c896:	d06e      	beq.n	800c976 <__ssvfiscanf_r+0x2e6>
 800c898:	2802      	cmp	r0, #2
 800c89a:	f47f af20 	bne.w	800c6de <__ssvfiscanf_r+0x4e>
 800c89e:	e7cf      	b.n	800c840 <__ssvfiscanf_r+0x1b0>
 800c8a0:	220a      	movs	r2, #10
 800c8a2:	e7dd      	b.n	800c860 <__ssvfiscanf_r+0x1d0>
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	9342      	str	r3, [sp, #264]	; 0x108
 800c8a8:	2303      	movs	r3, #3
 800c8aa:	e7de      	b.n	800c86a <__ssvfiscanf_r+0x1da>
 800c8ac:	2308      	movs	r3, #8
 800c8ae:	9342      	str	r3, [sp, #264]	; 0x108
 800c8b0:	2304      	movs	r3, #4
 800c8b2:	e7da      	b.n	800c86a <__ssvfiscanf_r+0x1da>
 800c8b4:	4629      	mov	r1, r5
 800c8b6:	4640      	mov	r0, r8
 800c8b8:	f000 f9ce 	bl	800cc58 <__sccl>
 800c8bc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c8be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c8c2:	9341      	str	r3, [sp, #260]	; 0x104
 800c8c4:	4605      	mov	r5, r0
 800c8c6:	2301      	movs	r3, #1
 800c8c8:	e7cf      	b.n	800c86a <__ssvfiscanf_r+0x1da>
 800c8ca:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c8cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c8d0:	9341      	str	r3, [sp, #260]	; 0x104
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	e7c9      	b.n	800c86a <__ssvfiscanf_r+0x1da>
 800c8d6:	2302      	movs	r3, #2
 800c8d8:	e7c7      	b.n	800c86a <__ssvfiscanf_r+0x1da>
 800c8da:	9841      	ldr	r0, [sp, #260]	; 0x104
 800c8dc:	06c3      	lsls	r3, r0, #27
 800c8de:	f53f aefe 	bmi.w	800c6de <__ssvfiscanf_r+0x4e>
 800c8e2:	9b00      	ldr	r3, [sp, #0]
 800c8e4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c8e6:	1d19      	adds	r1, r3, #4
 800c8e8:	9100      	str	r1, [sp, #0]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	f010 0f01 	tst.w	r0, #1
 800c8f0:	bf14      	ite	ne
 800c8f2:	801a      	strhne	r2, [r3, #0]
 800c8f4:	601a      	streq	r2, [r3, #0]
 800c8f6:	e6f2      	b.n	800c6de <__ssvfiscanf_r+0x4e>
 800c8f8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c8fa:	4621      	mov	r1, r4
 800c8fc:	4630      	mov	r0, r6
 800c8fe:	4798      	blx	r3
 800c900:	2800      	cmp	r0, #0
 800c902:	d0b6      	beq.n	800c872 <__ssvfiscanf_r+0x1e2>
 800c904:	e79c      	b.n	800c840 <__ssvfiscanf_r+0x1b0>
 800c906:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c908:	3201      	adds	r2, #1
 800c90a:	9245      	str	r2, [sp, #276]	; 0x114
 800c90c:	6862      	ldr	r2, [r4, #4]
 800c90e:	3a01      	subs	r2, #1
 800c910:	2a00      	cmp	r2, #0
 800c912:	6062      	str	r2, [r4, #4]
 800c914:	dd02      	ble.n	800c91c <__ssvfiscanf_r+0x28c>
 800c916:	3301      	adds	r3, #1
 800c918:	6023      	str	r3, [r4, #0]
 800c91a:	e7ad      	b.n	800c878 <__ssvfiscanf_r+0x1e8>
 800c91c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c91e:	4621      	mov	r1, r4
 800c920:	4630      	mov	r0, r6
 800c922:	4798      	blx	r3
 800c924:	2800      	cmp	r0, #0
 800c926:	d0a7      	beq.n	800c878 <__ssvfiscanf_r+0x1e8>
 800c928:	e78a      	b.n	800c840 <__ssvfiscanf_r+0x1b0>
 800c92a:	2b04      	cmp	r3, #4
 800c92c:	dc0e      	bgt.n	800c94c <__ssvfiscanf_r+0x2bc>
 800c92e:	466b      	mov	r3, sp
 800c930:	4622      	mov	r2, r4
 800c932:	a941      	add	r1, sp, #260	; 0x104
 800c934:	4630      	mov	r0, r6
 800c936:	f000 f87d 	bl	800ca34 <_scanf_i>
 800c93a:	e7ab      	b.n	800c894 <__ssvfiscanf_r+0x204>
 800c93c:	0800c5dd 	.word	0x0800c5dd
 800c940:	0800c657 	.word	0x0800c657
 800c944:	0800dd21 	.word	0x0800dd21
 800c948:	0800e0f2 	.word	0x0800e0f2
 800c94c:	4b0b      	ldr	r3, [pc, #44]	; (800c97c <__ssvfiscanf_r+0x2ec>)
 800c94e:	2b00      	cmp	r3, #0
 800c950:	f43f aec5 	beq.w	800c6de <__ssvfiscanf_r+0x4e>
 800c954:	466b      	mov	r3, sp
 800c956:	4622      	mov	r2, r4
 800c958:	a941      	add	r1, sp, #260	; 0x104
 800c95a:	4630      	mov	r0, r6
 800c95c:	f7fb ff74 	bl	8008848 <_scanf_float>
 800c960:	e798      	b.n	800c894 <__ssvfiscanf_r+0x204>
 800c962:	89a3      	ldrh	r3, [r4, #12]
 800c964:	f013 0f40 	tst.w	r3, #64	; 0x40
 800c968:	bf18      	it	ne
 800c96a:	f04f 30ff 	movne.w	r0, #4294967295
 800c96e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800c972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c976:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c978:	e7f9      	b.n	800c96e <__ssvfiscanf_r+0x2de>
 800c97a:	bf00      	nop
 800c97c:	08008849 	.word	0x08008849

0800c980 <_scanf_chars>:
 800c980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c984:	4615      	mov	r5, r2
 800c986:	688a      	ldr	r2, [r1, #8]
 800c988:	4680      	mov	r8, r0
 800c98a:	460c      	mov	r4, r1
 800c98c:	b932      	cbnz	r2, 800c99c <_scanf_chars+0x1c>
 800c98e:	698a      	ldr	r2, [r1, #24]
 800c990:	2a00      	cmp	r2, #0
 800c992:	bf0c      	ite	eq
 800c994:	2201      	moveq	r2, #1
 800c996:	f04f 32ff 	movne.w	r2, #4294967295
 800c99a:	608a      	str	r2, [r1, #8]
 800c99c:	6822      	ldr	r2, [r4, #0]
 800c99e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800ca30 <_scanf_chars+0xb0>
 800c9a2:	06d1      	lsls	r1, r2, #27
 800c9a4:	bf5f      	itttt	pl
 800c9a6:	681a      	ldrpl	r2, [r3, #0]
 800c9a8:	1d11      	addpl	r1, r2, #4
 800c9aa:	6019      	strpl	r1, [r3, #0]
 800c9ac:	6816      	ldrpl	r6, [r2, #0]
 800c9ae:	2700      	movs	r7, #0
 800c9b0:	69a0      	ldr	r0, [r4, #24]
 800c9b2:	b188      	cbz	r0, 800c9d8 <_scanf_chars+0x58>
 800c9b4:	2801      	cmp	r0, #1
 800c9b6:	d107      	bne.n	800c9c8 <_scanf_chars+0x48>
 800c9b8:	682a      	ldr	r2, [r5, #0]
 800c9ba:	7811      	ldrb	r1, [r2, #0]
 800c9bc:	6962      	ldr	r2, [r4, #20]
 800c9be:	5c52      	ldrb	r2, [r2, r1]
 800c9c0:	b952      	cbnz	r2, 800c9d8 <_scanf_chars+0x58>
 800c9c2:	2f00      	cmp	r7, #0
 800c9c4:	d031      	beq.n	800ca2a <_scanf_chars+0xaa>
 800c9c6:	e022      	b.n	800ca0e <_scanf_chars+0x8e>
 800c9c8:	2802      	cmp	r0, #2
 800c9ca:	d120      	bne.n	800ca0e <_scanf_chars+0x8e>
 800c9cc:	682b      	ldr	r3, [r5, #0]
 800c9ce:	781b      	ldrb	r3, [r3, #0]
 800c9d0:	f813 3009 	ldrb.w	r3, [r3, r9]
 800c9d4:	071b      	lsls	r3, r3, #28
 800c9d6:	d41a      	bmi.n	800ca0e <_scanf_chars+0x8e>
 800c9d8:	6823      	ldr	r3, [r4, #0]
 800c9da:	06da      	lsls	r2, r3, #27
 800c9dc:	bf5e      	ittt	pl
 800c9de:	682b      	ldrpl	r3, [r5, #0]
 800c9e0:	781b      	ldrbpl	r3, [r3, #0]
 800c9e2:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c9e6:	682a      	ldr	r2, [r5, #0]
 800c9e8:	686b      	ldr	r3, [r5, #4]
 800c9ea:	3201      	adds	r2, #1
 800c9ec:	602a      	str	r2, [r5, #0]
 800c9ee:	68a2      	ldr	r2, [r4, #8]
 800c9f0:	3b01      	subs	r3, #1
 800c9f2:	3a01      	subs	r2, #1
 800c9f4:	606b      	str	r3, [r5, #4]
 800c9f6:	3701      	adds	r7, #1
 800c9f8:	60a2      	str	r2, [r4, #8]
 800c9fa:	b142      	cbz	r2, 800ca0e <_scanf_chars+0x8e>
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	dcd7      	bgt.n	800c9b0 <_scanf_chars+0x30>
 800ca00:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ca04:	4629      	mov	r1, r5
 800ca06:	4640      	mov	r0, r8
 800ca08:	4798      	blx	r3
 800ca0a:	2800      	cmp	r0, #0
 800ca0c:	d0d0      	beq.n	800c9b0 <_scanf_chars+0x30>
 800ca0e:	6823      	ldr	r3, [r4, #0]
 800ca10:	f013 0310 	ands.w	r3, r3, #16
 800ca14:	d105      	bne.n	800ca22 <_scanf_chars+0xa2>
 800ca16:	68e2      	ldr	r2, [r4, #12]
 800ca18:	3201      	adds	r2, #1
 800ca1a:	60e2      	str	r2, [r4, #12]
 800ca1c:	69a2      	ldr	r2, [r4, #24]
 800ca1e:	b102      	cbz	r2, 800ca22 <_scanf_chars+0xa2>
 800ca20:	7033      	strb	r3, [r6, #0]
 800ca22:	6923      	ldr	r3, [r4, #16]
 800ca24:	443b      	add	r3, r7
 800ca26:	6123      	str	r3, [r4, #16]
 800ca28:	2000      	movs	r0, #0
 800ca2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca2e:	bf00      	nop
 800ca30:	0800dd21 	.word	0x0800dd21

0800ca34 <_scanf_i>:
 800ca34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca38:	4698      	mov	r8, r3
 800ca3a:	4b76      	ldr	r3, [pc, #472]	; (800cc14 <_scanf_i+0x1e0>)
 800ca3c:	460c      	mov	r4, r1
 800ca3e:	4682      	mov	sl, r0
 800ca40:	4616      	mov	r6, r2
 800ca42:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ca46:	b087      	sub	sp, #28
 800ca48:	ab03      	add	r3, sp, #12
 800ca4a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ca4e:	4b72      	ldr	r3, [pc, #456]	; (800cc18 <_scanf_i+0x1e4>)
 800ca50:	69a1      	ldr	r1, [r4, #24]
 800ca52:	4a72      	ldr	r2, [pc, #456]	; (800cc1c <_scanf_i+0x1e8>)
 800ca54:	2903      	cmp	r1, #3
 800ca56:	bf18      	it	ne
 800ca58:	461a      	movne	r2, r3
 800ca5a:	68a3      	ldr	r3, [r4, #8]
 800ca5c:	9201      	str	r2, [sp, #4]
 800ca5e:	1e5a      	subs	r2, r3, #1
 800ca60:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ca64:	bf88      	it	hi
 800ca66:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ca6a:	4627      	mov	r7, r4
 800ca6c:	bf82      	ittt	hi
 800ca6e:	eb03 0905 	addhi.w	r9, r3, r5
 800ca72:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ca76:	60a3      	strhi	r3, [r4, #8]
 800ca78:	f857 3b1c 	ldr.w	r3, [r7], #28
 800ca7c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800ca80:	bf98      	it	ls
 800ca82:	f04f 0900 	movls.w	r9, #0
 800ca86:	6023      	str	r3, [r4, #0]
 800ca88:	463d      	mov	r5, r7
 800ca8a:	f04f 0b00 	mov.w	fp, #0
 800ca8e:	6831      	ldr	r1, [r6, #0]
 800ca90:	ab03      	add	r3, sp, #12
 800ca92:	7809      	ldrb	r1, [r1, #0]
 800ca94:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800ca98:	2202      	movs	r2, #2
 800ca9a:	f7f3 fbb1 	bl	8000200 <memchr>
 800ca9e:	b328      	cbz	r0, 800caec <_scanf_i+0xb8>
 800caa0:	f1bb 0f01 	cmp.w	fp, #1
 800caa4:	d159      	bne.n	800cb5a <_scanf_i+0x126>
 800caa6:	6862      	ldr	r2, [r4, #4]
 800caa8:	b92a      	cbnz	r2, 800cab6 <_scanf_i+0x82>
 800caaa:	6822      	ldr	r2, [r4, #0]
 800caac:	2308      	movs	r3, #8
 800caae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cab2:	6063      	str	r3, [r4, #4]
 800cab4:	6022      	str	r2, [r4, #0]
 800cab6:	6822      	ldr	r2, [r4, #0]
 800cab8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800cabc:	6022      	str	r2, [r4, #0]
 800cabe:	68a2      	ldr	r2, [r4, #8]
 800cac0:	1e51      	subs	r1, r2, #1
 800cac2:	60a1      	str	r1, [r4, #8]
 800cac4:	b192      	cbz	r2, 800caec <_scanf_i+0xb8>
 800cac6:	6832      	ldr	r2, [r6, #0]
 800cac8:	1c51      	adds	r1, r2, #1
 800caca:	6031      	str	r1, [r6, #0]
 800cacc:	7812      	ldrb	r2, [r2, #0]
 800cace:	f805 2b01 	strb.w	r2, [r5], #1
 800cad2:	6872      	ldr	r2, [r6, #4]
 800cad4:	3a01      	subs	r2, #1
 800cad6:	2a00      	cmp	r2, #0
 800cad8:	6072      	str	r2, [r6, #4]
 800cada:	dc07      	bgt.n	800caec <_scanf_i+0xb8>
 800cadc:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800cae0:	4631      	mov	r1, r6
 800cae2:	4650      	mov	r0, sl
 800cae4:	4790      	blx	r2
 800cae6:	2800      	cmp	r0, #0
 800cae8:	f040 8085 	bne.w	800cbf6 <_scanf_i+0x1c2>
 800caec:	f10b 0b01 	add.w	fp, fp, #1
 800caf0:	f1bb 0f03 	cmp.w	fp, #3
 800caf4:	d1cb      	bne.n	800ca8e <_scanf_i+0x5a>
 800caf6:	6863      	ldr	r3, [r4, #4]
 800caf8:	b90b      	cbnz	r3, 800cafe <_scanf_i+0xca>
 800cafa:	230a      	movs	r3, #10
 800cafc:	6063      	str	r3, [r4, #4]
 800cafe:	6863      	ldr	r3, [r4, #4]
 800cb00:	4947      	ldr	r1, [pc, #284]	; (800cc20 <_scanf_i+0x1ec>)
 800cb02:	6960      	ldr	r0, [r4, #20]
 800cb04:	1ac9      	subs	r1, r1, r3
 800cb06:	f000 f8a7 	bl	800cc58 <__sccl>
 800cb0a:	f04f 0b00 	mov.w	fp, #0
 800cb0e:	68a3      	ldr	r3, [r4, #8]
 800cb10:	6822      	ldr	r2, [r4, #0]
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d03d      	beq.n	800cb92 <_scanf_i+0x15e>
 800cb16:	6831      	ldr	r1, [r6, #0]
 800cb18:	6960      	ldr	r0, [r4, #20]
 800cb1a:	f891 c000 	ldrb.w	ip, [r1]
 800cb1e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800cb22:	2800      	cmp	r0, #0
 800cb24:	d035      	beq.n	800cb92 <_scanf_i+0x15e>
 800cb26:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800cb2a:	d124      	bne.n	800cb76 <_scanf_i+0x142>
 800cb2c:	0510      	lsls	r0, r2, #20
 800cb2e:	d522      	bpl.n	800cb76 <_scanf_i+0x142>
 800cb30:	f10b 0b01 	add.w	fp, fp, #1
 800cb34:	f1b9 0f00 	cmp.w	r9, #0
 800cb38:	d003      	beq.n	800cb42 <_scanf_i+0x10e>
 800cb3a:	3301      	adds	r3, #1
 800cb3c:	f109 39ff 	add.w	r9, r9, #4294967295
 800cb40:	60a3      	str	r3, [r4, #8]
 800cb42:	6873      	ldr	r3, [r6, #4]
 800cb44:	3b01      	subs	r3, #1
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	6073      	str	r3, [r6, #4]
 800cb4a:	dd1b      	ble.n	800cb84 <_scanf_i+0x150>
 800cb4c:	6833      	ldr	r3, [r6, #0]
 800cb4e:	3301      	adds	r3, #1
 800cb50:	6033      	str	r3, [r6, #0]
 800cb52:	68a3      	ldr	r3, [r4, #8]
 800cb54:	3b01      	subs	r3, #1
 800cb56:	60a3      	str	r3, [r4, #8]
 800cb58:	e7d9      	b.n	800cb0e <_scanf_i+0xda>
 800cb5a:	f1bb 0f02 	cmp.w	fp, #2
 800cb5e:	d1ae      	bne.n	800cabe <_scanf_i+0x8a>
 800cb60:	6822      	ldr	r2, [r4, #0]
 800cb62:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800cb66:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800cb6a:	d1bf      	bne.n	800caec <_scanf_i+0xb8>
 800cb6c:	2310      	movs	r3, #16
 800cb6e:	6063      	str	r3, [r4, #4]
 800cb70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cb74:	e7a2      	b.n	800cabc <_scanf_i+0x88>
 800cb76:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800cb7a:	6022      	str	r2, [r4, #0]
 800cb7c:	780b      	ldrb	r3, [r1, #0]
 800cb7e:	f805 3b01 	strb.w	r3, [r5], #1
 800cb82:	e7de      	b.n	800cb42 <_scanf_i+0x10e>
 800cb84:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800cb88:	4631      	mov	r1, r6
 800cb8a:	4650      	mov	r0, sl
 800cb8c:	4798      	blx	r3
 800cb8e:	2800      	cmp	r0, #0
 800cb90:	d0df      	beq.n	800cb52 <_scanf_i+0x11e>
 800cb92:	6823      	ldr	r3, [r4, #0]
 800cb94:	05db      	lsls	r3, r3, #23
 800cb96:	d50d      	bpl.n	800cbb4 <_scanf_i+0x180>
 800cb98:	42bd      	cmp	r5, r7
 800cb9a:	d909      	bls.n	800cbb0 <_scanf_i+0x17c>
 800cb9c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800cba0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800cba4:	4632      	mov	r2, r6
 800cba6:	4650      	mov	r0, sl
 800cba8:	4798      	blx	r3
 800cbaa:	f105 39ff 	add.w	r9, r5, #4294967295
 800cbae:	464d      	mov	r5, r9
 800cbb0:	42bd      	cmp	r5, r7
 800cbb2:	d02d      	beq.n	800cc10 <_scanf_i+0x1dc>
 800cbb4:	6822      	ldr	r2, [r4, #0]
 800cbb6:	f012 0210 	ands.w	r2, r2, #16
 800cbba:	d113      	bne.n	800cbe4 <_scanf_i+0x1b0>
 800cbbc:	702a      	strb	r2, [r5, #0]
 800cbbe:	6863      	ldr	r3, [r4, #4]
 800cbc0:	9e01      	ldr	r6, [sp, #4]
 800cbc2:	4639      	mov	r1, r7
 800cbc4:	4650      	mov	r0, sl
 800cbc6:	47b0      	blx	r6
 800cbc8:	6821      	ldr	r1, [r4, #0]
 800cbca:	f8d8 3000 	ldr.w	r3, [r8]
 800cbce:	f011 0f20 	tst.w	r1, #32
 800cbd2:	d013      	beq.n	800cbfc <_scanf_i+0x1c8>
 800cbd4:	1d1a      	adds	r2, r3, #4
 800cbd6:	f8c8 2000 	str.w	r2, [r8]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	6018      	str	r0, [r3, #0]
 800cbde:	68e3      	ldr	r3, [r4, #12]
 800cbe0:	3301      	adds	r3, #1
 800cbe2:	60e3      	str	r3, [r4, #12]
 800cbe4:	1bed      	subs	r5, r5, r7
 800cbe6:	44ab      	add	fp, r5
 800cbe8:	6925      	ldr	r5, [r4, #16]
 800cbea:	445d      	add	r5, fp
 800cbec:	6125      	str	r5, [r4, #16]
 800cbee:	2000      	movs	r0, #0
 800cbf0:	b007      	add	sp, #28
 800cbf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbf6:	f04f 0b00 	mov.w	fp, #0
 800cbfa:	e7ca      	b.n	800cb92 <_scanf_i+0x15e>
 800cbfc:	1d1a      	adds	r2, r3, #4
 800cbfe:	f8c8 2000 	str.w	r2, [r8]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	f011 0f01 	tst.w	r1, #1
 800cc08:	bf14      	ite	ne
 800cc0a:	8018      	strhne	r0, [r3, #0]
 800cc0c:	6018      	streq	r0, [r3, #0]
 800cc0e:	e7e6      	b.n	800cbde <_scanf_i+0x1aa>
 800cc10:	2001      	movs	r0, #1
 800cc12:	e7ed      	b.n	800cbf0 <_scanf_i+0x1bc>
 800cc14:	0800d5a8 	.word	0x0800d5a8
 800cc18:	0800cdd5 	.word	0x0800cdd5
 800cc1c:	0800a0a5 	.word	0x0800a0a5
 800cc20:	0800e116 	.word	0x0800e116

0800cc24 <_read_r>:
 800cc24:	b538      	push	{r3, r4, r5, lr}
 800cc26:	4d07      	ldr	r5, [pc, #28]	; (800cc44 <_read_r+0x20>)
 800cc28:	4604      	mov	r4, r0
 800cc2a:	4608      	mov	r0, r1
 800cc2c:	4611      	mov	r1, r2
 800cc2e:	2200      	movs	r2, #0
 800cc30:	602a      	str	r2, [r5, #0]
 800cc32:	461a      	mov	r2, r3
 800cc34:	f7f4 ffd0 	bl	8001bd8 <_read>
 800cc38:	1c43      	adds	r3, r0, #1
 800cc3a:	d102      	bne.n	800cc42 <_read_r+0x1e>
 800cc3c:	682b      	ldr	r3, [r5, #0]
 800cc3e:	b103      	cbz	r3, 800cc42 <_read_r+0x1e>
 800cc40:	6023      	str	r3, [r4, #0]
 800cc42:	bd38      	pop	{r3, r4, r5, pc}
 800cc44:	200007fc 	.word	0x200007fc

0800cc48 <nan>:
 800cc48:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800cc50 <nan+0x8>
 800cc4c:	4770      	bx	lr
 800cc4e:	bf00      	nop
 800cc50:	00000000 	.word	0x00000000
 800cc54:	7ff80000 	.word	0x7ff80000

0800cc58 <__sccl>:
 800cc58:	b570      	push	{r4, r5, r6, lr}
 800cc5a:	780b      	ldrb	r3, [r1, #0]
 800cc5c:	4604      	mov	r4, r0
 800cc5e:	2b5e      	cmp	r3, #94	; 0x5e
 800cc60:	bf0b      	itete	eq
 800cc62:	784b      	ldrbeq	r3, [r1, #1]
 800cc64:	1c48      	addne	r0, r1, #1
 800cc66:	1c88      	addeq	r0, r1, #2
 800cc68:	2200      	movne	r2, #0
 800cc6a:	bf08      	it	eq
 800cc6c:	2201      	moveq	r2, #1
 800cc6e:	1e61      	subs	r1, r4, #1
 800cc70:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800cc74:	f801 2f01 	strb.w	r2, [r1, #1]!
 800cc78:	42a9      	cmp	r1, r5
 800cc7a:	d1fb      	bne.n	800cc74 <__sccl+0x1c>
 800cc7c:	b90b      	cbnz	r3, 800cc82 <__sccl+0x2a>
 800cc7e:	3801      	subs	r0, #1
 800cc80:	bd70      	pop	{r4, r5, r6, pc}
 800cc82:	f082 0201 	eor.w	r2, r2, #1
 800cc86:	54e2      	strb	r2, [r4, r3]
 800cc88:	4605      	mov	r5, r0
 800cc8a:	4628      	mov	r0, r5
 800cc8c:	f810 1b01 	ldrb.w	r1, [r0], #1
 800cc90:	292d      	cmp	r1, #45	; 0x2d
 800cc92:	d006      	beq.n	800cca2 <__sccl+0x4a>
 800cc94:	295d      	cmp	r1, #93	; 0x5d
 800cc96:	d0f3      	beq.n	800cc80 <__sccl+0x28>
 800cc98:	b909      	cbnz	r1, 800cc9e <__sccl+0x46>
 800cc9a:	4628      	mov	r0, r5
 800cc9c:	e7f0      	b.n	800cc80 <__sccl+0x28>
 800cc9e:	460b      	mov	r3, r1
 800cca0:	e7f1      	b.n	800cc86 <__sccl+0x2e>
 800cca2:	786e      	ldrb	r6, [r5, #1]
 800cca4:	2e5d      	cmp	r6, #93	; 0x5d
 800cca6:	d0fa      	beq.n	800cc9e <__sccl+0x46>
 800cca8:	42b3      	cmp	r3, r6
 800ccaa:	dcf8      	bgt.n	800cc9e <__sccl+0x46>
 800ccac:	3502      	adds	r5, #2
 800ccae:	4619      	mov	r1, r3
 800ccb0:	3101      	adds	r1, #1
 800ccb2:	428e      	cmp	r6, r1
 800ccb4:	5462      	strb	r2, [r4, r1]
 800ccb6:	dcfb      	bgt.n	800ccb0 <__sccl+0x58>
 800ccb8:	1af1      	subs	r1, r6, r3
 800ccba:	3901      	subs	r1, #1
 800ccbc:	1c58      	adds	r0, r3, #1
 800ccbe:	42b3      	cmp	r3, r6
 800ccc0:	bfa8      	it	ge
 800ccc2:	2100      	movge	r1, #0
 800ccc4:	1843      	adds	r3, r0, r1
 800ccc6:	e7e0      	b.n	800cc8a <__sccl+0x32>

0800ccc8 <strncmp>:
 800ccc8:	b510      	push	{r4, lr}
 800ccca:	b17a      	cbz	r2, 800ccec <strncmp+0x24>
 800cccc:	4603      	mov	r3, r0
 800ccce:	3901      	subs	r1, #1
 800ccd0:	1884      	adds	r4, r0, r2
 800ccd2:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ccd6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ccda:	4290      	cmp	r0, r2
 800ccdc:	d101      	bne.n	800cce2 <strncmp+0x1a>
 800ccde:	42a3      	cmp	r3, r4
 800cce0:	d101      	bne.n	800cce6 <strncmp+0x1e>
 800cce2:	1a80      	subs	r0, r0, r2
 800cce4:	bd10      	pop	{r4, pc}
 800cce6:	2800      	cmp	r0, #0
 800cce8:	d1f3      	bne.n	800ccd2 <strncmp+0xa>
 800ccea:	e7fa      	b.n	800cce2 <strncmp+0x1a>
 800ccec:	4610      	mov	r0, r2
 800ccee:	e7f9      	b.n	800cce4 <strncmp+0x1c>

0800ccf0 <_strtoul_l.constprop.0>:
 800ccf0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ccf4:	4f36      	ldr	r7, [pc, #216]	; (800cdd0 <_strtoul_l.constprop.0+0xe0>)
 800ccf6:	4686      	mov	lr, r0
 800ccf8:	460d      	mov	r5, r1
 800ccfa:	4628      	mov	r0, r5
 800ccfc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cd00:	5de6      	ldrb	r6, [r4, r7]
 800cd02:	f016 0608 	ands.w	r6, r6, #8
 800cd06:	d1f8      	bne.n	800ccfa <_strtoul_l.constprop.0+0xa>
 800cd08:	2c2d      	cmp	r4, #45	; 0x2d
 800cd0a:	d12f      	bne.n	800cd6c <_strtoul_l.constprop.0+0x7c>
 800cd0c:	782c      	ldrb	r4, [r5, #0]
 800cd0e:	2601      	movs	r6, #1
 800cd10:	1c85      	adds	r5, r0, #2
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d057      	beq.n	800cdc6 <_strtoul_l.constprop.0+0xd6>
 800cd16:	2b10      	cmp	r3, #16
 800cd18:	d109      	bne.n	800cd2e <_strtoul_l.constprop.0+0x3e>
 800cd1a:	2c30      	cmp	r4, #48	; 0x30
 800cd1c:	d107      	bne.n	800cd2e <_strtoul_l.constprop.0+0x3e>
 800cd1e:	7828      	ldrb	r0, [r5, #0]
 800cd20:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800cd24:	2858      	cmp	r0, #88	; 0x58
 800cd26:	d149      	bne.n	800cdbc <_strtoul_l.constprop.0+0xcc>
 800cd28:	786c      	ldrb	r4, [r5, #1]
 800cd2a:	2310      	movs	r3, #16
 800cd2c:	3502      	adds	r5, #2
 800cd2e:	f04f 38ff 	mov.w	r8, #4294967295
 800cd32:	2700      	movs	r7, #0
 800cd34:	fbb8 f8f3 	udiv	r8, r8, r3
 800cd38:	fb03 f908 	mul.w	r9, r3, r8
 800cd3c:	ea6f 0909 	mvn.w	r9, r9
 800cd40:	4638      	mov	r0, r7
 800cd42:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800cd46:	f1bc 0f09 	cmp.w	ip, #9
 800cd4a:	d814      	bhi.n	800cd76 <_strtoul_l.constprop.0+0x86>
 800cd4c:	4664      	mov	r4, ip
 800cd4e:	42a3      	cmp	r3, r4
 800cd50:	dd22      	ble.n	800cd98 <_strtoul_l.constprop.0+0xa8>
 800cd52:	2f00      	cmp	r7, #0
 800cd54:	db1d      	blt.n	800cd92 <_strtoul_l.constprop.0+0xa2>
 800cd56:	4580      	cmp	r8, r0
 800cd58:	d31b      	bcc.n	800cd92 <_strtoul_l.constprop.0+0xa2>
 800cd5a:	d101      	bne.n	800cd60 <_strtoul_l.constprop.0+0x70>
 800cd5c:	45a1      	cmp	r9, r4
 800cd5e:	db18      	blt.n	800cd92 <_strtoul_l.constprop.0+0xa2>
 800cd60:	fb00 4003 	mla	r0, r0, r3, r4
 800cd64:	2701      	movs	r7, #1
 800cd66:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cd6a:	e7ea      	b.n	800cd42 <_strtoul_l.constprop.0+0x52>
 800cd6c:	2c2b      	cmp	r4, #43	; 0x2b
 800cd6e:	bf04      	itt	eq
 800cd70:	782c      	ldrbeq	r4, [r5, #0]
 800cd72:	1c85      	addeq	r5, r0, #2
 800cd74:	e7cd      	b.n	800cd12 <_strtoul_l.constprop.0+0x22>
 800cd76:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800cd7a:	f1bc 0f19 	cmp.w	ip, #25
 800cd7e:	d801      	bhi.n	800cd84 <_strtoul_l.constprop.0+0x94>
 800cd80:	3c37      	subs	r4, #55	; 0x37
 800cd82:	e7e4      	b.n	800cd4e <_strtoul_l.constprop.0+0x5e>
 800cd84:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800cd88:	f1bc 0f19 	cmp.w	ip, #25
 800cd8c:	d804      	bhi.n	800cd98 <_strtoul_l.constprop.0+0xa8>
 800cd8e:	3c57      	subs	r4, #87	; 0x57
 800cd90:	e7dd      	b.n	800cd4e <_strtoul_l.constprop.0+0x5e>
 800cd92:	f04f 37ff 	mov.w	r7, #4294967295
 800cd96:	e7e6      	b.n	800cd66 <_strtoul_l.constprop.0+0x76>
 800cd98:	2f00      	cmp	r7, #0
 800cd9a:	da07      	bge.n	800cdac <_strtoul_l.constprop.0+0xbc>
 800cd9c:	2322      	movs	r3, #34	; 0x22
 800cd9e:	f8ce 3000 	str.w	r3, [lr]
 800cda2:	f04f 30ff 	mov.w	r0, #4294967295
 800cda6:	b932      	cbnz	r2, 800cdb6 <_strtoul_l.constprop.0+0xc6>
 800cda8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cdac:	b106      	cbz	r6, 800cdb0 <_strtoul_l.constprop.0+0xc0>
 800cdae:	4240      	negs	r0, r0
 800cdb0:	2a00      	cmp	r2, #0
 800cdb2:	d0f9      	beq.n	800cda8 <_strtoul_l.constprop.0+0xb8>
 800cdb4:	b107      	cbz	r7, 800cdb8 <_strtoul_l.constprop.0+0xc8>
 800cdb6:	1e69      	subs	r1, r5, #1
 800cdb8:	6011      	str	r1, [r2, #0]
 800cdba:	e7f5      	b.n	800cda8 <_strtoul_l.constprop.0+0xb8>
 800cdbc:	2430      	movs	r4, #48	; 0x30
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d1b5      	bne.n	800cd2e <_strtoul_l.constprop.0+0x3e>
 800cdc2:	2308      	movs	r3, #8
 800cdc4:	e7b3      	b.n	800cd2e <_strtoul_l.constprop.0+0x3e>
 800cdc6:	2c30      	cmp	r4, #48	; 0x30
 800cdc8:	d0a9      	beq.n	800cd1e <_strtoul_l.constprop.0+0x2e>
 800cdca:	230a      	movs	r3, #10
 800cdcc:	e7af      	b.n	800cd2e <_strtoul_l.constprop.0+0x3e>
 800cdce:	bf00      	nop
 800cdd0:	0800dd21 	.word	0x0800dd21

0800cdd4 <_strtoul_r>:
 800cdd4:	f7ff bf8c 	b.w	800ccf0 <_strtoul_l.constprop.0>

0800cdd8 <__submore>:
 800cdd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cddc:	460c      	mov	r4, r1
 800cdde:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800cde0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cde4:	4299      	cmp	r1, r3
 800cde6:	d11d      	bne.n	800ce24 <__submore+0x4c>
 800cde8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800cdec:	f7fb f84e 	bl	8007e8c <_malloc_r>
 800cdf0:	b918      	cbnz	r0, 800cdfa <__submore+0x22>
 800cdf2:	f04f 30ff 	mov.w	r0, #4294967295
 800cdf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cdfe:	63a3      	str	r3, [r4, #56]	; 0x38
 800ce00:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800ce04:	6360      	str	r0, [r4, #52]	; 0x34
 800ce06:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800ce0a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800ce0e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800ce12:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800ce16:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800ce1a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800ce1e:	6020      	str	r0, [r4, #0]
 800ce20:	2000      	movs	r0, #0
 800ce22:	e7e8      	b.n	800cdf6 <__submore+0x1e>
 800ce24:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800ce26:	0077      	lsls	r7, r6, #1
 800ce28:	463a      	mov	r2, r7
 800ce2a:	f000 f867 	bl	800cefc <_realloc_r>
 800ce2e:	4605      	mov	r5, r0
 800ce30:	2800      	cmp	r0, #0
 800ce32:	d0de      	beq.n	800cdf2 <__submore+0x1a>
 800ce34:	eb00 0806 	add.w	r8, r0, r6
 800ce38:	4601      	mov	r1, r0
 800ce3a:	4632      	mov	r2, r6
 800ce3c:	4640      	mov	r0, r8
 800ce3e:	f7fe fd81 	bl	800b944 <memcpy>
 800ce42:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800ce46:	f8c4 8000 	str.w	r8, [r4]
 800ce4a:	e7e9      	b.n	800ce20 <__submore+0x48>

0800ce4c <__ascii_wctomb>:
 800ce4c:	b149      	cbz	r1, 800ce62 <__ascii_wctomb+0x16>
 800ce4e:	2aff      	cmp	r2, #255	; 0xff
 800ce50:	bf85      	ittet	hi
 800ce52:	238a      	movhi	r3, #138	; 0x8a
 800ce54:	6003      	strhi	r3, [r0, #0]
 800ce56:	700a      	strbls	r2, [r1, #0]
 800ce58:	f04f 30ff 	movhi.w	r0, #4294967295
 800ce5c:	bf98      	it	ls
 800ce5e:	2001      	movls	r0, #1
 800ce60:	4770      	bx	lr
 800ce62:	4608      	mov	r0, r1
 800ce64:	4770      	bx	lr
	...

0800ce68 <__assert_func>:
 800ce68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ce6a:	4614      	mov	r4, r2
 800ce6c:	461a      	mov	r2, r3
 800ce6e:	4b09      	ldr	r3, [pc, #36]	; (800ce94 <__assert_func+0x2c>)
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	4605      	mov	r5, r0
 800ce74:	68d8      	ldr	r0, [r3, #12]
 800ce76:	b14c      	cbz	r4, 800ce8c <__assert_func+0x24>
 800ce78:	4b07      	ldr	r3, [pc, #28]	; (800ce98 <__assert_func+0x30>)
 800ce7a:	9100      	str	r1, [sp, #0]
 800ce7c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ce80:	4906      	ldr	r1, [pc, #24]	; (800ce9c <__assert_func+0x34>)
 800ce82:	462b      	mov	r3, r5
 800ce84:	f000 f80e 	bl	800cea4 <fiprintf>
 800ce88:	f7fa ff52 	bl	8007d30 <abort>
 800ce8c:	4b04      	ldr	r3, [pc, #16]	; (800cea0 <__assert_func+0x38>)
 800ce8e:	461c      	mov	r4, r3
 800ce90:	e7f3      	b.n	800ce7a <__assert_func+0x12>
 800ce92:	bf00      	nop
 800ce94:	2000003c 	.word	0x2000003c
 800ce98:	0800e118 	.word	0x0800e118
 800ce9c:	0800e125 	.word	0x0800e125
 800cea0:	0800e153 	.word	0x0800e153

0800cea4 <fiprintf>:
 800cea4:	b40e      	push	{r1, r2, r3}
 800cea6:	b503      	push	{r0, r1, lr}
 800cea8:	4601      	mov	r1, r0
 800ceaa:	ab03      	add	r3, sp, #12
 800ceac:	4805      	ldr	r0, [pc, #20]	; (800cec4 <fiprintf+0x20>)
 800ceae:	f853 2b04 	ldr.w	r2, [r3], #4
 800ceb2:	6800      	ldr	r0, [r0, #0]
 800ceb4:	9301      	str	r3, [sp, #4]
 800ceb6:	f000 f879 	bl	800cfac <_vfiprintf_r>
 800ceba:	b002      	add	sp, #8
 800cebc:	f85d eb04 	ldr.w	lr, [sp], #4
 800cec0:	b003      	add	sp, #12
 800cec2:	4770      	bx	lr
 800cec4:	2000003c 	.word	0x2000003c

0800cec8 <memmove>:
 800cec8:	4288      	cmp	r0, r1
 800ceca:	b510      	push	{r4, lr}
 800cecc:	eb01 0402 	add.w	r4, r1, r2
 800ced0:	d902      	bls.n	800ced8 <memmove+0x10>
 800ced2:	4284      	cmp	r4, r0
 800ced4:	4623      	mov	r3, r4
 800ced6:	d807      	bhi.n	800cee8 <memmove+0x20>
 800ced8:	1e43      	subs	r3, r0, #1
 800ceda:	42a1      	cmp	r1, r4
 800cedc:	d008      	beq.n	800cef0 <memmove+0x28>
 800cede:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cee2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cee6:	e7f8      	b.n	800ceda <memmove+0x12>
 800cee8:	4402      	add	r2, r0
 800ceea:	4601      	mov	r1, r0
 800ceec:	428a      	cmp	r2, r1
 800ceee:	d100      	bne.n	800cef2 <memmove+0x2a>
 800cef0:	bd10      	pop	{r4, pc}
 800cef2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cef6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cefa:	e7f7      	b.n	800ceec <memmove+0x24>

0800cefc <_realloc_r>:
 800cefc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf00:	4680      	mov	r8, r0
 800cf02:	4614      	mov	r4, r2
 800cf04:	460e      	mov	r6, r1
 800cf06:	b921      	cbnz	r1, 800cf12 <_realloc_r+0x16>
 800cf08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf0c:	4611      	mov	r1, r2
 800cf0e:	f7fa bfbd 	b.w	8007e8c <_malloc_r>
 800cf12:	b92a      	cbnz	r2, 800cf20 <_realloc_r+0x24>
 800cf14:	f7fa ff4e 	bl	8007db4 <_free_r>
 800cf18:	4625      	mov	r5, r4
 800cf1a:	4628      	mov	r0, r5
 800cf1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf20:	f000 fa9a 	bl	800d458 <_malloc_usable_size_r>
 800cf24:	4284      	cmp	r4, r0
 800cf26:	4607      	mov	r7, r0
 800cf28:	d802      	bhi.n	800cf30 <_realloc_r+0x34>
 800cf2a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cf2e:	d812      	bhi.n	800cf56 <_realloc_r+0x5a>
 800cf30:	4621      	mov	r1, r4
 800cf32:	4640      	mov	r0, r8
 800cf34:	f7fa ffaa 	bl	8007e8c <_malloc_r>
 800cf38:	4605      	mov	r5, r0
 800cf3a:	2800      	cmp	r0, #0
 800cf3c:	d0ed      	beq.n	800cf1a <_realloc_r+0x1e>
 800cf3e:	42bc      	cmp	r4, r7
 800cf40:	4622      	mov	r2, r4
 800cf42:	4631      	mov	r1, r6
 800cf44:	bf28      	it	cs
 800cf46:	463a      	movcs	r2, r7
 800cf48:	f7fe fcfc 	bl	800b944 <memcpy>
 800cf4c:	4631      	mov	r1, r6
 800cf4e:	4640      	mov	r0, r8
 800cf50:	f7fa ff30 	bl	8007db4 <_free_r>
 800cf54:	e7e1      	b.n	800cf1a <_realloc_r+0x1e>
 800cf56:	4635      	mov	r5, r6
 800cf58:	e7df      	b.n	800cf1a <_realloc_r+0x1e>

0800cf5a <__sfputc_r>:
 800cf5a:	6893      	ldr	r3, [r2, #8]
 800cf5c:	3b01      	subs	r3, #1
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	b410      	push	{r4}
 800cf62:	6093      	str	r3, [r2, #8]
 800cf64:	da08      	bge.n	800cf78 <__sfputc_r+0x1e>
 800cf66:	6994      	ldr	r4, [r2, #24]
 800cf68:	42a3      	cmp	r3, r4
 800cf6a:	db01      	blt.n	800cf70 <__sfputc_r+0x16>
 800cf6c:	290a      	cmp	r1, #10
 800cf6e:	d103      	bne.n	800cf78 <__sfputc_r+0x1e>
 800cf70:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cf74:	f000 b94a 	b.w	800d20c <__swbuf_r>
 800cf78:	6813      	ldr	r3, [r2, #0]
 800cf7a:	1c58      	adds	r0, r3, #1
 800cf7c:	6010      	str	r0, [r2, #0]
 800cf7e:	7019      	strb	r1, [r3, #0]
 800cf80:	4608      	mov	r0, r1
 800cf82:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cf86:	4770      	bx	lr

0800cf88 <__sfputs_r>:
 800cf88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf8a:	4606      	mov	r6, r0
 800cf8c:	460f      	mov	r7, r1
 800cf8e:	4614      	mov	r4, r2
 800cf90:	18d5      	adds	r5, r2, r3
 800cf92:	42ac      	cmp	r4, r5
 800cf94:	d101      	bne.n	800cf9a <__sfputs_r+0x12>
 800cf96:	2000      	movs	r0, #0
 800cf98:	e007      	b.n	800cfaa <__sfputs_r+0x22>
 800cf9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf9e:	463a      	mov	r2, r7
 800cfa0:	4630      	mov	r0, r6
 800cfa2:	f7ff ffda 	bl	800cf5a <__sfputc_r>
 800cfa6:	1c43      	adds	r3, r0, #1
 800cfa8:	d1f3      	bne.n	800cf92 <__sfputs_r+0xa>
 800cfaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cfac <_vfiprintf_r>:
 800cfac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfb0:	460d      	mov	r5, r1
 800cfb2:	b09d      	sub	sp, #116	; 0x74
 800cfb4:	4614      	mov	r4, r2
 800cfb6:	4698      	mov	r8, r3
 800cfb8:	4606      	mov	r6, r0
 800cfba:	b118      	cbz	r0, 800cfc4 <_vfiprintf_r+0x18>
 800cfbc:	6983      	ldr	r3, [r0, #24]
 800cfbe:	b90b      	cbnz	r3, 800cfc4 <_vfiprintf_r+0x18>
 800cfc0:	f7fe f888 	bl	800b0d4 <__sinit>
 800cfc4:	4b89      	ldr	r3, [pc, #548]	; (800d1ec <_vfiprintf_r+0x240>)
 800cfc6:	429d      	cmp	r5, r3
 800cfc8:	d11b      	bne.n	800d002 <_vfiprintf_r+0x56>
 800cfca:	6875      	ldr	r5, [r6, #4]
 800cfcc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cfce:	07d9      	lsls	r1, r3, #31
 800cfd0:	d405      	bmi.n	800cfde <_vfiprintf_r+0x32>
 800cfd2:	89ab      	ldrh	r3, [r5, #12]
 800cfd4:	059a      	lsls	r2, r3, #22
 800cfd6:	d402      	bmi.n	800cfde <_vfiprintf_r+0x32>
 800cfd8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cfda:	f7fe fc8c 	bl	800b8f6 <__retarget_lock_acquire_recursive>
 800cfde:	89ab      	ldrh	r3, [r5, #12]
 800cfe0:	071b      	lsls	r3, r3, #28
 800cfe2:	d501      	bpl.n	800cfe8 <_vfiprintf_r+0x3c>
 800cfe4:	692b      	ldr	r3, [r5, #16]
 800cfe6:	b9eb      	cbnz	r3, 800d024 <_vfiprintf_r+0x78>
 800cfe8:	4629      	mov	r1, r5
 800cfea:	4630      	mov	r0, r6
 800cfec:	f000 f960 	bl	800d2b0 <__swsetup_r>
 800cff0:	b1c0      	cbz	r0, 800d024 <_vfiprintf_r+0x78>
 800cff2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cff4:	07dc      	lsls	r4, r3, #31
 800cff6:	d50e      	bpl.n	800d016 <_vfiprintf_r+0x6a>
 800cff8:	f04f 30ff 	mov.w	r0, #4294967295
 800cffc:	b01d      	add	sp, #116	; 0x74
 800cffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d002:	4b7b      	ldr	r3, [pc, #492]	; (800d1f0 <_vfiprintf_r+0x244>)
 800d004:	429d      	cmp	r5, r3
 800d006:	d101      	bne.n	800d00c <_vfiprintf_r+0x60>
 800d008:	68b5      	ldr	r5, [r6, #8]
 800d00a:	e7df      	b.n	800cfcc <_vfiprintf_r+0x20>
 800d00c:	4b79      	ldr	r3, [pc, #484]	; (800d1f4 <_vfiprintf_r+0x248>)
 800d00e:	429d      	cmp	r5, r3
 800d010:	bf08      	it	eq
 800d012:	68f5      	ldreq	r5, [r6, #12]
 800d014:	e7da      	b.n	800cfcc <_vfiprintf_r+0x20>
 800d016:	89ab      	ldrh	r3, [r5, #12]
 800d018:	0598      	lsls	r0, r3, #22
 800d01a:	d4ed      	bmi.n	800cff8 <_vfiprintf_r+0x4c>
 800d01c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d01e:	f7fe fc6b 	bl	800b8f8 <__retarget_lock_release_recursive>
 800d022:	e7e9      	b.n	800cff8 <_vfiprintf_r+0x4c>
 800d024:	2300      	movs	r3, #0
 800d026:	9309      	str	r3, [sp, #36]	; 0x24
 800d028:	2320      	movs	r3, #32
 800d02a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d02e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d032:	2330      	movs	r3, #48	; 0x30
 800d034:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d1f8 <_vfiprintf_r+0x24c>
 800d038:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d03c:	f04f 0901 	mov.w	r9, #1
 800d040:	4623      	mov	r3, r4
 800d042:	469a      	mov	sl, r3
 800d044:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d048:	b10a      	cbz	r2, 800d04e <_vfiprintf_r+0xa2>
 800d04a:	2a25      	cmp	r2, #37	; 0x25
 800d04c:	d1f9      	bne.n	800d042 <_vfiprintf_r+0x96>
 800d04e:	ebba 0b04 	subs.w	fp, sl, r4
 800d052:	d00b      	beq.n	800d06c <_vfiprintf_r+0xc0>
 800d054:	465b      	mov	r3, fp
 800d056:	4622      	mov	r2, r4
 800d058:	4629      	mov	r1, r5
 800d05a:	4630      	mov	r0, r6
 800d05c:	f7ff ff94 	bl	800cf88 <__sfputs_r>
 800d060:	3001      	adds	r0, #1
 800d062:	f000 80aa 	beq.w	800d1ba <_vfiprintf_r+0x20e>
 800d066:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d068:	445a      	add	r2, fp
 800d06a:	9209      	str	r2, [sp, #36]	; 0x24
 800d06c:	f89a 3000 	ldrb.w	r3, [sl]
 800d070:	2b00      	cmp	r3, #0
 800d072:	f000 80a2 	beq.w	800d1ba <_vfiprintf_r+0x20e>
 800d076:	2300      	movs	r3, #0
 800d078:	f04f 32ff 	mov.w	r2, #4294967295
 800d07c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d080:	f10a 0a01 	add.w	sl, sl, #1
 800d084:	9304      	str	r3, [sp, #16]
 800d086:	9307      	str	r3, [sp, #28]
 800d088:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d08c:	931a      	str	r3, [sp, #104]	; 0x68
 800d08e:	4654      	mov	r4, sl
 800d090:	2205      	movs	r2, #5
 800d092:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d096:	4858      	ldr	r0, [pc, #352]	; (800d1f8 <_vfiprintf_r+0x24c>)
 800d098:	f7f3 f8b2 	bl	8000200 <memchr>
 800d09c:	9a04      	ldr	r2, [sp, #16]
 800d09e:	b9d8      	cbnz	r0, 800d0d8 <_vfiprintf_r+0x12c>
 800d0a0:	06d1      	lsls	r1, r2, #27
 800d0a2:	bf44      	itt	mi
 800d0a4:	2320      	movmi	r3, #32
 800d0a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d0aa:	0713      	lsls	r3, r2, #28
 800d0ac:	bf44      	itt	mi
 800d0ae:	232b      	movmi	r3, #43	; 0x2b
 800d0b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d0b4:	f89a 3000 	ldrb.w	r3, [sl]
 800d0b8:	2b2a      	cmp	r3, #42	; 0x2a
 800d0ba:	d015      	beq.n	800d0e8 <_vfiprintf_r+0x13c>
 800d0bc:	9a07      	ldr	r2, [sp, #28]
 800d0be:	4654      	mov	r4, sl
 800d0c0:	2000      	movs	r0, #0
 800d0c2:	f04f 0c0a 	mov.w	ip, #10
 800d0c6:	4621      	mov	r1, r4
 800d0c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d0cc:	3b30      	subs	r3, #48	; 0x30
 800d0ce:	2b09      	cmp	r3, #9
 800d0d0:	d94e      	bls.n	800d170 <_vfiprintf_r+0x1c4>
 800d0d2:	b1b0      	cbz	r0, 800d102 <_vfiprintf_r+0x156>
 800d0d4:	9207      	str	r2, [sp, #28]
 800d0d6:	e014      	b.n	800d102 <_vfiprintf_r+0x156>
 800d0d8:	eba0 0308 	sub.w	r3, r0, r8
 800d0dc:	fa09 f303 	lsl.w	r3, r9, r3
 800d0e0:	4313      	orrs	r3, r2
 800d0e2:	9304      	str	r3, [sp, #16]
 800d0e4:	46a2      	mov	sl, r4
 800d0e6:	e7d2      	b.n	800d08e <_vfiprintf_r+0xe2>
 800d0e8:	9b03      	ldr	r3, [sp, #12]
 800d0ea:	1d19      	adds	r1, r3, #4
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	9103      	str	r1, [sp, #12]
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	bfbb      	ittet	lt
 800d0f4:	425b      	neglt	r3, r3
 800d0f6:	f042 0202 	orrlt.w	r2, r2, #2
 800d0fa:	9307      	strge	r3, [sp, #28]
 800d0fc:	9307      	strlt	r3, [sp, #28]
 800d0fe:	bfb8      	it	lt
 800d100:	9204      	strlt	r2, [sp, #16]
 800d102:	7823      	ldrb	r3, [r4, #0]
 800d104:	2b2e      	cmp	r3, #46	; 0x2e
 800d106:	d10c      	bne.n	800d122 <_vfiprintf_r+0x176>
 800d108:	7863      	ldrb	r3, [r4, #1]
 800d10a:	2b2a      	cmp	r3, #42	; 0x2a
 800d10c:	d135      	bne.n	800d17a <_vfiprintf_r+0x1ce>
 800d10e:	9b03      	ldr	r3, [sp, #12]
 800d110:	1d1a      	adds	r2, r3, #4
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	9203      	str	r2, [sp, #12]
 800d116:	2b00      	cmp	r3, #0
 800d118:	bfb8      	it	lt
 800d11a:	f04f 33ff 	movlt.w	r3, #4294967295
 800d11e:	3402      	adds	r4, #2
 800d120:	9305      	str	r3, [sp, #20]
 800d122:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d208 <_vfiprintf_r+0x25c>
 800d126:	7821      	ldrb	r1, [r4, #0]
 800d128:	2203      	movs	r2, #3
 800d12a:	4650      	mov	r0, sl
 800d12c:	f7f3 f868 	bl	8000200 <memchr>
 800d130:	b140      	cbz	r0, 800d144 <_vfiprintf_r+0x198>
 800d132:	2340      	movs	r3, #64	; 0x40
 800d134:	eba0 000a 	sub.w	r0, r0, sl
 800d138:	fa03 f000 	lsl.w	r0, r3, r0
 800d13c:	9b04      	ldr	r3, [sp, #16]
 800d13e:	4303      	orrs	r3, r0
 800d140:	3401      	adds	r4, #1
 800d142:	9304      	str	r3, [sp, #16]
 800d144:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d148:	482c      	ldr	r0, [pc, #176]	; (800d1fc <_vfiprintf_r+0x250>)
 800d14a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d14e:	2206      	movs	r2, #6
 800d150:	f7f3 f856 	bl	8000200 <memchr>
 800d154:	2800      	cmp	r0, #0
 800d156:	d03f      	beq.n	800d1d8 <_vfiprintf_r+0x22c>
 800d158:	4b29      	ldr	r3, [pc, #164]	; (800d200 <_vfiprintf_r+0x254>)
 800d15a:	bb1b      	cbnz	r3, 800d1a4 <_vfiprintf_r+0x1f8>
 800d15c:	9b03      	ldr	r3, [sp, #12]
 800d15e:	3307      	adds	r3, #7
 800d160:	f023 0307 	bic.w	r3, r3, #7
 800d164:	3308      	adds	r3, #8
 800d166:	9303      	str	r3, [sp, #12]
 800d168:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d16a:	443b      	add	r3, r7
 800d16c:	9309      	str	r3, [sp, #36]	; 0x24
 800d16e:	e767      	b.n	800d040 <_vfiprintf_r+0x94>
 800d170:	fb0c 3202 	mla	r2, ip, r2, r3
 800d174:	460c      	mov	r4, r1
 800d176:	2001      	movs	r0, #1
 800d178:	e7a5      	b.n	800d0c6 <_vfiprintf_r+0x11a>
 800d17a:	2300      	movs	r3, #0
 800d17c:	3401      	adds	r4, #1
 800d17e:	9305      	str	r3, [sp, #20]
 800d180:	4619      	mov	r1, r3
 800d182:	f04f 0c0a 	mov.w	ip, #10
 800d186:	4620      	mov	r0, r4
 800d188:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d18c:	3a30      	subs	r2, #48	; 0x30
 800d18e:	2a09      	cmp	r2, #9
 800d190:	d903      	bls.n	800d19a <_vfiprintf_r+0x1ee>
 800d192:	2b00      	cmp	r3, #0
 800d194:	d0c5      	beq.n	800d122 <_vfiprintf_r+0x176>
 800d196:	9105      	str	r1, [sp, #20]
 800d198:	e7c3      	b.n	800d122 <_vfiprintf_r+0x176>
 800d19a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d19e:	4604      	mov	r4, r0
 800d1a0:	2301      	movs	r3, #1
 800d1a2:	e7f0      	b.n	800d186 <_vfiprintf_r+0x1da>
 800d1a4:	ab03      	add	r3, sp, #12
 800d1a6:	9300      	str	r3, [sp, #0]
 800d1a8:	462a      	mov	r2, r5
 800d1aa:	4b16      	ldr	r3, [pc, #88]	; (800d204 <_vfiprintf_r+0x258>)
 800d1ac:	a904      	add	r1, sp, #16
 800d1ae:	4630      	mov	r0, r6
 800d1b0:	f7fa ff80 	bl	80080b4 <_printf_float>
 800d1b4:	4607      	mov	r7, r0
 800d1b6:	1c78      	adds	r0, r7, #1
 800d1b8:	d1d6      	bne.n	800d168 <_vfiprintf_r+0x1bc>
 800d1ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d1bc:	07d9      	lsls	r1, r3, #31
 800d1be:	d405      	bmi.n	800d1cc <_vfiprintf_r+0x220>
 800d1c0:	89ab      	ldrh	r3, [r5, #12]
 800d1c2:	059a      	lsls	r2, r3, #22
 800d1c4:	d402      	bmi.n	800d1cc <_vfiprintf_r+0x220>
 800d1c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d1c8:	f7fe fb96 	bl	800b8f8 <__retarget_lock_release_recursive>
 800d1cc:	89ab      	ldrh	r3, [r5, #12]
 800d1ce:	065b      	lsls	r3, r3, #25
 800d1d0:	f53f af12 	bmi.w	800cff8 <_vfiprintf_r+0x4c>
 800d1d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d1d6:	e711      	b.n	800cffc <_vfiprintf_r+0x50>
 800d1d8:	ab03      	add	r3, sp, #12
 800d1da:	9300      	str	r3, [sp, #0]
 800d1dc:	462a      	mov	r2, r5
 800d1de:	4b09      	ldr	r3, [pc, #36]	; (800d204 <_vfiprintf_r+0x258>)
 800d1e0:	a904      	add	r1, sp, #16
 800d1e2:	4630      	mov	r0, r6
 800d1e4:	f7fb fa0a 	bl	80085fc <_printf_i>
 800d1e8:	e7e4      	b.n	800d1b4 <_vfiprintf_r+0x208>
 800d1ea:	bf00      	nop
 800d1ec:	0800ded4 	.word	0x0800ded4
 800d1f0:	0800def4 	.word	0x0800def4
 800d1f4:	0800deb4 	.word	0x0800deb4
 800d1f8:	0800e0ec 	.word	0x0800e0ec
 800d1fc:	0800e0f6 	.word	0x0800e0f6
 800d200:	080080b5 	.word	0x080080b5
 800d204:	0800cf89 	.word	0x0800cf89
 800d208:	0800e0f2 	.word	0x0800e0f2

0800d20c <__swbuf_r>:
 800d20c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d20e:	460e      	mov	r6, r1
 800d210:	4614      	mov	r4, r2
 800d212:	4605      	mov	r5, r0
 800d214:	b118      	cbz	r0, 800d21e <__swbuf_r+0x12>
 800d216:	6983      	ldr	r3, [r0, #24]
 800d218:	b90b      	cbnz	r3, 800d21e <__swbuf_r+0x12>
 800d21a:	f7fd ff5b 	bl	800b0d4 <__sinit>
 800d21e:	4b21      	ldr	r3, [pc, #132]	; (800d2a4 <__swbuf_r+0x98>)
 800d220:	429c      	cmp	r4, r3
 800d222:	d12b      	bne.n	800d27c <__swbuf_r+0x70>
 800d224:	686c      	ldr	r4, [r5, #4]
 800d226:	69a3      	ldr	r3, [r4, #24]
 800d228:	60a3      	str	r3, [r4, #8]
 800d22a:	89a3      	ldrh	r3, [r4, #12]
 800d22c:	071a      	lsls	r2, r3, #28
 800d22e:	d52f      	bpl.n	800d290 <__swbuf_r+0x84>
 800d230:	6923      	ldr	r3, [r4, #16]
 800d232:	b36b      	cbz	r3, 800d290 <__swbuf_r+0x84>
 800d234:	6923      	ldr	r3, [r4, #16]
 800d236:	6820      	ldr	r0, [r4, #0]
 800d238:	1ac0      	subs	r0, r0, r3
 800d23a:	6963      	ldr	r3, [r4, #20]
 800d23c:	b2f6      	uxtb	r6, r6
 800d23e:	4283      	cmp	r3, r0
 800d240:	4637      	mov	r7, r6
 800d242:	dc04      	bgt.n	800d24e <__swbuf_r+0x42>
 800d244:	4621      	mov	r1, r4
 800d246:	4628      	mov	r0, r5
 800d248:	f7fd fe72 	bl	800af30 <_fflush_r>
 800d24c:	bb30      	cbnz	r0, 800d29c <__swbuf_r+0x90>
 800d24e:	68a3      	ldr	r3, [r4, #8]
 800d250:	3b01      	subs	r3, #1
 800d252:	60a3      	str	r3, [r4, #8]
 800d254:	6823      	ldr	r3, [r4, #0]
 800d256:	1c5a      	adds	r2, r3, #1
 800d258:	6022      	str	r2, [r4, #0]
 800d25a:	701e      	strb	r6, [r3, #0]
 800d25c:	6963      	ldr	r3, [r4, #20]
 800d25e:	3001      	adds	r0, #1
 800d260:	4283      	cmp	r3, r0
 800d262:	d004      	beq.n	800d26e <__swbuf_r+0x62>
 800d264:	89a3      	ldrh	r3, [r4, #12]
 800d266:	07db      	lsls	r3, r3, #31
 800d268:	d506      	bpl.n	800d278 <__swbuf_r+0x6c>
 800d26a:	2e0a      	cmp	r6, #10
 800d26c:	d104      	bne.n	800d278 <__swbuf_r+0x6c>
 800d26e:	4621      	mov	r1, r4
 800d270:	4628      	mov	r0, r5
 800d272:	f7fd fe5d 	bl	800af30 <_fflush_r>
 800d276:	b988      	cbnz	r0, 800d29c <__swbuf_r+0x90>
 800d278:	4638      	mov	r0, r7
 800d27a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d27c:	4b0a      	ldr	r3, [pc, #40]	; (800d2a8 <__swbuf_r+0x9c>)
 800d27e:	429c      	cmp	r4, r3
 800d280:	d101      	bne.n	800d286 <__swbuf_r+0x7a>
 800d282:	68ac      	ldr	r4, [r5, #8]
 800d284:	e7cf      	b.n	800d226 <__swbuf_r+0x1a>
 800d286:	4b09      	ldr	r3, [pc, #36]	; (800d2ac <__swbuf_r+0xa0>)
 800d288:	429c      	cmp	r4, r3
 800d28a:	bf08      	it	eq
 800d28c:	68ec      	ldreq	r4, [r5, #12]
 800d28e:	e7ca      	b.n	800d226 <__swbuf_r+0x1a>
 800d290:	4621      	mov	r1, r4
 800d292:	4628      	mov	r0, r5
 800d294:	f000 f80c 	bl	800d2b0 <__swsetup_r>
 800d298:	2800      	cmp	r0, #0
 800d29a:	d0cb      	beq.n	800d234 <__swbuf_r+0x28>
 800d29c:	f04f 37ff 	mov.w	r7, #4294967295
 800d2a0:	e7ea      	b.n	800d278 <__swbuf_r+0x6c>
 800d2a2:	bf00      	nop
 800d2a4:	0800ded4 	.word	0x0800ded4
 800d2a8:	0800def4 	.word	0x0800def4
 800d2ac:	0800deb4 	.word	0x0800deb4

0800d2b0 <__swsetup_r>:
 800d2b0:	4b32      	ldr	r3, [pc, #200]	; (800d37c <__swsetup_r+0xcc>)
 800d2b2:	b570      	push	{r4, r5, r6, lr}
 800d2b4:	681d      	ldr	r5, [r3, #0]
 800d2b6:	4606      	mov	r6, r0
 800d2b8:	460c      	mov	r4, r1
 800d2ba:	b125      	cbz	r5, 800d2c6 <__swsetup_r+0x16>
 800d2bc:	69ab      	ldr	r3, [r5, #24]
 800d2be:	b913      	cbnz	r3, 800d2c6 <__swsetup_r+0x16>
 800d2c0:	4628      	mov	r0, r5
 800d2c2:	f7fd ff07 	bl	800b0d4 <__sinit>
 800d2c6:	4b2e      	ldr	r3, [pc, #184]	; (800d380 <__swsetup_r+0xd0>)
 800d2c8:	429c      	cmp	r4, r3
 800d2ca:	d10f      	bne.n	800d2ec <__swsetup_r+0x3c>
 800d2cc:	686c      	ldr	r4, [r5, #4]
 800d2ce:	89a3      	ldrh	r3, [r4, #12]
 800d2d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d2d4:	0719      	lsls	r1, r3, #28
 800d2d6:	d42c      	bmi.n	800d332 <__swsetup_r+0x82>
 800d2d8:	06dd      	lsls	r5, r3, #27
 800d2da:	d411      	bmi.n	800d300 <__swsetup_r+0x50>
 800d2dc:	2309      	movs	r3, #9
 800d2de:	6033      	str	r3, [r6, #0]
 800d2e0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d2e4:	81a3      	strh	r3, [r4, #12]
 800d2e6:	f04f 30ff 	mov.w	r0, #4294967295
 800d2ea:	e03e      	b.n	800d36a <__swsetup_r+0xba>
 800d2ec:	4b25      	ldr	r3, [pc, #148]	; (800d384 <__swsetup_r+0xd4>)
 800d2ee:	429c      	cmp	r4, r3
 800d2f0:	d101      	bne.n	800d2f6 <__swsetup_r+0x46>
 800d2f2:	68ac      	ldr	r4, [r5, #8]
 800d2f4:	e7eb      	b.n	800d2ce <__swsetup_r+0x1e>
 800d2f6:	4b24      	ldr	r3, [pc, #144]	; (800d388 <__swsetup_r+0xd8>)
 800d2f8:	429c      	cmp	r4, r3
 800d2fa:	bf08      	it	eq
 800d2fc:	68ec      	ldreq	r4, [r5, #12]
 800d2fe:	e7e6      	b.n	800d2ce <__swsetup_r+0x1e>
 800d300:	0758      	lsls	r0, r3, #29
 800d302:	d512      	bpl.n	800d32a <__swsetup_r+0x7a>
 800d304:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d306:	b141      	cbz	r1, 800d31a <__swsetup_r+0x6a>
 800d308:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d30c:	4299      	cmp	r1, r3
 800d30e:	d002      	beq.n	800d316 <__swsetup_r+0x66>
 800d310:	4630      	mov	r0, r6
 800d312:	f7fa fd4f 	bl	8007db4 <_free_r>
 800d316:	2300      	movs	r3, #0
 800d318:	6363      	str	r3, [r4, #52]	; 0x34
 800d31a:	89a3      	ldrh	r3, [r4, #12]
 800d31c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d320:	81a3      	strh	r3, [r4, #12]
 800d322:	2300      	movs	r3, #0
 800d324:	6063      	str	r3, [r4, #4]
 800d326:	6923      	ldr	r3, [r4, #16]
 800d328:	6023      	str	r3, [r4, #0]
 800d32a:	89a3      	ldrh	r3, [r4, #12]
 800d32c:	f043 0308 	orr.w	r3, r3, #8
 800d330:	81a3      	strh	r3, [r4, #12]
 800d332:	6923      	ldr	r3, [r4, #16]
 800d334:	b94b      	cbnz	r3, 800d34a <__swsetup_r+0x9a>
 800d336:	89a3      	ldrh	r3, [r4, #12]
 800d338:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d33c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d340:	d003      	beq.n	800d34a <__swsetup_r+0x9a>
 800d342:	4621      	mov	r1, r4
 800d344:	4630      	mov	r0, r6
 800d346:	f000 f847 	bl	800d3d8 <__smakebuf_r>
 800d34a:	89a0      	ldrh	r0, [r4, #12]
 800d34c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d350:	f010 0301 	ands.w	r3, r0, #1
 800d354:	d00a      	beq.n	800d36c <__swsetup_r+0xbc>
 800d356:	2300      	movs	r3, #0
 800d358:	60a3      	str	r3, [r4, #8]
 800d35a:	6963      	ldr	r3, [r4, #20]
 800d35c:	425b      	negs	r3, r3
 800d35e:	61a3      	str	r3, [r4, #24]
 800d360:	6923      	ldr	r3, [r4, #16]
 800d362:	b943      	cbnz	r3, 800d376 <__swsetup_r+0xc6>
 800d364:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d368:	d1ba      	bne.n	800d2e0 <__swsetup_r+0x30>
 800d36a:	bd70      	pop	{r4, r5, r6, pc}
 800d36c:	0781      	lsls	r1, r0, #30
 800d36e:	bf58      	it	pl
 800d370:	6963      	ldrpl	r3, [r4, #20]
 800d372:	60a3      	str	r3, [r4, #8]
 800d374:	e7f4      	b.n	800d360 <__swsetup_r+0xb0>
 800d376:	2000      	movs	r0, #0
 800d378:	e7f7      	b.n	800d36a <__swsetup_r+0xba>
 800d37a:	bf00      	nop
 800d37c:	2000003c 	.word	0x2000003c
 800d380:	0800ded4 	.word	0x0800ded4
 800d384:	0800def4 	.word	0x0800def4
 800d388:	0800deb4 	.word	0x0800deb4

0800d38c <__swhatbuf_r>:
 800d38c:	b570      	push	{r4, r5, r6, lr}
 800d38e:	460e      	mov	r6, r1
 800d390:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d394:	2900      	cmp	r1, #0
 800d396:	b096      	sub	sp, #88	; 0x58
 800d398:	4614      	mov	r4, r2
 800d39a:	461d      	mov	r5, r3
 800d39c:	da08      	bge.n	800d3b0 <__swhatbuf_r+0x24>
 800d39e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d3a2:	2200      	movs	r2, #0
 800d3a4:	602a      	str	r2, [r5, #0]
 800d3a6:	061a      	lsls	r2, r3, #24
 800d3a8:	d410      	bmi.n	800d3cc <__swhatbuf_r+0x40>
 800d3aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d3ae:	e00e      	b.n	800d3ce <__swhatbuf_r+0x42>
 800d3b0:	466a      	mov	r2, sp
 800d3b2:	f000 f859 	bl	800d468 <_fstat_r>
 800d3b6:	2800      	cmp	r0, #0
 800d3b8:	dbf1      	blt.n	800d39e <__swhatbuf_r+0x12>
 800d3ba:	9a01      	ldr	r2, [sp, #4]
 800d3bc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d3c0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d3c4:	425a      	negs	r2, r3
 800d3c6:	415a      	adcs	r2, r3
 800d3c8:	602a      	str	r2, [r5, #0]
 800d3ca:	e7ee      	b.n	800d3aa <__swhatbuf_r+0x1e>
 800d3cc:	2340      	movs	r3, #64	; 0x40
 800d3ce:	2000      	movs	r0, #0
 800d3d0:	6023      	str	r3, [r4, #0]
 800d3d2:	b016      	add	sp, #88	; 0x58
 800d3d4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d3d8 <__smakebuf_r>:
 800d3d8:	898b      	ldrh	r3, [r1, #12]
 800d3da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d3dc:	079d      	lsls	r5, r3, #30
 800d3de:	4606      	mov	r6, r0
 800d3e0:	460c      	mov	r4, r1
 800d3e2:	d507      	bpl.n	800d3f4 <__smakebuf_r+0x1c>
 800d3e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d3e8:	6023      	str	r3, [r4, #0]
 800d3ea:	6123      	str	r3, [r4, #16]
 800d3ec:	2301      	movs	r3, #1
 800d3ee:	6163      	str	r3, [r4, #20]
 800d3f0:	b002      	add	sp, #8
 800d3f2:	bd70      	pop	{r4, r5, r6, pc}
 800d3f4:	ab01      	add	r3, sp, #4
 800d3f6:	466a      	mov	r2, sp
 800d3f8:	f7ff ffc8 	bl	800d38c <__swhatbuf_r>
 800d3fc:	9900      	ldr	r1, [sp, #0]
 800d3fe:	4605      	mov	r5, r0
 800d400:	4630      	mov	r0, r6
 800d402:	f7fa fd43 	bl	8007e8c <_malloc_r>
 800d406:	b948      	cbnz	r0, 800d41c <__smakebuf_r+0x44>
 800d408:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d40c:	059a      	lsls	r2, r3, #22
 800d40e:	d4ef      	bmi.n	800d3f0 <__smakebuf_r+0x18>
 800d410:	f023 0303 	bic.w	r3, r3, #3
 800d414:	f043 0302 	orr.w	r3, r3, #2
 800d418:	81a3      	strh	r3, [r4, #12]
 800d41a:	e7e3      	b.n	800d3e4 <__smakebuf_r+0xc>
 800d41c:	4b0d      	ldr	r3, [pc, #52]	; (800d454 <__smakebuf_r+0x7c>)
 800d41e:	62b3      	str	r3, [r6, #40]	; 0x28
 800d420:	89a3      	ldrh	r3, [r4, #12]
 800d422:	6020      	str	r0, [r4, #0]
 800d424:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d428:	81a3      	strh	r3, [r4, #12]
 800d42a:	9b00      	ldr	r3, [sp, #0]
 800d42c:	6163      	str	r3, [r4, #20]
 800d42e:	9b01      	ldr	r3, [sp, #4]
 800d430:	6120      	str	r0, [r4, #16]
 800d432:	b15b      	cbz	r3, 800d44c <__smakebuf_r+0x74>
 800d434:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d438:	4630      	mov	r0, r6
 800d43a:	f000 f827 	bl	800d48c <_isatty_r>
 800d43e:	b128      	cbz	r0, 800d44c <__smakebuf_r+0x74>
 800d440:	89a3      	ldrh	r3, [r4, #12]
 800d442:	f023 0303 	bic.w	r3, r3, #3
 800d446:	f043 0301 	orr.w	r3, r3, #1
 800d44a:	81a3      	strh	r3, [r4, #12]
 800d44c:	89a0      	ldrh	r0, [r4, #12]
 800d44e:	4305      	orrs	r5, r0
 800d450:	81a5      	strh	r5, [r4, #12]
 800d452:	e7cd      	b.n	800d3f0 <__smakebuf_r+0x18>
 800d454:	0800b06d 	.word	0x0800b06d

0800d458 <_malloc_usable_size_r>:
 800d458:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d45c:	1f18      	subs	r0, r3, #4
 800d45e:	2b00      	cmp	r3, #0
 800d460:	bfbc      	itt	lt
 800d462:	580b      	ldrlt	r3, [r1, r0]
 800d464:	18c0      	addlt	r0, r0, r3
 800d466:	4770      	bx	lr

0800d468 <_fstat_r>:
 800d468:	b538      	push	{r3, r4, r5, lr}
 800d46a:	4d07      	ldr	r5, [pc, #28]	; (800d488 <_fstat_r+0x20>)
 800d46c:	2300      	movs	r3, #0
 800d46e:	4604      	mov	r4, r0
 800d470:	4608      	mov	r0, r1
 800d472:	4611      	mov	r1, r2
 800d474:	602b      	str	r3, [r5, #0]
 800d476:	f7f4 fbf4 	bl	8001c62 <_fstat>
 800d47a:	1c43      	adds	r3, r0, #1
 800d47c:	d102      	bne.n	800d484 <_fstat_r+0x1c>
 800d47e:	682b      	ldr	r3, [r5, #0]
 800d480:	b103      	cbz	r3, 800d484 <_fstat_r+0x1c>
 800d482:	6023      	str	r3, [r4, #0]
 800d484:	bd38      	pop	{r3, r4, r5, pc}
 800d486:	bf00      	nop
 800d488:	200007fc 	.word	0x200007fc

0800d48c <_isatty_r>:
 800d48c:	b538      	push	{r3, r4, r5, lr}
 800d48e:	4d06      	ldr	r5, [pc, #24]	; (800d4a8 <_isatty_r+0x1c>)
 800d490:	2300      	movs	r3, #0
 800d492:	4604      	mov	r4, r0
 800d494:	4608      	mov	r0, r1
 800d496:	602b      	str	r3, [r5, #0]
 800d498:	f7f4 fbf3 	bl	8001c82 <_isatty>
 800d49c:	1c43      	adds	r3, r0, #1
 800d49e:	d102      	bne.n	800d4a6 <_isatty_r+0x1a>
 800d4a0:	682b      	ldr	r3, [r5, #0]
 800d4a2:	b103      	cbz	r3, 800d4a6 <_isatty_r+0x1a>
 800d4a4:	6023      	str	r3, [r4, #0]
 800d4a6:	bd38      	pop	{r3, r4, r5, pc}
 800d4a8:	200007fc 	.word	0x200007fc

0800d4ac <_init>:
 800d4ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4ae:	bf00      	nop
 800d4b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d4b2:	bc08      	pop	{r3}
 800d4b4:	469e      	mov	lr, r3
 800d4b6:	4770      	bx	lr

0800d4b8 <_fini>:
 800d4b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4ba:	bf00      	nop
 800d4bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d4be:	bc08      	pop	{r3}
 800d4c0:	469e      	mov	lr, r3
 800d4c2:	4770      	bx	lr
