Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 10 15:20:23 2021
| Host         : PA02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file holiday_lights_timing_summary_routed.rpt -pb holiday_lights_timing_summary_routed.pb -rpx holiday_lights_timing_summary_routed.rpx -warn_on_violation
| Design       : holiday_lights
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.406        0.000                      0                  155        0.152        0.000                      0                  155        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.406        0.000                      0                  155        0.152        0.000                      0                  155        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 2.495ns (44.644%)  route 3.094ns (55.356%))
  Logic Levels:           13  (CARRY4=10 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.057ns = ( 15.057 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.709     5.365    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.456     5.821 r  cnt_reg[2]/Q
                         net (fo=2, routed)           1.466     7.287    cnt_reg[2]
    SLICE_X4Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.411 r  led[7]_i_10/O
                         net (fo=2, routed)           0.795     8.206    led[7]_i_10_n_0
    SLICE_X4Y110         LUT5 (Prop_lut5_I0_O)        0.124     8.330 r  led[7]_i_6/O
                         net (fo=6, routed)           0.833     9.163    led[7]_i_6_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.287    cnt[0]_i_4_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.819 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.819    cnt_reg[0]_i_2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    cnt_reg[4]_i_1_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    cnt_reg[8]_i_1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    cnt_reg[12]_i_1_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    cnt_reg[16]_i_1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    cnt_reg[20]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.503    cnt_reg[24]_i_1_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.617    cnt_reg[28]_i_1_n_0
    SLICE_X5Y116         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.731    cnt_reg[32]_i_1_n_0
    SLICE_X5Y117         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.954 r  cnt_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.954    cnt_reg[36]_i_1_n_7
    SLICE_X5Y117         FDCE                                         r  cnt_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.582    15.057    clk_IBUF_BUFG
    SLICE_X5Y117         FDCE                                         r  cnt_reg[36]/C
                         clock pessimism              0.276    15.333    
                         clock uncertainty           -0.035    15.298    
    SLICE_X5Y117         FDCE (Setup_fdce_C_D)        0.062    15.360    cnt_reg[36]
  -------------------------------------------------------------------
                         required time                         15.360    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 2.492ns (44.614%)  route 3.094ns (55.386%))
  Logic Levels:           12  (CARRY4=9 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 15.058 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.709     5.365    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.456     5.821 r  cnt_reg[2]/Q
                         net (fo=2, routed)           1.466     7.287    cnt_reg[2]
    SLICE_X4Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.411 r  led[7]_i_10/O
                         net (fo=2, routed)           0.795     8.206    led[7]_i_10_n_0
    SLICE_X4Y110         LUT5 (Prop_lut5_I0_O)        0.124     8.330 r  led[7]_i_6/O
                         net (fo=6, routed)           0.833     9.163    led[7]_i_6_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.287    cnt[0]_i_4_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.819 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.819    cnt_reg[0]_i_2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    cnt_reg[4]_i_1_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    cnt_reg[8]_i_1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    cnt_reg[12]_i_1_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    cnt_reg[16]_i_1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    cnt_reg[20]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.503    cnt_reg[24]_i_1_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.617    cnt_reg[28]_i_1_n_0
    SLICE_X5Y116         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.951 r  cnt_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.951    cnt_reg[32]_i_1_n_6
    SLICE_X5Y116         FDCE                                         r  cnt_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.583    15.058    clk_IBUF_BUFG
    SLICE_X5Y116         FDCE                                         r  cnt_reg[33]/C
                         clock pessimism              0.276    15.334    
                         clock uncertainty           -0.035    15.299    
    SLICE_X5Y116         FDCE (Setup_fdce_C_D)        0.062    15.361    cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  4.410    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.565ns  (logic 2.471ns (44.405%)  route 3.094ns (55.595%))
  Logic Levels:           12  (CARRY4=9 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 15.058 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.709     5.365    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.456     5.821 r  cnt_reg[2]/Q
                         net (fo=2, routed)           1.466     7.287    cnt_reg[2]
    SLICE_X4Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.411 r  led[7]_i_10/O
                         net (fo=2, routed)           0.795     8.206    led[7]_i_10_n_0
    SLICE_X4Y110         LUT5 (Prop_lut5_I0_O)        0.124     8.330 r  led[7]_i_6/O
                         net (fo=6, routed)           0.833     9.163    led[7]_i_6_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.287    cnt[0]_i_4_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.819 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.819    cnt_reg[0]_i_2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    cnt_reg[4]_i_1_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    cnt_reg[8]_i_1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    cnt_reg[12]_i_1_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    cnt_reg[16]_i_1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    cnt_reg[20]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.503    cnt_reg[24]_i_1_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.617    cnt_reg[28]_i_1_n_0
    SLICE_X5Y116         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.930 r  cnt_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.930    cnt_reg[32]_i_1_n_4
    SLICE_X5Y116         FDCE                                         r  cnt_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.583    15.058    clk_IBUF_BUFG
    SLICE_X5Y116         FDCE                                         r  cnt_reg[35]/C
                         clock pessimism              0.276    15.334    
                         clock uncertainty           -0.035    15.299    
    SLICE_X5Y116         FDCE (Setup_fdce_C_D)        0.062    15.361    cnt_reg[35]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.930    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 2.397ns (43.656%)  route 3.094ns (56.344%))
  Logic Levels:           12  (CARRY4=9 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 15.058 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.709     5.365    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.456     5.821 r  cnt_reg[2]/Q
                         net (fo=2, routed)           1.466     7.287    cnt_reg[2]
    SLICE_X4Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.411 r  led[7]_i_10/O
                         net (fo=2, routed)           0.795     8.206    led[7]_i_10_n_0
    SLICE_X4Y110         LUT5 (Prop_lut5_I0_O)        0.124     8.330 r  led[7]_i_6/O
                         net (fo=6, routed)           0.833     9.163    led[7]_i_6_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.287    cnt[0]_i_4_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.819 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.819    cnt_reg[0]_i_2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    cnt_reg[4]_i_1_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    cnt_reg[8]_i_1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    cnt_reg[12]_i_1_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    cnt_reg[16]_i_1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    cnt_reg[20]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.503    cnt_reg[24]_i_1_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.617    cnt_reg[28]_i_1_n_0
    SLICE_X5Y116         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.856 r  cnt_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.856    cnt_reg[32]_i_1_n_5
    SLICE_X5Y116         FDCE                                         r  cnt_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.583    15.058    clk_IBUF_BUFG
    SLICE_X5Y116         FDCE                                         r  cnt_reg[34]/C
                         clock pessimism              0.276    15.334    
                         clock uncertainty           -0.035    15.299    
    SLICE_X5Y116         FDCE (Setup_fdce_C_D)        0.062    15.361    cnt_reg[34]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.856    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 2.381ns (43.491%)  route 3.094ns (56.509%))
  Logic Levels:           12  (CARRY4=9 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 15.058 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.709     5.365    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.456     5.821 r  cnt_reg[2]/Q
                         net (fo=2, routed)           1.466     7.287    cnt_reg[2]
    SLICE_X4Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.411 r  led[7]_i_10/O
                         net (fo=2, routed)           0.795     8.206    led[7]_i_10_n_0
    SLICE_X4Y110         LUT5 (Prop_lut5_I0_O)        0.124     8.330 r  led[7]_i_6/O
                         net (fo=6, routed)           0.833     9.163    led[7]_i_6_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.287    cnt[0]_i_4_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.819 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.819    cnt_reg[0]_i_2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    cnt_reg[4]_i_1_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    cnt_reg[8]_i_1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    cnt_reg[12]_i_1_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    cnt_reg[16]_i_1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    cnt_reg[20]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.503    cnt_reg[24]_i_1_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.617    cnt_reg[28]_i_1_n_0
    SLICE_X5Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.840 r  cnt_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.840    cnt_reg[32]_i_1_n_7
    SLICE_X5Y116         FDCE                                         r  cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.583    15.058    clk_IBUF_BUFG
    SLICE_X5Y116         FDCE                                         r  cnt_reg[32]/C
                         clock pessimism              0.276    15.334    
                         clock uncertainty           -0.035    15.299    
    SLICE_X5Y116         FDCE (Setup_fdce_C_D)        0.062    15.361    cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 2.378ns (43.460%)  route 3.094ns (56.540%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.709     5.365    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.456     5.821 r  cnt_reg[2]/Q
                         net (fo=2, routed)           1.466     7.287    cnt_reg[2]
    SLICE_X4Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.411 r  led[7]_i_10/O
                         net (fo=2, routed)           0.795     8.206    led[7]_i_10_n_0
    SLICE_X4Y110         LUT5 (Prop_lut5_I0_O)        0.124     8.330 r  led[7]_i_6/O
                         net (fo=6, routed)           0.833     9.163    led[7]_i_6_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.287    cnt[0]_i_4_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.819 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.819    cnt_reg[0]_i_2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    cnt_reg[4]_i_1_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    cnt_reg[8]_i_1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    cnt_reg[12]_i_1_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    cnt_reg[16]_i_1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    cnt_reg[20]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.503    cnt_reg[24]_i_1_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.837 r  cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.837    cnt_reg[28]_i_1_n_6
    SLICE_X5Y115         FDCE                                         r  cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.584    15.059    clk_IBUF_BUFG
    SLICE_X5Y115         FDCE                                         r  cnt_reg[29]/C
                         clock pessimism              0.276    15.335    
                         clock uncertainty           -0.035    15.300    
    SLICE_X5Y115         FDCE (Setup_fdce_C_D)        0.062    15.362    cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 2.357ns (43.242%)  route 3.094ns (56.758%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.709     5.365    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.456     5.821 r  cnt_reg[2]/Q
                         net (fo=2, routed)           1.466     7.287    cnt_reg[2]
    SLICE_X4Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.411 r  led[7]_i_10/O
                         net (fo=2, routed)           0.795     8.206    led[7]_i_10_n_0
    SLICE_X4Y110         LUT5 (Prop_lut5_I0_O)        0.124     8.330 r  led[7]_i_6/O
                         net (fo=6, routed)           0.833     9.163    led[7]_i_6_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.287    cnt[0]_i_4_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.819 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.819    cnt_reg[0]_i_2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    cnt_reg[4]_i_1_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    cnt_reg[8]_i_1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    cnt_reg[12]_i_1_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    cnt_reg[16]_i_1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    cnt_reg[20]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.503    cnt_reg[24]_i_1_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.816 r  cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.816    cnt_reg[28]_i_1_n_4
    SLICE_X5Y115         FDCE                                         r  cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.584    15.059    clk_IBUF_BUFG
    SLICE_X5Y115         FDCE                                         r  cnt_reg[31]/C
                         clock pessimism              0.276    15.335    
                         clock uncertainty           -0.035    15.300    
    SLICE_X5Y115         FDCE (Setup_fdce_C_D)        0.062    15.362    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 2.283ns (42.461%)  route 3.094ns (57.539%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.709     5.365    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.456     5.821 r  cnt_reg[2]/Q
                         net (fo=2, routed)           1.466     7.287    cnt_reg[2]
    SLICE_X4Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.411 r  led[7]_i_10/O
                         net (fo=2, routed)           0.795     8.206    led[7]_i_10_n_0
    SLICE_X4Y110         LUT5 (Prop_lut5_I0_O)        0.124     8.330 r  led[7]_i_6/O
                         net (fo=6, routed)           0.833     9.163    led[7]_i_6_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.287    cnt[0]_i_4_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.819 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.819    cnt_reg[0]_i_2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    cnt_reg[4]_i_1_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    cnt_reg[8]_i_1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    cnt_reg[12]_i_1_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    cnt_reg[16]_i_1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    cnt_reg[20]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.503    cnt_reg[24]_i_1_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.742 r  cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.742    cnt_reg[28]_i_1_n_5
    SLICE_X5Y115         FDCE                                         r  cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.584    15.059    clk_IBUF_BUFG
    SLICE_X5Y115         FDCE                                         r  cnt_reg[30]/C
                         clock pessimism              0.276    15.335    
                         clock uncertainty           -0.035    15.300    
    SLICE_X5Y115         FDCE (Setup_fdce_C_D)        0.062    15.362    cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 2.267ns (42.289%)  route 3.094ns (57.711%))
  Logic Levels:           11  (CARRY4=8 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.709     5.365    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.456     5.821 r  cnt_reg[2]/Q
                         net (fo=2, routed)           1.466     7.287    cnt_reg[2]
    SLICE_X4Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.411 r  led[7]_i_10/O
                         net (fo=2, routed)           0.795     8.206    led[7]_i_10_n_0
    SLICE_X4Y110         LUT5 (Prop_lut5_I0_O)        0.124     8.330 r  led[7]_i_6/O
                         net (fo=6, routed)           0.833     9.163    led[7]_i_6_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.287    cnt[0]_i_4_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.819 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.819    cnt_reg[0]_i_2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    cnt_reg[4]_i_1_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    cnt_reg[8]_i_1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    cnt_reg[12]_i_1_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    cnt_reg[16]_i_1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    cnt_reg[20]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.503    cnt_reg[24]_i_1_n_0
    SLICE_X5Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.726 r  cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.726    cnt_reg[28]_i_1_n_7
    SLICE_X5Y115         FDCE                                         r  cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.584    15.059    clk_IBUF_BUFG
    SLICE_X5Y115         FDCE                                         r  cnt_reg[28]/C
                         clock pessimism              0.276    15.335    
                         clock uncertainty           -0.035    15.300    
    SLICE_X5Y115         FDCE (Setup_fdce_C_D)        0.062    15.362    cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.640ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 2.264ns (42.257%)  route 3.094ns (57.743%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.365ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.560    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.709     5.365    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.456     5.821 r  cnt_reg[2]/Q
                         net (fo=2, routed)           1.466     7.287    cnt_reg[2]
    SLICE_X4Y114         LUT6 (Prop_lut6_I0_O)        0.124     7.411 r  led[7]_i_10/O
                         net (fo=2, routed)           0.795     8.206    led[7]_i_10_n_0
    SLICE_X4Y110         LUT5 (Prop_lut5_I0_O)        0.124     8.330 r  led[7]_i_6/O
                         net (fo=6, routed)           0.833     9.163    led[7]_i_6_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.124     9.287 r  cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     9.287    cnt[0]_i_4_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.819 r  cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.819    cnt_reg[0]_i_2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.933 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.933    cnt_reg[4]_i_1_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.047    cnt_reg[8]_i_1_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.161    cnt_reg[12]_i_1_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    cnt_reg[16]_i_1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    cnt_reg[20]_i_1_n_0
    SLICE_X5Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.723 r  cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.723    cnt_reg[24]_i_1_n_6
    SLICE_X5Y114         FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.385    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.476 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.585    15.060    clk_IBUF_BUFG
    SLICE_X5Y114         FDCE                                         r  cnt_reg[25]/C
                         clock pessimism              0.276    15.336    
                         clock uncertainty           -0.035    15.301    
    SLICE_X5Y114         FDCE (Setup_fdce_C_D)        0.062    15.363    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  4.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 led_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.657%)  route 0.071ns (33.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.578    clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.719 r  led_reg[11]/Q
                         net (fo=2, routed)           0.071     1.789    led_OBUF[11]
    SLICE_X0Y104         FDRE                                         r  led_reg[12]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.097    clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  led_reg[12]_lopt_replica/C
                         clock pessimism             -0.506     1.591    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.047     1.638    led_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.578    clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.719 r  led_reg[13]/Q
                         net (fo=2, routed)           0.115     1.834    led_OBUF[13]
    SLICE_X0Y104         FDRE                                         r  led_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.097    clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  led_reg[14]/C
                         clock pessimism             -0.519     1.578    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.071     1.649    led_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.598     1.576    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.141     1.717 r  cnt_reg[0]/Q
                         net (fo=3, routed)           0.079     1.796    cnt_reg[0]
    SLICE_X5Y108         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.920 r  cnt_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.920    cnt_reg[0]_i_2_n_6
    SLICE_X5Y108         FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.868     2.093    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.517     1.576    
    SLICE_X5Y108         FDCE (Hold_fdce_C_D)         0.105     1.681    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[14]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.606%)  route 0.175ns (55.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.600     1.578    clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.719 r  led_reg[13]/Q
                         net (fo=2, routed)           0.175     1.894    led_OBUF[13]
    SLICE_X0Y104         FDRE                                         r  led_reg[14]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.872     2.097    clk_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  led_reg[14]_lopt_replica/C
                         clock pessimism             -0.519     1.578    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.076     1.654    led_reg[14]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.595     1.573    clk_IBUF_BUFG
    SLICE_X5Y115         FDCE                                         r  cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDCE (Prop_fdce_C_Q)         0.141     1.714 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.118     1.832    cnt_reg[31]
    SLICE_X5Y115         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.940 r  cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    cnt_reg[28]_i_1_n_4
    SLICE_X5Y115         FDCE                                         r  cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.863     2.088    clk_IBUF_BUFG
    SLICE_X5Y115         FDCE                                         r  cnt_reg[31]/C
                         clock pessimism             -0.515     1.573    
    SLICE_X5Y115         FDCE (Hold_fdce_C_D)         0.105     1.678    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.595     1.573    clk_IBUF_BUFG
    SLICE_X5Y114         FDCE                                         r  cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDCE (Prop_fdce_C_Q)         0.141     1.714 r  cnt_reg[27]/Q
                         net (fo=2, routed)           0.119     1.833    cnt_reg[27]
    SLICE_X5Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.941 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    cnt_reg[24]_i_1_n_4
    SLICE_X5Y114         FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     2.089    clk_IBUF_BUFG
    SLICE_X5Y114         FDCE                                         r  cnt_reg[27]/C
                         clock pessimism             -0.516     1.573    
    SLICE_X5Y114         FDCE (Hold_fdce_C_D)         0.105     1.678    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.596     1.574    clk_IBUF_BUFG
    SLICE_X5Y112         FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y112         FDCE (Prop_fdce_C_Q)         0.141     1.715 r  cnt_reg[19]/Q
                         net (fo=4, routed)           0.120     1.835    cnt_reg[19]
    SLICE_X5Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.943 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    cnt_reg[16]_i_1_n_4
    SLICE_X5Y112         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.865     2.090    clk_IBUF_BUFG
    SLICE_X5Y112         FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.516     1.574    
    SLICE_X5Y112         FDCE (Hold_fdce_C_D)         0.105     1.679    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.598     1.576    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDCE (Prop_fdce_C_Q)         0.141     1.717 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.120     1.837    cnt_reg[3]
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.945 r  cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.945    cnt_reg[0]_i_2_n_4
    SLICE_X5Y108         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.868     2.093    clk_IBUF_BUFG
    SLICE_X5Y108         FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.517     1.576    
    SLICE_X5Y108         FDCE (Hold_fdce_C_D)         0.105     1.681    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.594     1.572    clk_IBUF_BUFG
    SLICE_X5Y116         FDCE                                         r  cnt_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDCE (Prop_fdce_C_Q)         0.141     1.713 r  cnt_reg[35]/Q
                         net (fo=2, routed)           0.120     1.833    cnt_reg[35]
    SLICE_X5Y116         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.941 r  cnt_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.941    cnt_reg[32]_i_1_n_4
    SLICE_X5Y116         FDCE                                         r  cnt_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.862     2.087    clk_IBUF_BUFG
    SLICE_X5Y116         FDCE                                         r  cnt_reg[35]/C
                         clock pessimism             -0.515     1.572    
    SLICE_X5Y116         FDCE (Hold_fdce_C_D)         0.105     1.677    cnt_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.598     1.576    clk_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDCE (Prop_fdce_C_Q)         0.141     1.717 r  cnt_reg[7]/Q
                         net (fo=4, routed)           0.120     1.837    cnt_reg[7]
    SLICE_X5Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.945 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    cnt_reg[4]_i_1_n_4
    SLICE_X5Y109         FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.868     2.093    clk_IBUF_BUFG
    SLICE_X5Y109         FDCE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.517     1.576    
    SLICE_X5Y109         FDCE (Hold_fdce_C_D)         0.105     1.681    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y108   cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y110   cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y110   cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y111   cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y111   cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y111   cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y111   cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y112   cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y112   cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y116   cnt_reg[32]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y116   cnt_reg[33]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y116   cnt_reg[34]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y116   cnt_reg[35]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y108   cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y111   cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y111   cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y111   cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y108   cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y111   cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y111   cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y111   cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y111   cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y111   cnt_reg[14]/C



