Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Lee, D., Bertacco, V.","MTraceCheck: Validating non-deterministic behavior of memory consistency models in post-silicon validation",2017,"Proceedings - International Symposium on Computer Architecture","Part F128643",,,"201","213",,,10.1145/3079856.3080235,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025588821&doi=10.1145%2f3079856.3080235&partnerID=40&md5=28b061ad6d8fef8c9a10dc209bc3bd16",Conference Paper,Scopus,2-s2.0-85025588821
"Weisse, O., Bertacco, V., Austin, T.","Regaining lost cycles with hotcalls: A fast interface for SGX secure enclaves",2017,"Proceedings - International Symposium on Computer Architecture","Part F128643",,,"81","93",,,10.1145/3079856.3080208,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025709619&doi=10.1145%2f3079856.3080208&partnerID=40&md5=92ad87a90dd1322c792bab1415be8cf0",Conference Paper,Scopus,2-s2.0-85025709619
"Bagherzadeh, J., Bertacco, V.","3DFAR: A three-dimensional fabric for reliable multi-core processors",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7927006,"310","313",,,10.23919/DATE.2017.7927006,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020210855&doi=10.23919%2fDATE.2017.7927006&partnerID=40&md5=c1e2cdf0c4f1651270013071aa93a829",Conference Paper,Scopus,2-s2.0-85020210855
"Mammo, B., Lee, D., Davis, H., Hou, Y., Bertacco, V.","AGARSoC: Automated test and coverage-model generation for verification of accelerator-rich SoCs",2017,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 7858294,"45","50",,,10.1109/ASPDAC.2017.7858294,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015282345&doi=10.1109%2fASPDAC.2017.7858294&partnerID=40&md5=e30441dca73cff1b3f1589a4e6860b48",Conference Paper,Scopus,2-s2.0-85015282345
"Mammo, B., Furia, M., Bertacco, V., Mahlke, S., Khudia, D.S.","BugMD: Automatic mismatch diagnosis for bug triaging",2016,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","07-10-November-2016",, 2967010,"","",,,10.1145/2966986.2967010,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85001043382&doi=10.1145%2f2966986.2967010&partnerID=40&md5=e9d7faa630753288b4585a97bbb78044",Conference Paper,Scopus,2-s2.0-85001043382
"Parikh, R., Bertacco, V.","Resource Conscious Diagnosis and Reconfiguration for NoC Permanent Faults",2016,"IEEE Transactions on Computers","65","7", 7271040,"2241","2256",,,10.1109/TC.2015.2479586,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84976308204&doi=10.1109%2fTC.2015.2479586&partnerID=40&md5=df208756fedc9ad4dd7c98632bfd0b06",Article,Scopus,2-s2.0-84976308204
"Abdel-Khalek, R., Bertacco, V.","Correct runtime operation for NoCs through adaptive-region protection",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459492,"1189","1194",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973649575&partnerID=40&md5=fbc4cd58a85147e496ac7e169f60efdb",Conference Paper,Scopus,2-s2.0-84973649575
"Bertacco, V., Bonkowski, W.","ItHELPS: Iterative high-Accuracy error localization in post-silicon",2015,"Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015",,, 7357103,"196","199",,,10.1109/ICCD.2015.7357103,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962381634&doi=10.1109%2fICCD.2015.7357103&partnerID=40&md5=9ef157b3d7099ce468b6d526b4c8df6b",Conference Paper,Scopus,2-s2.0-84962381634
"Gogte, V., Lee, D., Parikh, R., Bertacco, V.","NoCVision: A Network-on-Chip Dynamic Visualization Solution",2015,"ACM International Conference Proceeding Series","05-December-2015",,,"21","26",,,10.1145/2835512.2835518,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959276551&doi=10.1145%2f2835512.2835518&partnerID=40&md5=cecb80c55a78608d943b3bacccc0eab5",Conference Paper,Scopus,2-s2.0-84959276551
"Lee, D., Parikh, R., Bertacco, V.","Highly fault-tolerant NoC routing with application-aware congestion management",2015,"Proceedings - 2015 9th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2015",,, 2786590,"","",,3,10.1145/2786572.2786590,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84984629324&doi=10.1145%2f2786572.2786590&partnerID=40&md5=da2ada7e48e35faae360947f46004d47",Conference Paper,Scopus,2-s2.0-84984629324
"Mammo, B., Parikh, R., Bertacco, V.","ReDEEM: A heterogeneous distributed microarchitecture for energy-efficient reliability",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-September",, 7273530,"297","302",,,10.1109/ISLPED.2015.7273530,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958541860&doi=10.1109%2fISLPED.2015.7273530&partnerID=40&md5=f27662bbd651607024f93ce556222f97",Conference Paper,Scopus,2-s2.0-84958541860
"Mammo, B.W., Bertacco, V., Deorio, A., Wagner, I.","Post-silicon validation of multiprocessor memory consistency",2015,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","34","6", 7038211,"1027","1037",,2,10.1109/TCAD.2015.2402171,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84930503826&doi=10.1109%2fTCAD.2015.2402171&partnerID=40&md5=f40738126924180ba7525d87a0a8479a",Article,Scopus,2-s2.0-84930503826
"Abdel-Khalek, R., Bertacco, V.","DiAMOND:Distributed alteration of messages for on-chip network debug",2015,"Proceedings - 2014 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014",,, 7008771,"127","134",,,10.1109/NOCS.2014.7008771,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84922564204&doi=10.1109%2fNOCS.2014.7008771&partnerID=40&md5=54ddd7157758c1e695e7f6252ac3693e",Conference Paper,Scopus,2-s2.0-84922564204
"Jain, A., Parikh, R., Bertacco, V.","High-radix on-chip networks with low-radix routers",2015,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2015-January","January", 7001365,"289","294",,2,10.1109/ICCAD.2014.7001365,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84936886043&doi=10.1109%2fICCAD.2014.7001365&partnerID=40&md5=490b3369a5f3c88724c9c72d6206851a",Conference Paper,Scopus,2-s2.0-84936886043
"Abdel-Khalek, R., Bertacco, V.","Post-silicon platform for the functional diagnosis and debug of networks-on-chip",2014,"ACM Transactions on Embedded Computing Systems","13","3s", 112,"","",,4,10.1145/2567936,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84995572386&doi=10.1145%2f2567936&partnerID=40&md5=c6224c93613b2640a6d6b9534fd189f7",Conference Paper,Scopus,2-s2.0-84995572386
"Parikh, R., Bertacco, V.","ForEVeR: A complementary formal and runtime verification approach to correct NoC functionality",2014,"ACM Transactions on Embedded Computing Systems","13","3s", 104,"","",,3,10.1145/2514871,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84995624306&doi=10.1145%2f2514871&partnerID=40&md5=fa3df47b28df08c4a5b0d6ff29e65407",Conference Paper,Scopus,2-s2.0-84995624306
"Pellegrini, A., Bertacco, V.","Cardio: CMP adaptation for reliability through dynamic introspective operation",2014,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","33","2", 6714518,"265","278",,2,10.1109/TCAD.2013.2284008,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893267572&doi=10.1109%2fTCAD.2013.2284008&partnerID=40&md5=10ff5ba2428d3139ee8c7287e8c1f382",Article,Scopus,2-s2.0-84893267572
"Parikh, R., Das, R., Bertacco, V.","Power-aware nocs through routing and topology reconfiguration",2014,"Proceedings - Design Automation Conference",,, 2593187,"","",,22,10.1145/2593069.2593187,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903201439&doi=10.1145%2f2593069.2593187&partnerID=40&md5=2a0abd65438025bde45a92062d9e1f1c",Conference Paper,Scopus,2-s2.0-84903201439
"Lee, D., Parikh, R., Bertacco, V.","Brisk and limited-impact NoC routing reconfiguration",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800520,"","",,10,10.7873/DATE2014.319,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903830125&doi=10.7873%2fDATE2014.319&partnerID=40&md5=86228c78a03756337004122d2b5eb4aa",Conference Paper,Scopus,2-s2.0-84903830125
"Kakoee, M.R., Bertacco, V., Benini, L.","At-speed distributed functional testing to detect logic and delay faults in NoCs",2014,"IEEE Transactions on Computers","63","3", 6631422,"703","717",,25,10.1109/TC.2013.202,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897543189&doi=10.1109%2fTC.2013.202&partnerID=40&md5=9689f92427e451c5a43fdcfe420d056f",Article,Scopus,2-s2.0-84897543189
"Hsu, C.-H., Chatterjee, D., Morad, R., Ga, R., Bertacco, V.","ArChiVED: Architectural checking via event digests for high performance validation",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800531,"","",,2,10.7873/DATE2014.330,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903843466&doi=10.7873%2fDATE2014.330&partnerID=40&md5=aa7d4a33b68aaa4127a4275b9993b9c8",Conference Paper,Scopus,2-s2.0-84903843466
"Parikh, R., Bertacco, V.","uDIREC: Unified diagnosis and reconfiguration for frugal bypass of NoC faults",2013,"MICRO 2013 - Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture",,,,"148","159",,17,10.1145/2540708.2540722,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892523342&doi=10.1145%2f2540708.2540722&partnerID=40&md5=83fd37eddc10a10d63f388292ad98e13",Conference Paper,Scopus,2-s2.0-84892523342
"Bertacco, V., Legay, A.","Preface",2013,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","8244 LNCS",,,"v","vi",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891865183&partnerID=40&md5=7a5bf3f6c92cd2e6714cbc19cfbeaaa8",Editorial,Scopus,2-s2.0-84891865183
"Chatterjee, D., Mammo, B., Lee, D., Gal, R., Morad, R., Nahir, A., Ziv, A., Bertacco, V.","Hybrid checking for microarchitectural validation of microprocessor designs on acceleration platforms",2013,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6691137,"311","317",,1,10.1109/ICCAD.2013.6691137,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893375646&doi=10.1109%2fICCAD.2013.6691137&partnerID=40&md5=3bd467c4c766eb0354ab06f9bee211e5",Conference Paper,Scopus,2-s2.0-84893375646
"De Orio, A., Li, Q., Burgess, M., Bertacco, V.","Machine learning-based anomaly detection for post-silicon bug diagnosis",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513558,"491","496",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885653741&partnerID=40&md5=9a874541d0fb0039a827ad2cd8c7d2c5",Conference Paper,Scopus,2-s2.0-84885653741
"Bertacco, V., Chatterjee, D., Bombieri, N., Fummi, F., Vinco, S., Kaushik, A.M., Patel, H.D.","On the use of GP-GPUs for accelerating compute-intensive EDA applications",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513725,"1357","1366",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885617014&partnerID=40&md5=8c672242ccddbf099f787f5ad65aad83",Conference Paper,Scopus,2-s2.0-84885617014
"Mammo, B., Larimer, J., Morgan, M., Fan, D., Hennenhoefer, E., Bertacco, V.","Architectural trace-based functional coverage for multiprocessor verification",2013,"Proceedings - International Workshop on Microprocessor Test and Verification",,, 6519726,"1","5",,,10.1109/MTV.2012.12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879428992&doi=10.1109%2fMTV.2012.12&partnerID=40&md5=0d8815f89205547533969a293294dfbe",Conference Paper,Scopus,2-s2.0-84879428992
"Arthur, W., Mammo, B., Rodriguez, R., Austin, T., Bertacco, V.","Schnauzer: Scalable profiling for likely security bug sites",2013,"Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization, CGO 2013",,, 6494998,"","",,,10.1109/CGO.2013.6494998,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876939538&doi=10.1109%2fCGO.2013.6494998&partnerID=40&md5=563ab18e5ddd3eeeaf82e800cee314e6",Conference Paper,Scopus,2-s2.0-84876939538
"Pellegrini, A., Bertacco, V.","Cobra: A comprehensive bundle-based reliable architecture",2013,"Proceedings - 2013 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, IC-SAMOS 2013",,, 6621131,"247","254",,,10.1109/SAMOS.2013.6621131,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84888871332&doi=10.1109%2fSAMOS.2013.6621131&partnerID=40&md5=15038b983d3108c368ff287322972528",Conference Paper,Scopus,2-s2.0-84888871332
"Abdel-Khalek, R., Bertacco, V.","Functional post-silicon diagnosis and debug for networks-on-chip",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386727,"557","563",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872341322&partnerID=40&md5=39e4244a08bfab33eb3ac05782fd2327",Conference Paper,Scopus,2-s2.0-84872341322
"Deorio, A., Li, J., Bertacco, V.","Bridging pre-and post-silicon debugging with BiPeD",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386594,"95","100",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872325815&partnerID=40&md5=87e960ef2deadb6ac5d05d223665a8e6",Conference Paper,Scopus,2-s2.0-84872325815
"Ghofrani, A., Parikh, R., Shamshiri, S., Deorio, A., Cheng, K.-T., Bertacco, V.","Comprehensive online defect diagnosis in on-chip networks",2012,"Proceedings of the IEEE VLSI Test Symposium",,, 6231078,"44","49",,18,10.1109/VTS.2012.6231078,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864984676&doi=10.1109%2fVTS.2012.6231078&partnerID=40&md5=c727ec5508a6ba5e24386888ebbc02f6",Conference Paper,Scopus,2-s2.0-84864984676
"Pellegrini, A., Greathouse, J.L., Bertacco, V.","Viper: Virtual pipelines for enhanced reliability",2012,"Proceedings - International Symposium on Computer Architecture",,, 6237030,"344","355",,11,10.1109/ISCA.2012.6237030,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864830926&doi=10.1109%2fISCA.2012.6237030&partnerID=40&md5=74142a177a3a10a812a179ef1cc7651c",Conference Paper,Scopus,2-s2.0-84864830926
"Bertacco, V.","Humans for EDA and EDA for humans",2012,"Proceedings - Design Automation Conference",,,,"729","733",,1,10.1145/2228360.2228492,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863544876&doi=10.1145%2f2228360.2228492&partnerID=40&md5=022ca69fdfb93d2a40add1edec4216c2",Conference Paper,Scopus,2-s2.0-84863544876
"Vinco, S., Chatterjee, D., Bertacco, V., Fummi, F.","SAGA: SystemC acceleration on GPU architectures",2012,"Proceedings - Design Automation Conference",,,,"115","120",,18,10.1145/2228360.2228382,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863552788&doi=10.1145%2f2228360.2228382&partnerID=40&md5=a4eb5b55e77b36d926569a5429856aa8",Conference Paper,Scopus,2-s2.0-84863552788
"Chatterjee, D., Koyfman, A., Morad, R., Ziv, A., Bertacco, V.","Checking architectural outputs instruction-by-instruction on acceleration platforms",2012,"Proceedings - Design Automation Conference",,,,"955","961",,7,10.1145/2228360.2228531,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863550123&doi=10.1145%2f2228360.2228531&partnerID=40&md5=f74d36e7edf007383a91f14ebccf2087",Conference Paper,Scopus,2-s2.0-84863550123
"Mammo, B., Chatterjee, D., Pidan, D., Nahir, A., Ziv, A., Morad, R., Bertacco, V.","Approximating checkers for simulation acceleration",2012,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6176449,"153","158",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862090775&partnerID=40&md5=4a433c19e3983fb24fa9e6ce7ca59737",Conference Paper,Scopus,2-s2.0-84862090775
"Pellegrini, A., Smolinski, R., Chen, L., Fu, X., Hari, S.K.S., Jiang, J., Adve, S.V., Austin, T., Bertacco, V.","CrashTest'ing SWAT: Accurate, gate-level evaluation of symptom-based resiliency solutions",2012,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6176660,"1106","1109",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862091772&partnerID=40&md5=3c50b2c85817b64d6aa57ce3ea92f9ed",Conference Paper,Scopus,2-s2.0-84862091772
"Deorio, A., Fick, D., Bertacco, V., Sylvester, D., Blaauw, D., Hu, J., Chen, G.","A reliable routing architecture and algorithm for NoCs",2012,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","31","5", 6186857,"726","739",,54,10.1109/TCAD.2011.2181509,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860290977&doi=10.1109%2fTCAD.2011.2181509&partnerID=40&md5=745638d71c609e0e66837e29ba0ae7f0",Article,Scopus,2-s2.0-84860290977
"Bombieri, N., Vinco, S., Bertacco, V., Chatterjee, D.","SystemC simulation on GP-GPUs: CUDA vs. OpenCL",2012,"CODES+ISSS'12 - Proceedings of the 10th ACM International Conference on Hardware/Software-Codesign and System Synthesis, Co-located with ESWEEK",,,,"343","351",,10,10.1145/2380445.2380500,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869045369&doi=10.1145%2f2380445.2380500&partnerID=40&md5=f1acab12996f8c44222184ea77046e40",Conference Paper,Scopus,2-s2.0-84869045369
"Abdel-Khalek, R., Parikh, R., DeOrio, A., Bertacco, V.","Functional correctness for CMP interconnects",2011,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6081423,"352","359",,5,10.1109/ICCD.2011.6081423,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83455210184&doi=10.1109%2fICCD.2011.6081423&partnerID=40&md5=50431bfc50138d61e9e13a34e22cf698",Conference Paper,Scopus,2-s2.0-83455210184
"Pellegrini, A., Bertacco, V.","Cardio: Adaptive CMPs for reliability through dynamic introspective operation",2011,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT",,, 6113983,"98","105",,1,10.1109/HLDVT.2011.6113983,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856158466&doi=10.1109%2fHLDVT.2011.6113983&partnerID=40&md5=bd42471904f1665baf449c1e0cb6be5a",Conference Paper,Scopus,2-s2.0-84856158466
"Wagner, I., Bertacco, V.","Post-silicon and runtime verification for modern processors",2011,"Post-Silicon and Runtime Verification for Modern Processors",,,,"1","224",,9,10.1007/978-1-4419-8034-2,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84891446511&doi=10.1007%2f978-1-4419-8034-2&partnerID=40&md5=eea21426ca22a47b93da3651139b740a",Book,Scopus,2-s2.0-84891446511
"Parikh, R., Bertacco, V.","Formally enhanced runtime verification to ensure NoC functional correctness",2011,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"410","419",,15,10.1145/2155620.2155668,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84858787604&doi=10.1145%2f2155620.2155668&partnerID=40&md5=9ae35ee3545c285e58e103468b9d17ce",Conference Paper,Scopus,2-s2.0-84858787604
"Chatterjee, D., DeOrio, A., Bertacco, V.","High-performance gate-level simulation with GP-GPUs",2011,"GPU Computing Gems Emerald Edition",,,,"343","364",,,10.1016/B978-0-12-384988-5.00023-1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84884437755&doi=10.1016%2fB978-0-12-384988-5.00023-1&partnerID=40&md5=a69aff0a3f65bc93177d71c0a4f6d500",Book Chapter,Scopus,2-s2.0-84884437755
"Chatterjee, D., McCarter, C., Bertacco, V.","Simulation-based signal selection for state restoration in silicon debug",2011,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6105391,"595","601",,31,10.1109/ICCAD.2011.6105391,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855804885&doi=10.1109%2fICCAD.2011.6105391&partnerID=40&md5=fdb8dd1b8e582a5bbfefdc4a47e92858",Conference Paper,Scopus,2-s2.0-84855804885
"Aisopos, K., DeOrio, A., Peh, L.-S., Bertacco, V.","Ariadne: Agnostic reconfiguration in a disconnected network environment",2011,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 6113838,"298","309",,51,10.1109/PACT.2011.61,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856540531&doi=10.1109%2fPACT.2011.61&partnerID=40&md5=b1c90c6eb6a37e68339855bba5c44fa2",Conference Paper,Scopus,2-s2.0-84856540531
"Deorio, A., Khudia, D.S., Bertacco, V.","Post-silicon bug diagnosis with inconsistent executions",2011,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6105414,"755","761",,10,10.1109/ICCAD.2011.6105414,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855779017&doi=10.1109%2fICCAD.2011.6105414&partnerID=40&md5=a0742e1c67d7305c1962f358f9e69ddf",Conference Paper,Scopus,2-s2.0-84855779017
"DeOrio, A., Aisopos, K., Bertacco, V., Peh, L.-S.","DRAIN: Distributed Recovery Architecture for Inaccessible Nodes in multi-core chips",2011,"Proceedings - Design Automation Conference",,, 5981885,"912","917",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052651180&partnerID=40&md5=473faf0f1340c922223ffe621cb089ad",Conference Paper,Scopus,2-s2.0-80052651180
"Kakoee, M.R., Bertacco, V., Benini, L.","A distributed and topology-agnostic approach for on-line NoC testing",2011,"NOCS 2011: The 5th ACM/IEEE International Symposium on Networks-on-Chip",,,,"113","120",,41,10.1145/1999946.1999965,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960335541&doi=10.1145%2f1999946.1999965&partnerID=40&md5=63203b979d5fd59eb17c64a73449cac2",Conference Paper,Scopus,2-s2.0-79960335541
"Chatterjee, D., Deorio, A., Bertacco, V.","Gate-level simulation with GPU computing",2011,"ACM Transactions on Design Automation of Electronic Systems","16","3", 30,"","",,10,10.1145/1970353.1970363,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960659315&doi=10.1145%2f1970353.1970363&partnerID=40&md5=3bf78ad2e11a6636190943f3d977cc1e",Article,Scopus,2-s2.0-79960659315
"Kakoee, M.R., Bertacco, V., Benini, L.","ReliNoC: A reliable network for priority-based on-chip communication",2011,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5763112,"667","672",,18,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957548187&partnerID=40&md5=a0a8963772a2894acd7ee1ad783a6aa4",Conference Paper,Scopus,2-s2.0-79957548187
"Greathouse, J.L., LeBlanc, C., Austin, T., Bertacco, V.","Highly scalable distributed dataflow analysis",2011,"Proceedings - International Symposium on Code Generation and Optimization, CGO 2011",,, 5764695,"277","288",,6,10.1109/CGO.2011.5764695,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957530867&doi=10.1109%2fCGO.2011.5764695&partnerID=40&md5=59a94c700d4b5cebcb434ed8829685dd",Conference Paper,Scopus,2-s2.0-79957530867
"Chatterjee, D., Bertacco, V.","EQUIPE: Parallel equivalence checking with GP-GPUs",2010,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 5647645,"486","493",,3,10.1109/ICCD.2010.5647645,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650739649&doi=10.1109%2fICCD.2010.5647645&partnerID=40&md5=f3beff393f2ceb0dd7f0394ebaaff9c8",Conference Paper,Scopus,2-s2.0-78650739649
"Abdel-Khalek, R., Bertacco, V.","SoCGuard: A runtime verification solution for the functional correctness of SoCs",2010,"Proceedings of the 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC 2010",,, 5642622,"49","54",,1,10.1109/VLSISOC.2010.5642622,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650937300&doi=10.1109%2fVLSISOC.2010.5642622&partnerID=40&md5=a1d3acaee1cccc9a9d4b6e1bdc261442",Conference Paper,Scopus,2-s2.0-78650937300
"Pellegrini, A., Bertacco, V.","Application-aware diagnosis of runtime hardware faults",2010,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 5653788,"487","492",,11,10.1109/ICCAD.2010.5653788,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650906740&doi=10.1109%2fICCAD.2010.5653788&partnerID=40&md5=14abf7cac12fb6024ea20ca243cb47b8",Conference Paper,Scopus,2-s2.0-78650906740
"DeOrio, A., Bertacco, V.","Electronic Design Automation for social networks",2010,"Proceedings - Design Automation Conference",,,,"621","622",,1,10.1145/1837274.1837429,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956219761&doi=10.1145%2f1837274.1837429&partnerID=40&md5=f9a514c669af9471b3d5aafea970275b",Conference Paper,Scopus,2-s2.0-77956219761
"Nahir, A., Ziv, A., Galivanche, R., Hu, A., Abramovici, M., Bentley, B., Bertacco, V., Camilleri, A., Foster, H., Kapoor, S.","Bridging pre-silicon verification and post-silicon validation",2010,"Proceedings - Design Automation Conference",,,,"94","95",,17,10.1145/1837274.1837300,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77956195816&doi=10.1145%2f1837274.1837300&partnerID=40&md5=efd358b365f49f610e09f8fd8f0d762c",Conference Paper,Scopus,2-s2.0-77956195816
"Pellegrini, A., Bertacco, V., Austin, T.","Fault-based attack of RSA authentication",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5456933,"855","860",,42,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953101933&partnerID=40&md5=3cd3a8207b2b5d740e691928347b77f0",Conference Paper,Scopus,2-s2.0-77953101933
"Chang, K.-H., Bertacco, V., Markov, I.L., Mishchenko, A.","Logic synthesis and circuit customization using extensive external don't-cares",2010,"ACM Transactions on Design Automation of Electronic Systems","15","3", 26,"","",,6,10.1145/1754405.1754411,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953561684&doi=10.1145%2f1754405.1754411&partnerID=40&md5=141b514989ba07f43670d74678ae4991",Article,Scopus,2-s2.0-77953561684
"Bertacco, V.","POst-silicon debugging for multi-core designs",2010,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 5419885,"255","258",,3,10.1109/ASPDAC.2010.5419885,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951215546&doi=10.1109%2fASPDAC.2010.5419885&partnerID=40&md5=6131023544dd79a5c75ba7dc20971479",Conference Paper,Scopus,2-s2.0-77951215546
"Constantinides, K., Mutlu, O., Austin, T., Bertacco, V.","A flexible software-based framework for online detection of hardware defects",2009,"IEEE Transactions on Computers","58","8", A7,"1063","1079",,15,10.1109/TC.2009.52,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955070050&doi=10.1109%2fTC.2009.52&partnerID=40&md5=47f800fbebcf0cf9abf43771c87b737f",Article,Scopus,2-s2.0-77955070050
"Chatterjee, D., Bertacco, V.","Activity-based refinement for abstraction-guided simulation",2009,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT",,, 5340163,"146","153",,2,10.1109/HLDVT.2009.5340163,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76649094263&doi=10.1109%2fHLDVT.2009.5340163&partnerID=40&md5=f028a177fa9feef4d1f6f82071b371ff",Conference Paper,Scopus,2-s2.0-76649094263
"Hao, J., Bertacco, V.","Powerranger: Assessing circuit vulnerability to power attacks using SAT-based static analysis",2009,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT",,, 5340174,"54","59",,2,10.1109/HLDVT.2009.5340174,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-76649094262&doi=10.1109%2fHLDVT.2009.5340174&partnerID=40&md5=2de063e4aa88452244e8e0f69d7bddc2",Conference Paper,Scopus,2-s2.0-76649094262
"Bertacco, V.","Debugging strategies for mere mortals",2009,"Proceedings - Design Automation Conference",,, 5227091,"635","638",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350710303&partnerID=40&md5=9970e29360214bc12a9e49ac1a662b74",Conference Paper,Scopus,2-s2.0-70350710303
"DeOrio, A., Bertacco, V.","Human computing for EDA",2009,"Proceedings - Design Automation Conference",,, 5227084,"621","622",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350716618&partnerID=40&md5=33e170cefd7c51852f838db7e5fefde4",Conference Paper,Scopus,2-s2.0-70350716618
"Chatterjee, D., DeOrio, A., Bertacco, V.","Event-driven gate-level simulation with GP-GPUs",2009,"Proceedings - Design Automation Conference",,, 5227063,"557","562",,54,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350710304&partnerID=40&md5=94bf5dee3d6052b2355685cc6a6122a8",Conference Paper,Scopus,2-s2.0-70350710304
"Fick, D., DeOrio, A., Jin, H., Bertacco, V., Blaauw, D., Sylvester, D.","Vicis: A reliable network for unreliable silicon",2009,"Proceedings - Design Automation Conference",,, 5227053,"812","817",,116,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350721929&partnerID=40&md5=fe60f3fb9ccfe957fd01c112b4e4de16",Conference Paper,Scopus,2-s2.0-70350721929
"Wagner, I., Bertacco, V.","CASPAR: Hardware patching for multicore processors",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090748,"658","663",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350068429&partnerID=40&md5=1801ec67addf6efd603af8e6c899691c",Conference Paper,Scopus,2-s2.0-70350068429
"Chang, K.-H., Bertacco, V., Markov, I.L.","Customizing IP cores for system-on-chip designs using extensive external don't-cares",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090732,"582","585",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350059457&partnerID=40&md5=00da57ca78da7f4fc295b82e60015b9c",Conference Paper,Scopus,2-s2.0-70350059457
"Chatterjee, D., DeOrio, A., Bertacco, V.","GCS: High-performance gate-level simulation with GP-GPUs",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090871,"1332","1337",,34,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350062060&partnerID=40&md5=d8c526bcb6210614b08d10b5f1c2d844",Conference Paper,Scopus,2-s2.0-70350062060
"Fick, D., DeOrio, A., Chen, G., Bertacco, V., Sylvester, D., Blaauw, D.","A highly resilient routing algorithm for fault-tolerant NoCs",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090627,"21","26",,160,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350075849&partnerID=40&md5=e3bd8fb87f830e62bad67a9a5f3f5f04",Conference Paper,Scopus,2-s2.0-70350075849
"Chang, K.-H., Papa, D.A., Markov, I.L., Bertacco, V.","Incremental verification with error detection, diagnosis, and visualization",2009,"IEEE Design and Test of Computers","26","2",,"34","43",,4,10.1109/MDT.2009.38,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66149092713&doi=10.1109%2fMDT.2009.38&partnerID=40&md5=898a5f50327a1b28ff3375722c47620d",Article,Scopus,2-s2.0-66149092713
"DeOrio, A., Bauserman, A.B., Bertacco, V., Isaksen, B.C.","Inferno: Streamlining verification with inferred semantics",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","5", 4838827,"728","741",,2,10.1109/TCAD.2009.2013995,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-65349098883&doi=10.1109%2fTCAD.2009.2013995&partnerID=40&md5=52edb9daa559af228d0988cb320e2017",Article,Scopus,2-s2.0-65349098883
"DeOrio, A., Wagner, I., Bertacco, V.","DACOTA: Post-silicon validation of the memory subsystem in multi-core designs",2009,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4798278,"405","416",,36,10.1109/HPCA.2009.4798278,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-64949118633&doi=10.1109%2fHPCA.2009.4798278&partnerID=40&md5=fd7b5a9a234bc56cab15dafd59242461",Conference Paper,Scopus,2-s2.0-64949118633
"DeOrio, A., Bauserman, A.B., Bertacco, V., Isaksen, B.C.","Inferno: Streamlining verification with inferred semantics",2009,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","28","1",,"728","741",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955193078&partnerID=40&md5=2ed188461a60a3fe232815544d028505",Article,Scopus,2-s2.0-77955193078
"Deorio, A., Bauserman, A., Bertacco, V.","Chico: An on-chip hardware checker for pipeline control logic",2008,"Proceedings - International Workshop on Microprocessor Test and Verification",,, 4620157,"91","97",,1,10.1109/MTV.2007.19,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849159824&doi=10.1109%2fMTV.2007.19&partnerID=40&md5=1cc8685e5ec7e0a17d5c893dc8999cf7",Conference Paper,Scopus,2-s2.0-57849159824
"Wagner, I., Bertacco, V.","Reversi: Post-Silicon validation system for modern microprocessors",2008,"26th IEEE International Conference on Computer Design 2008, ICCD",,, 4751878,"307","314",,36,10.1109/ICCD.2008.4751878,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62349132176&doi=10.1109%2fICCD.2008.4751878&partnerID=40&md5=2d32cbe44456695b73b29aae270a6f23",Conference Paper,Scopus,2-s2.0-62349132176
"DeOrio, A., Bauserman, A., Bertacco, V.","Post-Silicon verification for cache coherence",2008,"26th IEEE International Conference on Computer Design 2008, ICCD",,, 4751884,"348","355",,19,10.1109/ICCD.2008.4751884,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62349108688&doi=10.1109%2fICCD.2008.4751884&partnerID=40&md5=53831be062ad9a44056ec9d9e8964b03",Conference Paper,Scopus,2-s2.0-62349108688
"Plaza, S.M., Markov, I.L., Bertacco, V.M.","Optimizing nonmonotonic interconnect using functional simulation and logic restructuring",2008,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","27","12", 4670071,"2107","2119",,9,10.1109/TCAD.2008.2006156,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-56749130513&doi=10.1109%2fTCAD.2008.2006156&partnerID=40&md5=ffc32381381882c5af50e4b19864b674",Conference Paper,Scopus,2-s2.0-56749130513
"Greathouse, J.L., Wagner, I., Ramos, D.A., Bhatnagar, G., Austin, T., Bertacco, V., Pettie, S.","Testudo: Heavyweight Security Analysis via Statistical Sampling",2008,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,"2008 PROCEEDINGS", 4771784,"117","128",,7,10.1109/MICRO.2008.4771784,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-66749133987&doi=10.1109%2fMICRO.2008.4771784&partnerID=40&md5=f4282b3125a51e78b645d64602e50ed7",Conference Paper,Scopus,2-s2.0-66749133987
"Pellegrini, A., Constantinides, K., Zhang, D., Sudhakar, S., Bertacco, V., Austin, T.","Crash test: A fast High-Fidelity FPGA-Based resiliency analysis framework",2008,"26th IEEE International Conference on Computer Design 2008, ICCD",,, 4751886,"363","370",,38,10.1109/ICCD.2008.4751886,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62349129528&doi=10.1109%2fICCD.2008.4751886&partnerID=40&md5=879a744f65cf72d67c099ba852a85109",Conference Paper,Scopus,2-s2.0-62349129528
"Wagner, I., Bertacco, V.","MCjammer: Adaptive verification for multi-core designs",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484755,"670","675",,8,10.1109/DATE.2008.4484755,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749095607&doi=10.1109%2fDATE.2008.4484755&partnerID=40&md5=31bdc5cc557bef764a4fc33c78d75460",Conference Paper,Scopus,2-s2.0-49749095607
"Plaza, S.M., Markov, I.L., Bertacco, V.","Random stimulus generation using entropy and XOR constraints",2008,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4484754,"664","669",,16,10.1109/DATE.2008.4484754,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49749113726&doi=10.1109%2fDATE.2008.4484754&partnerID=40&md5=c0618ce3afa62e2a25d4ca39968b7eb0",Conference Paper,Scopus,2-s2.0-49749113726
"Austin, T., Bertacco, V., Mahlke, S., Cao, Y.","Reliable systems on unreliable fabrics",2008,"IEEE Design and Test of Computers","25","4",,"322","332",,40,10.1109/MDT.2008.107,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-49549119735&doi=10.1109%2fMDT.2008.107&partnerID=40&md5=df96bf98a4715185917f191dd845cd03",Article,Scopus,2-s2.0-49549119735
"Chang, K.-H., Markov, I.L., Bertacco, V.","Automating postsilicon debugging and repair",2008,"Computer","41","7",,"47","54",,10,10.1109/MC.2008.212,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48249111475&doi=10.1109%2fMC.2008.212&partnerID=40&md5=40d9e781fb858256c1460e8db24dbc67",Article,Scopus,2-s2.0-48249111475
"Chang, K.-h., Markov, I.L., Bertacco, V.","SafeResynth: A new technique for physical synthesis",2008,"Integration, the VLSI Journal","41","4",,"544","556",,6,10.1016/j.vlsi.2008.01.004,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43949090530&doi=10.1016%2fj.vlsi.2008.01.004&partnerID=40&md5=7c605208c6b99749507d634cc427508f",Article,Scopus,2-s2.0-43949090530
"Chang, K.-H., Markov, I.L., Bertacco, V.","Reap what you sow: Spare cells for post-silicon metal fix",2008,"Proceedings of the International Symposium on Physical Design",,,,"103","110",,20,10.1145/1353629.1353654,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43349092404&doi=10.1145%2f1353629.1353654&partnerID=40&md5=b42a64a366cccdc3a4d9576d75005362",Conference Paper,Scopus,2-s2.0-43349092404
"Plaza, S.M., Markov, I.L., Bertacco, V.","Optimizing non-monotonic interconnect using functional simulation and logic restructuring",2008,"Proceedings of the International Symposium on Physical Design",,,,"95","102",,3,10.1145/1353629.1353653,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43349100034&doi=10.1145%2f1353629.1353653&partnerID=40&md5=c041eb401ed939a96944482003bb5893",Conference Paper,Scopus,2-s2.0-43349100034
"Wagner, I., Bertacco, V., Austin, T.","Using field-repairable control logic to correct design errors in microprocessors",2008,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","27","2",,"380","393",,10,10.1109/TCAD.2007.907239,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38649126182&doi=10.1109%2fTCAD.2007.907239&partnerID=40&md5=d070c74a428e4df8ce82aeed3c77735f",Article,Scopus,2-s2.0-38649126182
"Chang, K.-H., Markov, I.L., Bertacco, V.","Fixing design errors with counterexamples and resynthesis",2008,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","27","1",,"184","188",,27,10.1109/TCAD.2007.907257,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37249059899&doi=10.1109%2fTCAD.2007.907257&partnerID=40&md5=98e9e0601e6c24fc847e344e2ba8036f",Article,Scopus,2-s2.0-37249059899
"Chang, K.-H., Markov, I.L., Bertacco, V.","Safe delay optimization for physical synthesis",2007,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4196102,"628","633",,12,10.1109/ASPDAC.2007.358056,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43349102826&doi=10.1109%2fASPDAC.2007.358056&partnerID=40&md5=7c52119acb36acc8cf9c833b0597b56b",Conference Paper,Scopus,2-s2.0-43349102826
"Chang, K.-H., Markov, I.L., Bertacco, V.","Automating post&gt;silicon debugging and repair",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4397249,"91","98",,40,10.1109/ICCAD.2007.4397249,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48249116687&doi=10.1109%2fICCAD.2007.4397249&partnerID=40&md5=1912042c0321d75a947ed8640befdcdc",Conference Paper,Scopus,2-s2.0-48249116687
"Plaza, S.M., Chang, K.-H., Markov, I.L., Bertacco, V.","Node mergers in the presence of don't cares",2007,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4196067,"414","419",,30,10.1109/ASPDAC.2007.358021,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46649118877&doi=10.1109%2fASPDAC.2007.358021&partnerID=40&md5=a656d6c9c43e55881fb6d7f855eedcc5",Conference Paper,Scopus,2-s2.0-46649118877
"Constantinides, K., Mutlu, O., Austin, T., Bertacco, V.","Software-based online detection of hardware defects: Mechanisms, architectural support, and evaluation",2007,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4408248,"97","108",,68,10.1109/MICRO.2007.34,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349110547&doi=10.1109%2fMICRO.2007.34&partnerID=40&md5=85ae6e8177bb8b1befcdb662bbdf9a0a",Conference Paper,Scopus,2-s2.0-47349110547
"Chang, K.-H., Wagner, I., Bertacco, V., Markov, I.L.","Automatic error diagnosis and correction for RTL designs",2007,"Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT",,, 4392789,"65","72",,24,10.1109/HLDVT.2007.4392789,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47949127116&doi=10.1109%2fHLDVT.2007.4392789&partnerID=40&md5=7ebf9948e041edc44dc7d5c3c53d0814",Conference Paper,Scopus,2-s2.0-47949127116
"Chang, K.-H., Markov, I.L., Bertacco, V.","Fixing design errors with counterexamples and resynthesis",2007,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",,, 4196157,"944","949",,34,10.1109/ASPDAC.2007.358111,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37249055506&doi=10.1109%2fASPDAC.2007.358111&partnerID=40&md5=fd5513c724bb8213c6a12588448bd956",Conference Paper,Scopus,2-s2.0-37249055506
"Wagner, I., Bertacco, V.","Engineering trust with semantic guardians",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4211889,"743","748",,11,10.1109/DATE.2007.364684,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548303617&doi=10.1109%2fDATE.2007.364684&partnerID=40&md5=8f19314e793fdcb5284c3634cad4f6c4",Conference Paper,Scopus,2-s2.0-34548303617
"Mehrara, M., Attariyan, M., Bertacco, V., Shyam, S., Austin, T., Constantinides, K.","Low-cost protection for ser upsets and silicon defects",2007,"Proceedings -Design, Automation and Test in Europe, DATE",,, 4211959,"1146","1151",,6,10.1109/DATE.2007.364449,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548348685&doi=10.1109%2fDATE.2007.364449&partnerID=40&md5=6cfb41604f6248e67722d573861dfa28",Conference Paper,Scopus,2-s2.0-34548348685
"Chang, K.-H., Papa, D.A., Markov, I.L., Bertacco, V.","InVerS: An incremental verification system with circuit similarity metrics and error visualization",2007,"Proceedings - Eighth International Symposium on Quality Electronic Design, ISQED 2007",,, 4149082,"487","492",,6,10.1109/ISQED.2007.94,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548124930&doi=10.1109%2fISQED.2007.94&partnerID=40&md5=471845699868f477fdf27be8bbe7193f",Conference Paper,Scopus,2-s2.0-34548124930
"Chang, K.-H., Markov, I.L., Bertacco, V.","Postplacement rewiring by exhaustive search for functional symmetries",2007,"ACM Transactions on Design Automation of Electronic Systems","12","3", 1255469,"","",,5,10.1145/1255456.1255469,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34548266122&doi=10.1145%2f1255456.1255469&partnerID=40&md5=263bc2046253fff48a7592a8dc5b8356",Conference Paper,Scopus,2-s2.0-34548266122
"Wagner, I., Bertacco, V., Austin, T.","Microprocessor verification via feedback-adjusted Markov models",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","6",,"1126","1138",,36,10.1109/TCAD.2006.884494,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247629721&doi=10.1109%2fTCAD.2006.884494&partnerID=40&md5=8d534ccf8bba59d297f732a9eee948b4",Article,Scopus,2-s2.0-34247629721
"Chang, K.-H., Bertacco, V., Markov, I.L.","Simulation-based bug trace minimization with BMC-based refinement",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","1",,"152","165",,10,10.1109/TCAD.2006.882511,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846202858&doi=10.1109%2fTCAD.2006.882511&partnerID=40&md5=3f57ba629614bf96d4e6ce6437fbea97",Article,Scopus,2-s2.0-33846202858
"Constantinides, K., Plaza, S., Blome, J., Bertacco, V., Mahlke, S., Austin, T., Zhang, B., Orshansky, M.","Architecting a Reliable CMP Switch Architecture",2007,"ACM Transactions on Architecture and Code Optimization","4","1",,"2","",,6,10.1145/1216544.1216545,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67649634851&doi=10.1145%2f1216544.1216545&partnerID=40&md5=a9365a776f4ad852a9868824c20164e6",Article,Scopus,2-s2.0-67649634851
"Bertacco, V.","Scalable hardware verification with symbolic simulation",2006,"Scalable Hardware Verification with Symbolic Simulation",,,,"1","178",,2,10.1007/0-387-29906-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892206931&doi=10.1007%2f0-387-29906-8&partnerID=40&md5=422922760a21e19fc5f22fa6d6a541c8",Book,Scopus,2-s2.0-84892206931
"Isaksen, B., Bertacco, V.","Verification through the principle of least astonishment",2006,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4110138,"860","867",,11,10.1109/ICCAD.2006.320090,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-46149113481&doi=10.1109%2fICCAD.2006.320090&partnerID=40&md5=576d30df6ca390eda558b8eed30abf10",Conference Paper,Scopus,2-s2.0-46149113481
"Shyam, S., Bertacco, V.","Distance-guided hybrid verification with GUIDO",2006,"Proceedings -Design, Automation and Test in Europe, DATE","1",, 1657078,"","",,39,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34047145007&partnerID=40&md5=bbab416dc7452284a6bccc7b20d1f9e0",Conference Paper,Scopus,2-s2.0-34047145007
"Wagner, I., Bertacco, V., Austin, T.","Shielding against design flaws with field repairable control logic",2006,"Proceedings - Design Automation Conference",,,,"344","347",,26,10.1145/1146909.1146998,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547226732&doi=10.1145%2f1146909.1146998&partnerID=40&md5=604e942f45a3f6d321d47cc81d4f5464",Conference Paper,Scopus,2-s2.0-34547226732
"Shyam, S., Constantinides, K., Phadke, S., Bertacco, V., Austin, T.","Ultra low-cost defect protection for microprocessor pipelines",2006,"International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",,,,"73","82",,64,10.1145/1168857.1168868,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547457076&doi=10.1145%2f1168857.1168868&partnerID=40&md5=f5cb34ae0fc508a7d824b618087a7da0",Conference Paper,Scopus,2-s2.0-34547457076
"Bertacco, V.","Low maintenance verification",2006,"SBCCI 2006 - 19th Symposium on Integrated Circuits and Systems Design","2006",,,"12","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750916884&partnerID=40&md5=a142f8c552075138810887c642e41821",Conference Paper,Scopus,2-s2.0-33750916884
"Bertacco, V.","Formal verification for real-world designs",2006,"SBCCI 2006 - 19th Symposium on Integrated Circuits and Systems Design","2006",,,"5","",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750927330&partnerID=40&md5=3e0cd2970efaa4afed2f8d716f7b14f4",Conference Paper,Scopus,2-s2.0-33750927330
"Shyam, S., Constantinides, K., Phadke, S., Bertacco, V., Austin, T.","Ultra low-cost defect protection for microprocessor pipelines",2006,"ACM SIGPLAN Notices","41","11",,"73","82",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846472591&partnerID=40&md5=18a5ed7b08f78594d88a360f535b0784",Conference Paper,Scopus,2-s2.0-33846472591
"Constantinides, K., Plaza, S., Blome, J., Zhang, B., Bertacco, V., Mahlke, S., Austin, T., Orshansky, M.","Bulletproof: A defecttolerant CMP switch architecture",2006,"Proceedings - International Symposium on High-Performance Computer Architecture","2006",, 1598108,"3","14",,97,10.1109/HPCA.2006.1598108,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748849061&doi=10.1109%2fHPCA.2006.1598108&partnerID=40&md5=72076cae5a61f65b3c60a20f1056a95c",Conference Paper,Scopus,2-s2.0-33748849061
"Wagner, I., Bertacco, V., Austin, T.","Depth-driven verification of simultaneous interfaces",2006,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","2006",, 1594725,"442","447",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748626869&partnerID=40&md5=a0483ab066a3de2dc6b3c94c44150794",Conference Paper,Scopus,2-s2.0-33748626869
"Plaza, S., Bertacco, V.","STACCATO: Disjoint support decompositions from BDDs through symbolic kernels",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","1",, 1466173,"276","279",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861425607&partnerID=40&md5=0a14d6946d1d8dfe3875ba5ea2baf07c",Conference Paper,Scopus,2-s2.0-84861425607
"Austin, T., Bertacco, V.","Deployment of Better Than Worst-Case Design: Solutions and needs",2005,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors","2005",, 1524206,"550","555",,13,10.1109/ICCD.2005.43,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748571467&doi=10.1109%2fICCD.2005.43&partnerID=40&md5=13fa58f7cd29dd75bbbac2de737c7132",Conference Paper,Scopus,2-s2.0-33748571467
"Wagner, I., Bertacco, V., Austin, T.","StressTest: An automatic approach to test generation via activity monitors",2005,"Proceedings - Design Automation Conference",,, 47.4,"783","788",,33,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27944434994&partnerID=40&md5=036ad63ba56193062ae633ab7f1db9e2",Conference Paper,Scopus,2-s2.0-27944434994
"Chang, K.-H., Bertacco, V., Markov, I.L.","Simulation-based bug trace minimization with BMC-based refinement",2005,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2005",, 1560216,"1042","1048",,25,10.1109/ICCAD.2005.1560216,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751405916&doi=10.1109%2fICCAD.2005.1560216&partnerID=40&md5=a92bcf3d9922559aa0ebd9bc5a16e826",Conference Paper,Scopus,2-s2.0-33751405916
"Chang, K.-H., Markov, I.L., Bertacco, V.","Post-placement rewiring and rebuffering by exhaustive search for functional symmetries",2005,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2005",, 1560040,"56","63",,13,10.1109/ICCAD.2005.1560040,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751433608&doi=10.1109%2fICCAD.2005.1560040&partnerID=40&md5=45e576a201408e4f35f23287e3c45e17",Conference Paper,Scopus,2-s2.0-33751433608
"Austin, T., Bertacco, V., Blaauw, D., Mudge, T.","Opportunities and challenges for Better Than Worst-Case design",2005,"Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC","1",, 1466113,"I2","I7",,90,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547297265&partnerID=40&md5=fa23cede70134aef65c9946fbe718fe7",Conference Paper,Scopus,2-s2.0-34547297265
"Kim, N.S., Kgil, T., Bertacco, V., Austin, T., Mudge, T.","Microarchitectural power modeling techniques for deep sub-micron microprocessors",2004,"Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04",,, 8.1,"212","217",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16244370396&partnerID=40&md5=56893691ca0ffa4064bc8867071534a7",Conference Paper,Scopus,2-s2.0-16244370396
"Lee, S., Das, S., Bertacco, V., Austin, T., Blaauw, D., Mudge, T.","Circuit-aware architectural simulation",2004,"Proceedings - Design Automation Conference",,,,"305","310",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4444322496&partnerID=40&md5=5380707e07b3429695c3d2f0e5898715",Conference Paper,Scopus,2-s2.0-4444322496
"Kim, N.S., Kgil, T., Bertacco, V., Austin, T., Mudge, T.","Microarchitectural Power Modeling Techniques for Deep Sub-Micron Microprocessors",2004,"Proceedings of the International Symposium on Low Power Electronics and Design","2004-January","January", 1349338,"212","217",,3,10.1109/LPE.2004.240995,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79957540876&doi=10.1109%2fLPE.2004.240995&partnerID=40&md5=fd82498d29c63722af1003fcc7776fba",Conference Paper,Scopus,2-s2.0-79957540876
"Bertacco, V., Olukotun, K.","Efficient state representation for symbolic simulation",2002,"Proceedings - Design Automation Conference",,,,"99","104",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036059567&partnerID=40&md5=86916a473007aa90f0e698015fdfb5d3",Conference Paper,Scopus,2-s2.0-0036059567
"Ho, P.-H., Shiple, T., Harer, K., Kukula, J., Damiano, R., Bertacco, V., Taylor, J., Long, J.","Smart simulation using collaborative formal and simulation engines",2000,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2000-January",, 896461,"120","126",,84,10.1109/ICCAD.2000.896461,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034480956&doi=10.1109%2fICCAD.2000.896461&partnerID=40&md5=66dce90052525fa2e78f18f13686e56d",Conference Paper,Scopus,2-s2.0-0034480956
"Bertacco, Valeria, Damiani, Maurizio, Quer, Stefano","Cycle-based symbolic simulation of gate-level synchronous circuits",1999,"Proceedings - Design Automation Conference",,,,"391","396",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032641928&partnerID=40&md5=40684c125ac5305d2255598faf934b85",Article,Scopus,2-s2.0-0032641928
"Bertacco, Valeria, Damiani, Maurizio","Disjunctive decomposition of logic functions",1997,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,,,"78","82",,60,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031356802&partnerID=40&md5=4e7459557984267eab5682b4d676068b",Conference Paper,Scopus,2-s2.0-0031356802
"Bertacco, Valeria, Damiani, Maurizio","Boolean function representation based on disjoint-support decompositions",1996,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"27","32",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030382021&partnerID=40&md5=ec619331f825a6aedcb73847a39154fe",Conference Paper,Scopus,2-s2.0-0030382021
"Bertacco, V., Damiani, M.","Boolean function representation using parallel-access diagrams",1996,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"112","117",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029695298&partnerID=40&md5=6fdaf6e999dab8fa17584a3e8adb2c1b",Conference Paper,Scopus,2-s2.0-0029695298
