LPASS_DMA_SW_RESET,VAR_0
LPASS_I2S_SW_RESET,VAR_1
LPASS_INTR_DMA,VAR_2
LPASS_INTR_I2S,VAR_3
LPASS_INTR_SFR,VAR_4
LPASS_INTR_UART,VAR_5
LPASS_MEM_SW_RESET,VAR_6
LPASS_UART_SW_RESET,VAR_7
SFR_LPASS_INTR_CA5_MASK,VAR_8
SFR_LPASS_INTR_CPU_MASK,VAR_9
clk_prepare_enable,FUNC_0
exynos_lpass_core_sw_reset,FUNC_1
regmap_write,FUNC_2
exynos_lpass_enable,FUNC_3
lpass,VAR_10
