
Format for Vector Load Instructions under LOAD-FP major opcode

.unit-stride
[source,datasheet]
----
{isa: [
  {bits: 7, name: 0b0000111, attr: [
    'VLxU, VLE zero-extended',
    'VLxU, VLE zero-extended, fault-only-first',
    'VLxU sign-extended',
    'VLxU sign-extended, fault-only-first',
  ]},
  {bits: 5, name: 'vd', attr: 'destination of load', type: 2},
  {bits: 3, name: 'width'},
  {bits: 5, name: 'rs1', attr: 'base address', type: 4},
  {bits: 5, name: 'lumop', attr: [0, 16, 0, 16]},
  {bits: 1, name: 'vm'},
  {bits: 3, name: 'mop', attr: [0, 0, 4, 4]},
  {bits: 3, name: 'nf'},
]}
----

.strided
[source,datasheet]
----
{isa: [
  {bits: 7,  name: 0b0000111, attr: [
    'VLSxU, VLSE zero-extended',
    'VLSxU sign-extended'
  ]},
  {bits: 5,  name: 'vd', attr: 'destination of load', type: 2},
  {bits: 3,  name: 'width'},
  {bits: 5,  name: 'rs1', attr: 'base address', type: 4},
  {bits: 5,  name: 'rs2', attr: 'stride', type: 4},
  {bits: 1,  name: 'vm'},
  {bits: 3,  name: 'mop', attr: [2, 6]},
  {bits: 3,  name: 'nf'},
]}
----

.indexed
[source,datasheet]
----
{isa: [
  {bits: 7,  name: 0b0000111, attr: [
    'VLXxU, VLXE zero-extended',
    'VLXxU sign-extended'
  ]},
  {bits: 5,  name: 'vd', attr: 'destination of load', type: 2},
  {bits: 3,  name: 'width'},
  {bits: 5,  name: 'rs1', attr: 'base address', type: 4},
  {bits: 5,  name: 'vs2', attr: 'address offsets', type: 2},
  {bits: 1,  name: 'vm'},
  {bits: 3,  name: 'mop', attr: [3, 7]},
  {bits: 3,  name: 'nf'},
]}
----

Format for Vector Store Instructions under STORE-FP major opcode

.unit-stride
[source,datasheet]
----
{isa: [
  {bits: 7,  name: 0b0100111, attr: 'VSx'},
  {bits: 5,  name: 'vs3', attr: 'store data', type: 2},
  {bits: 3,  name: 'width'},
  {bits: 5,  name: 'rs1', attr: 'base address', type: 4},
  {bits: 5,  name: 0x100, attr: 'sumop'},
  {bits: 1,  name: 'vm'},
  {bits: 3,  name: 0x100, attr: 'mop'},
  {bits: 3,  name: 'nf'},
]}
----

.strided
[source,datasheet]
----
{isa: [
  {bits: 7,  name: 0b0100111, attr: 'VSSx'},
  {bits: 5,  name: 'vs3', attr: 'store data', type: 2},
  {bits: 3,  name: 'width'},
  {bits: 5,  name: 'rs1', attr: 'base address', type: 4},
  {bits: 5,  name: 'rs2', attr: 'stride', type: 4},
  {bits: 1,  name: 'vm'},
  {bits: 3,  name: 2, attr: 'mop'},
  {bits: 3,  name: 'nf'},
]}
----

.indexed
[source,datasheet]
----
{isa: [
  {bits: 7,  name: 0b0100111, attr: ['VSXx ordered', 'VSUXx unordered']},
  {bits: 5,  name: 'vs3', attr: 'store data', type: 2},
  {bits: 3,  name: 'width'},
  {bits: 5,  name: 'rs1', attr: 'base address', type: 4},
  {bits: 5,  name: 'vs2', attr: 'address offsets', type: 2},
  {bits: 1,  name: 'vm'},
  {bits: 3,  name: 'mop', attr: [3, 7]},
  {bits: 3,  name: 'nf'},
]}
----

////
----
Format for Vector Load Instructions under LOAD-FP major opcode
31 29 28 26  25  24      20 19       15 14   12 11      7 6     0
 nf  | mop | vm |  lumop   |    rs1    | width |    vd   |0000111| VL*  unit-stride
 nf  | mop | vm |   rs2    |    rs1    | width |    vd   |0000111| VLS* strided
 nf  | mop | vm |   vs2    |    rs1    | width |    vd   |0000111| VLX* indexed
  3     3     1      5           5         3         5       7

Format for Vector Store Instructions under STORE-FP major opcode
31 29 28 26  25  24      20 19       15 14   12 11      7 6     0
 nf  | mop | vm |  sumop   |    rs1    | width |   vs3   |0100111| VS*  unit-stride
 nf  | mop | vm |   rs2    |    rs1    | width |   vs3   |0100111| VSS* strided
 nf  | mop | vm |   vs2    |    rs1    | width |   vs3   |0100111| VSX* indexed
  3     3     1      5           5         3         5        7
----
////
