
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.2.1.288.0

// backanno -o FPGA_Intan_Driver_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui -msgset C:/Users/david/Desktop/WiFiHeadstage/WiFiHeadstage V2/FPGA/FPGA_Intan_Driver/promote.xml FPGA_Intan_Driver_impl_1.udb 
// Netlist created on Thu Feb 12 12:13:53 2026
// Netlist written on Thu Feb 12 12:14:13 2026
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top_level ( o_STM32_SPI4_CS_n, o_STM32_SPI4_Clk, o_STM32_SPI4_MOSI, 
                   i_RHD2216_SPI_MISO, i_RHD2132_SPI_MISO, i_clk, o_reset, 
                   o_Controller_Mode, LED4_OUT, LED3_OUT, LED2_OUT, LED1_OUT, 
                   o_BOOST_ENABLE, o_RHD2216_SPI_CS_n, o_RHD2216_SPI_Clk, 
                   o_RHD2216_SPI_MOSI, o_RHD2132_SPI_CS_n, o_RHD2132_SPI_Clk, 
                   o_RHD2132_SPI_MOSI, i_STM32_SPI4_MISO, RGB1_OUT, RGB0_OUT, 
                   RGB2_OUT, CTRL0_IN );
  input  i_RHD2216_SPI_MISO, i_RHD2132_SPI_MISO, i_clk, CTRL0_IN;
  output o_reset;
  output [3:0] o_Controller_Mode;
  output LED4_OUT, LED3_OUT, LED2_OUT, LED1_OUT, o_BOOST_ENABLE, 
         o_RHD2216_SPI_CS_n, o_RHD2216_SPI_Clk, o_RHD2216_SPI_MOSI, 
         o_RHD2132_SPI_CS_n, o_RHD2132_SPI_Clk, o_RHD2132_SPI_MOSI, 
         i_STM32_SPI4_MISO, RGB1_OUT, RGB0_OUT, RGB2_OUT;
  inout  o_STM32_SPI4_CS_n, o_STM32_SPI4_Clk, o_STM32_SPI4_MOSI;
  wire   \reset_counter_27__N_1[26] , \reset_counter_27__N_1[25] , n26502, 
         \reset_counter[26] , n19278, \reset_counter[25] , pll_clk_int, n19280, 
         \reset_counter_27__N_1[22] , \reset_counter_27__N_1[21] , n26496, 
         \reset_counter[22] , n19274, \reset_counter[21] , n19276, 
         \reset_counter_27__N_1[20] , \reset_counter_27__N_1[19] , n26493, 
         \reset_counter[20] , n19272, \reset_counter[19] , 
         \reset_counter_27__N_1[8] , \reset_counter_27__N_1[7] , n26475, 
         \reset_counter[8] , n19260, \reset_counter[7] , n19262, 
         \reset_counter_27__N_1[6] , \reset_counter_27__N_1[5] , n26472, 
         \reset_counter[6] , n19258, \reset_counter[5] , 
         \reset_counter_27__N_1[18] , \reset_counter_27__N_1[17] , n26490, 
         \reset_counter[18] , n19270, \reset_counter[17] , 
         \reset_counter_27__N_1[4] , \reset_counter_27__N_1[3] , n26469, 
         \reset_counter[4] , n19256, \reset_counter[3] , 
         \reset_counter_27__N_1[16] , \reset_counter_27__N_1[15] , n26487, 
         \reset_counter[16] , n19268, \reset_counter[15] , 
         \reset_counter_27__N_1[2] , \reset_counter_27__N_1[1] , n26442, 
         \reset_counter[2] , n19254, \reset_counter[1] , 
         \reset_counter_27__N_1[14] , \reset_counter_27__N_1[13] , n26484, 
         \reset_counter[14] , n19266, \reset_counter[13] , 
         \reset_counter_27__N_1[27] , n26505, \reset_counter[27] , 
         \reset_counter_27__N_1[12] , \reset_counter_27__N_1[11] , n26481, 
         \reset_counter[12] , n19264, \reset_counter[11] , 
         \reset_counter_27__N_1[10] , \reset_counter_27__N_1[9] , n26478, 
         \reset_counter[10] , \reset_counter[9] , \Controller_inst.n26280 , 
         \Controller_inst.NUM_DATA[19] , \Controller_inst.n19299 , 
         \Controller_inst.NUM_DATA[18] , \Controller_inst.n37 , 
         \Controller_inst.n39 , \Controller_inst.n19301 , 
         \Controller_inst.n21_2[0] , \Controller_inst.n26433 , 
         \Controller_inst.data_array_send_count[0] , \Controller_inst.n16021 , 
         n6891, o_reset_c, \Controller_inst.n19453 , \Controller_inst.n26640 , 
         \Controller_inst.n19450 , \Controller_inst.full_cycle_count[31] , 
         \Controller_inst.n133[31] , \Controller_inst.n26637 , 
         \Controller_inst.full_cycle_count[30] , \Controller_inst.n19448 , 
         \Controller_inst.full_cycle_count[29] , \Controller_inst.n133[29] , 
         \Controller_inst.n133[30] , \Controller_inst.n26634 , 
         \Controller_inst.full_cycle_count[28] , \Controller_inst.n19446 , 
         \Controller_inst.full_cycle_count[27] , \Controller_inst.n133[27] , 
         \Controller_inst.n133[28] , \Controller_inst.n26271 , 
         \Controller_inst.NUM_DATA[17] , \Controller_inst.n19297 , 
         \Controller_inst.NUM_DATA[16] , \Controller_inst.n33 , 
         \Controller_inst.n35 , \Controller_inst.n26631 , 
         \Controller_inst.full_cycle_count[26] , \Controller_inst.n19444 , 
         \Controller_inst.full_cycle_count[25] , \Controller_inst.n133[25] , 
         \Controller_inst.n133[26] , \Controller_inst.n26262 , 
         \Controller_inst.NUM_DATA[15] , \Controller_inst.n19295 , 
         \Controller_inst.NUM_DATA[14] , \Controller_inst.n29 , 
         \Controller_inst.n31 , \Controller_inst.n26628 , 
         \Controller_inst.full_cycle_count[24] , \Controller_inst.n19442 , 
         \Controller_inst.full_cycle_count[23] , \Controller_inst.n133[23] , 
         \Controller_inst.n133[24] , \Controller_inst.n26625 , 
         \Controller_inst.full_cycle_count[22] , \Controller_inst.n19440 , 
         \Controller_inst.full_cycle_count[21] , \Controller_inst.n133[21] , 
         \Controller_inst.n133[22] , \Controller_inst.n26253 , 
         \Controller_inst.NUM_DATA[13] , \Controller_inst.n19293 , 
         \Controller_inst.NUM_DATA[12] , \Controller_inst.n25_adj_2149 , 
         \Controller_inst.n27 , \Controller_inst.n26244 , 
         \Controller_inst.NUM_DATA[11] , \Controller_inst.n19291 , 
         \Controller_inst.NUM_DATA[10] , \Controller_inst.n21 , 
         \Controller_inst.n23 , \Controller_inst.n26235 , 
         \Controller_inst.NUM_DATA[9] , \Controller_inst.n19289 , 
         \Controller_inst.NUM_DATA[8] , \Controller_inst.n17 , 
         \Controller_inst.n19 , \Controller_inst.n26622 , 
         \Controller_inst.full_cycle_count[20] , \Controller_inst.n19438 , 
         \Controller_inst.full_cycle_count[19] , \Controller_inst.n133[19] , 
         \Controller_inst.n133[20] , \Controller_inst.n26619 , 
         \Controller_inst.full_cycle_count[18] , \Controller_inst.n19436 , 
         \Controller_inst.full_cycle_count[17] , \Controller_inst.n133[17] , 
         \Controller_inst.n133[18] , \Controller_inst.n26616 , 
         \Controller_inst.full_cycle_count[16] , \Controller_inst.n19434 , 
         \Controller_inst.full_cycle_count[15] , \Controller_inst.n133[15] , 
         \Controller_inst.n133[16] , \Controller_inst.n26613 , 
         \Controller_inst.full_cycle_count[14] , \Controller_inst.n19432 , 
         \Controller_inst.full_cycle_count[13] , \Controller_inst.n133[13] , 
         \Controller_inst.n133[14] , \Controller_inst.n26610 , 
         \Controller_inst.full_cycle_count[12] , \Controller_inst.n19430 , 
         \Controller_inst.full_cycle_count[11] , \Controller_inst.n133[11] , 
         \Controller_inst.n133[12] , \Controller_inst.n26226 , 
         \Controller_inst.NUM_DATA[7] , \Controller_inst.n19287 , 
         \Controller_inst.NUM_DATA[6] , \Controller_inst.n162[5] , 
         \Controller_inst.n162[6] , \Controller_inst.n26208 , 
         \Controller_inst.NUM_DATA[3] , \Controller_inst.n19283 , 
         \Controller_inst.NUM_DATA[2] , \Controller_inst.n162[1] , 
         \Controller_inst.n162[2] , \Controller_inst.n19285 , 
         \Controller_inst.n26202 , VCC_net, \Controller_inst.NUM_DATA[1] , 
         \Controller_inst.n162[0] , \Controller_inst.n26607 , 
         \Controller_inst.full_cycle_count[10] , \Controller_inst.n19428 , 
         \Controller_inst.full_cycle_count[9] , \Controller_inst.n133[9] , 
         \Controller_inst.n133[10] , \Controller_inst.n26604 , 
         \Controller_inst.full_cycle_count[8] , \Controller_inst.n19426 , 
         \Controller_inst.full_cycle_count[7] , \Controller_inst.n133[7] , 
         \Controller_inst.n133[8] , \Controller_inst.n26601 , 
         \Controller_inst.full_cycle_count[6] , \Controller_inst.n19424 , 
         \Controller_inst.full_cycle_count[5] , \Controller_inst.n133[5] , 
         \Controller_inst.n133[6] , \Controller_inst.n26598 , 
         \Controller_inst.full_cycle_count[4] , \Controller_inst.n19422 , 
         \Controller_inst.full_cycle_count[3] , \Controller_inst.n133[3] , 
         \Controller_inst.n133[4] , \Controller_inst.n26595 , 
         \Controller_inst.full_cycle_count[2] , \Controller_inst.n19420 , 
         \Controller_inst.full_cycle_count[1] , \Controller_inst.n133[1] , 
         \Controller_inst.n133[2] , \Controller_inst.n26430 , 
         \Controller_inst.full_cycle_count[0] , \Controller_inst.n133[0] , 
         \Controller_inst.n26742 , \Controller_inst.n19521 , 
         \Controller_inst.stm32_counter[31] , 
         \Controller_inst.n133_adj_2341[31] , \Controller_inst.n26739 , 
         \Controller_inst.stm32_counter[30] , \Controller_inst.n19519 , 
         \Controller_inst.stm32_counter[29] , 
         \Controller_inst.n133_adj_2341[29] , 
         \Controller_inst.n133_adj_2341[30] , \Controller_inst.n26736 , 
         \Controller_inst.stm32_counter[28] , \Controller_inst.n19517 , 
         \Controller_inst.stm32_counter[27] , 
         \Controller_inst.n133_adj_2341[27] , 
         \Controller_inst.n133_adj_2341[28] , \Controller_inst.n26733 , 
         \Controller_inst.stm32_counter[26] , \Controller_inst.n19515 , 
         \Controller_inst.stm32_counter[25] , 
         \Controller_inst.n133_adj_2341[25] , 
         \Controller_inst.n133_adj_2341[26] , \Controller_inst.n26730 , 
         \Controller_inst.stm32_counter[24] , \Controller_inst.n19513 , 
         \Controller_inst.stm32_counter[23] , 
         \Controller_inst.n133_adj_2341[23] , 
         \Controller_inst.n133_adj_2341[24] , \Controller_inst.n26727 , 
         \Controller_inst.stm32_counter[22] , \Controller_inst.n19511 , 
         \Controller_inst.stm32_counter[21] , 
         \Controller_inst.n133_adj_2341[21] , 
         \Controller_inst.n133_adj_2341[22] , \Controller_inst.n26724 , 
         \Controller_inst.stm32_counter[20] , \Controller_inst.n19509 , 
         \Controller_inst.stm32_counter[19] , 
         \Controller_inst.n133_adj_2341[19] , 
         \Controller_inst.n133_adj_2341[20] , \Controller_inst.n26721 , 
         \Controller_inst.stm32_counter[18] , \Controller_inst.n19507 , 
         \Controller_inst.stm32_counter[17] , 
         \Controller_inst.n133_adj_2341[17] , 
         \Controller_inst.n133_adj_2341[18] , \Controller_inst.n26718 , 
         \Controller_inst.stm32_counter[16] , \Controller_inst.n19505 , 
         \Controller_inst.stm32_counter[15] , 
         \Controller_inst.n133_adj_2341[15] , 
         \Controller_inst.n133_adj_2341[16] , \Controller_inst.n26715 , 
         \Controller_inst.stm32_counter[14] , \Controller_inst.n19503 , 
         \Controller_inst.stm32_counter[13] , 
         \Controller_inst.n133_adj_2341[13] , 
         \Controller_inst.n133_adj_2341[14] , \Controller_inst.n26712 , 
         \Controller_inst.stm32_counter[12] , \Controller_inst.n19501 , 
         \Controller_inst.stm32_counter[11] , 
         \Controller_inst.n133_adj_2341[11] , 
         \Controller_inst.n133_adj_2341[12] , \Controller_inst.n26709 , 
         \Controller_inst.stm32_counter[10] , \Controller_inst.n19499 , 
         \Controller_inst.stm32_counter[9] , 
         \Controller_inst.n133_adj_2341[9] , 
         \Controller_inst.n133_adj_2341[10] , \Controller_inst.n26706 , 
         \Controller_inst.stm32_counter[8] , \Controller_inst.n19497 , 
         \Controller_inst.stm32_counter[7] , 
         \Controller_inst.n133_adj_2341[7] , 
         \Controller_inst.n133_adj_2341[8] , \Controller_inst.n26703 , 
         \Controller_inst.stm32_counter[6] , \Controller_inst.n19495 , 
         \Controller_inst.stm32_counter[5] , 
         \Controller_inst.n133_adj_2341[5] , 
         \Controller_inst.n133_adj_2341[6] , \Controller_inst.n26700 , 
         \Controller_inst.n28_adj_2238 , \Controller_inst.n19493 , 
         \Controller_inst.stm32_counter[3] , 
         \Controller_inst.n133_adj_2341[3] , 
         \Controller_inst.n133_adj_2341[4] , \Controller_inst.n26697 , 
         \Controller_inst.stm32_counter[2] , \Controller_inst.n19491 , 
         \Controller_inst.stm32_counter[1] , 
         \Controller_inst.n133_adj_2341[1] , 
         \Controller_inst.n133_adj_2341[2] , \Controller_inst.n26439 , 
         \Controller_inst.stm32_counter[0] , 
         \Controller_inst.n133_adj_2341[0] , \Controller_inst.n26694 , 
         \Controller_inst.n19488 , \Controller_inst.rhd_index[31] , 
         \Controller_inst.n133_adj_2342[31] , \Controller_inst.n26691 , 
         \Controller_inst.rhd_index[30] , \Controller_inst.n19486 , 
         \Controller_inst.rhd_index[29] , \Controller_inst.n133_adj_2342[29] , 
         \Controller_inst.n133_adj_2342[30] , \Controller_inst.n26688 , 
         \Controller_inst.rhd_index[28] , \Controller_inst.n19484 , 
         \Controller_inst.rhd_index[27] , \Controller_inst.n133_adj_2342[27] , 
         \Controller_inst.n133_adj_2342[28] , \Controller_inst.n26685 , 
         \Controller_inst.rhd_index[26] , \Controller_inst.n19482 , 
         \Controller_inst.rhd_index[25] , \Controller_inst.n133_adj_2342[25] , 
         \Controller_inst.n133_adj_2342[26] , \Controller_inst.n26682 , 
         \Controller_inst.rhd_index[24] , \Controller_inst.n19480 , 
         \Controller_inst.rhd_index[23] , \Controller_inst.n133_adj_2342[23] , 
         \Controller_inst.n133_adj_2342[24] , \Controller_inst.n26679 , 
         \Controller_inst.rhd_index[22] , \Controller_inst.n19478 , 
         \Controller_inst.rhd_index[21] , \Controller_inst.n133_adj_2342[21] , 
         \Controller_inst.n133_adj_2342[22] , \Controller_inst.n26676 , 
         \Controller_inst.rhd_index[20] , \Controller_inst.n19476 , 
         \Controller_inst.rhd_index[19] , \Controller_inst.n133_adj_2342[19] , 
         \Controller_inst.n133_adj_2342[20] , \Controller_inst.n26673 , 
         \Controller_inst.rhd_index[18] , \Controller_inst.n19474 , 
         \Controller_inst.rhd_index[17] , \Controller_inst.n133_adj_2342[17] , 
         \Controller_inst.n133_adj_2342[18] , \Controller_inst.n26670 , 
         \Controller_inst.rhd_index[16] , \Controller_inst.n19472 , 
         \Controller_inst.rhd_index[15] , \Controller_inst.n133_adj_2342[15] , 
         \Controller_inst.n133_adj_2342[16] , \Controller_inst.n26667 , 
         \Controller_inst.rhd_index[14] , \Controller_inst.n19470 , 
         \Controller_inst.rhd_index[13] , \Controller_inst.n133_adj_2342[13] , 
         \Controller_inst.n133_adj_2342[14] , \Controller_inst.n26664 , 
         \Controller_inst.rhd_index[12] , \Controller_inst.n19468 , 
         \Controller_inst.rhd_index[11] , \Controller_inst.n133_adj_2342[11] , 
         \Controller_inst.n133_adj_2342[12] , \Controller_inst.n26661 , 
         \Controller_inst.rhd_index[10] , \Controller_inst.n19466 , 
         \Controller_inst.rhd_index[9] , \Controller_inst.n133_adj_2342[9] , 
         \Controller_inst.n133_adj_2342[10] , \Controller_inst.n26658 , 
         \Controller_inst.rhd_index[8] , \Controller_inst.n19464 , 
         \Controller_inst.rhd_index[7] , \Controller_inst.n133_adj_2342[7] , 
         \Controller_inst.n133_adj_2342[8] , \Controller_inst.n26655 , 
         \Controller_inst.rhd_index[6] , \Controller_inst.n19462 , 
         \Controller_inst.rhd_index[5] , \Controller_inst.n133_adj_2342[5] , 
         \Controller_inst.n133_adj_2342[6] , \Controller_inst.n26652 , 
         \Controller_inst.rhd_index[4] , \Controller_inst.n19460 , 
         \Controller_inst.rhd_index[3] , \Controller_inst.n133_adj_2342[3] , 
         \Controller_inst.n133_adj_2342[4] , \Controller_inst.n26649 , 
         \Controller_inst.rhd_index[2] , \Controller_inst.n19458 , 
         \Controller_inst.rhd_index[1] , \Controller_inst.n133_adj_2342[1] , 
         \Controller_inst.n133_adj_2342[2] , \Controller_inst.n26436 , 
         \Controller_inst.rhd_index[0] , \Controller_inst.n133_adj_2342[0] , 
         \Controller_inst.n21_2[3] , \Controller_inst.n26646 , 
         \Controller_inst.n19455 , \Controller_inst.data_array_send_count[3] , 
         \Controller_inst.n26217 , \Controller_inst.NUM_DATA[5] , 
         \Controller_inst.NUM_DATA[4] , \Controller_inst.n162[3] , 
         \Controller_inst.n162[4] , \Controller_inst.n26334 , 
         \Controller_inst.NUM_DATA[31] , \Controller_inst.n19311 , 
         \Controller_inst.NUM_DATA[30] , \Controller_inst.n61 , 
         \Controller_inst.n162[30] , \Controller_inst.n26325 , 
         \Controller_inst.NUM_DATA[29] , \Controller_inst.n19309 , 
         \Controller_inst.NUM_DATA[28] , \Controller_inst.n57 , 
         \Controller_inst.n59_adj_2197 , \Controller_inst.n21_2[2] , 
         \Controller_inst.n21_2[1] , \Controller_inst.n26643 , 
         \Controller_inst.data_array_send_count[2] , 
         \Controller_inst.data_array_send_count[1] , \Controller_inst.n26316 , 
         \Controller_inst.NUM_DATA[27] , \Controller_inst.n19307 , 
         \Controller_inst.NUM_DATA[26] , \Controller_inst.n53 , 
         \Controller_inst.n55 , \Controller_inst.n26307 , 
         \Controller_inst.NUM_DATA[25] , \Controller_inst.n19305 , 
         \Controller_inst.NUM_DATA[24] , \Controller_inst.n49 , 
         \Controller_inst.n51_adj_2201 , \Controller_inst.n26298 , 
         \Controller_inst.NUM_DATA[23] , \Controller_inst.n19303 , 
         \Controller_inst.NUM_DATA[22] , \Controller_inst.n45_adj_2200 , 
         \Controller_inst.n47_adj_2194 , \Controller_inst.n26289 , 
         \Controller_inst.NUM_DATA[21] , \Controller_inst.NUM_DATA[20] , 
         \Controller_inst.n41_adj_2195 , \Controller_inst.n43_adj_2196 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n26583 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n19409 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n26580 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n19407 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n26577 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n19405 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n26574 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n19403 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n26424 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.int_STM32_TX_Ready_N_2090 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n45[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26517 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19376 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26514 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19374 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26511 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19372 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26508 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19370 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26349 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26409 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19357 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[10] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26406 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19355 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26403 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19353 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26400 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19351 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26397 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19349 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26394 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[0] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n26352 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[1] 
         , \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n15 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[0] 
         , \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[1] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[2] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n19380 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n26526 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[7] 
         , \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n19384 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[6] 
         , \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[7] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[8] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n26523 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[5] 
         , \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n19382 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[4] 
         , \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[5] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[6] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n26520 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[2] 
         , \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[3] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[4] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26571 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19400 
         , \Controller_inst.r_SPI_Clk_Count[5] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26568 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19398 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26529 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19337 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n37[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26565 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19396 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26418 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19335 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] 
         , \Controller_inst.n37_2[3] , \Controller_inst.n37_2[4] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26421 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9714 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26415 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19333 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] 
         , \Controller_inst.n37_2[1] , \Controller_inst.n37_2[2] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26412 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] 
         , \Controller_inst.n37_2[0] , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26562 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9237 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19392 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9235 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26559 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9233 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19390 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9231 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26541 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19330 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26538 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19328 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26535 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19326 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26532 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19324 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26556 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9229 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19388 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9227 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26391 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9225 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9222 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26370 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26367 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19321 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26364 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19319 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26361 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19317 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26358 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19315 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26355 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26592 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19417 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n2264 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26589 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19415 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26586 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19413 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26427 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26553 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19367 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26550 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19365 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26547 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19363 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26544 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19361 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26388 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26385 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19346 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26382 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19344 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26379 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19342 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26376 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19340 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26373 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] 
         , \reset_counter_27__N_1[24] , \reset_counter_27__N_1[23] , n26499, 
         \reset_counter[24] , \reset_counter[23] , \reset_counter_27__N_1[0] , 
         n26346, \reset_counter[0] , n6848, \o_reset_c_N_2069$n0 , 
         \o_reset_c_N_2069$n1 , n14, n9, n10, maxfan_replicated_net_1104, 
         maxfan_replicated_net_999, 
         \Controller_inst.temp_buffer[434].sig_512.FeedThruLUT , 
         \Controller_inst.temp_buffer[433].sig_001.FeedThruLUT , 
         \Controller_inst.temp_buffer[434] , 
         \Controller_inst.temp_buffer[433] , n6889, 
         \Controller_inst.int_STM32_TX_Byte[433] , 
         \Controller_inst.int_STM32_TX_Byte[434] , 
         \Controller_inst.temp_buffer[432].sig_002.FeedThruLUT , 
         \Controller_inst.temp_buffer[432] , 
         \Controller_inst.int_STM32_TX_Byte[432] , 
         \Controller_inst.temp_buffer[430].sig_004.FeedThruLUT , 
         \Controller_inst.temp_buffer[431].sig_003.FeedThruLUT , 
         \Controller_inst.temp_buffer[430] , 
         \Controller_inst.temp_buffer[431] , 
         \Controller_inst.int_STM32_TX_Byte[431] , 
         \Controller_inst.int_STM32_TX_Byte[430] , 
         \Controller_inst.temp_buffer[424].sig_010.FeedThruLUT , 
         \Controller_inst.temp_buffer[429].sig_005.FeedThruLUT , 
         \Controller_inst.temp_buffer[424] , 
         \Controller_inst.temp_buffer[429] , 
         \Controller_inst.int_STM32_TX_Byte[429] , 
         \Controller_inst.int_STM32_TX_Byte[424] , 
         \Controller_inst.temp_buffer[427].sig_007.FeedThruLUT , 
         \Controller_inst.temp_buffer[428].sig_006.FeedThruLUT , 
         \Controller_inst.temp_buffer[427] , 
         \Controller_inst.temp_buffer[428] , 
         \Controller_inst.int_STM32_TX_Byte[428] , 
         \Controller_inst.int_STM32_TX_Byte[427] , 
         \Controller_inst.temp_buffer[425].sig_009.FeedThruLUT , 
         \Controller_inst.temp_buffer[426].sig_008.FeedThruLUT , 
         \Controller_inst.temp_buffer[425] , 
         \Controller_inst.temp_buffer[426] , 
         \Controller_inst.int_STM32_TX_Byte[426] , 
         \Controller_inst.int_STM32_TX_Byte[425] , 
         \Controller_inst.temp_buffer[44].sig_420.FeedThruLUT , 
         \Controller_inst.temp_buffer[43].sig_011.FeedThruLUT , 
         \Controller_inst.temp_buffer[44] , \Controller_inst.temp_buffer[43] , 
         \Controller_inst.int_STM32_TX_Byte[43] , 
         \Controller_inst.int_STM32_TX_Byte[44] , 
         \Controller_inst.temp_buffer[422].sig_013.FeedThruLUT , 
         \Controller_inst.temp_buffer[423].sig_012.FeedThruLUT , 
         \Controller_inst.temp_buffer[422] , 
         \Controller_inst.temp_buffer[423] , 
         \Controller_inst.int_STM32_TX_Byte[423] , 
         \Controller_inst.int_STM32_TX_Byte[422] , \Controller_inst.n20895 , 
         \Controller_inst.RGB1_OUT_c_N_2073 , \Controller_inst.n21147 , 
         \Controller_inst.first_rhd2216_packet , o_Controller_Mode_c_0, 
         o_Controller_Mode_c_1, RGB1_OUT_c, \Controller_inst.n9386 , n51, 
         \Controller_inst.init_FIFO_RHD2216_Read , \Controller_inst.n22755 , 
         \Controller_inst.stm32_state[0] , \Controller_inst.n20891 , 
         \Controller_inst.int_FIFO_RHD2216_RE , 
         \Controller_inst.temp_buffer[421].sig_014.FeedThruLUT , 
         \Controller_inst.temp_buffer[421] , 
         \Controller_inst.int_STM32_TX_Byte[421] , 
         \Controller_inst.temp_buffer[419].sig_018.FeedThruLUT , 
         \Controller_inst.temp_buffer[420].sig_015.FeedThruLUT , 
         \Controller_inst.temp_buffer[419] , 
         \Controller_inst.temp_buffer[420] , 
         \Controller_inst.int_STM32_TX_Byte[420] , 
         \Controller_inst.int_STM32_TX_Byte[419] , 
         \Controller_inst.temp_buffer[2].sig_016.FeedThruLUT , 
         \Controller_inst.temp_buffer[2] , 
         \Controller_inst.int_STM32_TX_Byte[2] , 
         \Controller_inst.temp_buffer[0].sig_1710.FeedThruLUT , 
         \Controller_inst.temp_buffer[1].sig_017.FeedThruLUT , 
         \Controller_inst.temp_buffer[0] , \Controller_inst.temp_buffer[1] , 
         \Controller_inst.int_STM32_TX_Byte[1] , 
         \Controller_inst.int_STM32_TX_Byte[0] , 
         \Controller_inst.temp_buffer[418].sig_019.FeedThruLUT , 
         \Controller_inst.temp_buffer[418] , 
         \Controller_inst.int_STM32_TX_Byte[418] , 
         \Controller_inst.temp_buffer[417].sig_020.FeedThruLUT , 
         \Controller_inst.temp_buffer[417] , 
         \Controller_inst.int_STM32_TX_Byte[417] , 
         \Controller_inst.temp_buffer[416].sig_021.FeedThruLUT , 
         \Controller_inst.temp_buffer[416] , 
         \Controller_inst.int_STM32_TX_Byte[416] , 
         \Controller_inst.temp_buffer[414].sig_023.FeedThruLUT , 
         \Controller_inst.temp_buffer[415].sig_022.FeedThruLUT , 
         \Controller_inst.temp_buffer[414] , 
         \Controller_inst.temp_buffer[415] , 
         \Controller_inst.int_STM32_TX_Byte[415] , 
         \Controller_inst.int_STM32_TX_Byte[414] , 
         \Controller_inst.temp_buffer[338].sig_426.FeedThruLUT , 
         \Controller_inst.temp_buffer[337].sig_024.FeedThruLUT , 
         \Controller_inst.temp_buffer[338] , 
         \Controller_inst.temp_buffer[337] , 
         \Controller_inst.int_STM32_TX_Byte[337] , 
         \Controller_inst.int_STM32_TX_Byte[338] , 
         \Controller_inst.temp_buffer[412].sig_026.FeedThruLUT , 
         \Controller_inst.temp_buffer[413].sig_025.FeedThruLUT , 
         \Controller_inst.temp_buffer[412] , 
         \Controller_inst.temp_buffer[413] , 
         \Controller_inst.int_STM32_TX_Byte[413] , 
         \Controller_inst.int_STM32_TX_Byte[412] , 
         \Controller_inst.temp_buffer[410].sig_028.FeedThruLUT , 
         \Controller_inst.temp_buffer[411].sig_027.FeedThruLUT , 
         \Controller_inst.temp_buffer[410] , 
         \Controller_inst.temp_buffer[411] , 
         \Controller_inst.int_STM32_TX_Byte[411] , 
         \Controller_inst.int_STM32_TX_Byte[410] , 
         \Controller_inst.temp_buffer[324].sig_087.FeedThruLUT , 
         \Controller_inst.temp_buffer[336].sig_029.FeedThruLUT , 
         \Controller_inst.temp_buffer[324] , 
         \Controller_inst.temp_buffer[336] , 
         \Controller_inst.int_STM32_TX_Byte[336] , 
         \Controller_inst.int_STM32_TX_Byte[324] , 
         \Controller_inst.temp_buffer[409].sig_030.FeedThruLUT , 
         \Controller_inst.temp_buffer[409] , 
         \Controller_inst.int_STM32_TX_Byte[409] , \Controller_inst.n9892 , 
         \Controller_inst.n15685 , \Controller_inst.int_FIFO_RHD2216_Q[1] , 
         \Controller_inst.n6276 , \Controller_inst.n10954 , 
         \Controller_inst.int_FIFO_RHD2132_Q[1] , n1378, n11664, 
         \Controller_inst.temp_buffer[210].sig_424.FeedThruLUT , 
         \Controller_inst.temp_buffer[209].sig_031.FeedThruLUT , 
         \Controller_inst.temp_buffer[210] , 
         \Controller_inst.temp_buffer[209] , 
         \Controller_inst.int_STM32_TX_Byte[209] , 
         \Controller_inst.int_STM32_TX_Byte[210] , 
         \Controller_inst.temp_buffer[335].sig_032.FeedThruLUT , 
         \Controller_inst.temp_buffer[335] , 
         \Controller_inst.int_STM32_TX_Byte[335] , 
         \Controller_inst.temp_buffer[207].sig_034.FeedThruLUT , 
         \Controller_inst.temp_buffer[208].sig_033.FeedThruLUT , 
         \Controller_inst.temp_buffer[207] , 
         \Controller_inst.temp_buffer[208] , 
         \Controller_inst.int_STM32_TX_Byte[208] , 
         \Controller_inst.int_STM32_TX_Byte[207] , 
         \Controller_inst.temp_buffer[407].sig_046.FeedThruLUT , 
         \Controller_inst.temp_buffer[408].sig_035.FeedThruLUT , 
         \Controller_inst.temp_buffer[407] , 
         \Controller_inst.temp_buffer[408] , 
         \Controller_inst.int_STM32_TX_Byte[408] , 
         \Controller_inst.int_STM32_TX_Byte[407] , 
         \Controller_inst.temp_buffer[206].sig_036.FeedThruLUT , 
         \Controller_inst.temp_buffer[206] , 
         \Controller_inst.int_STM32_TX_Byte[206] , 
         \Controller_inst.temp_buffer[204].sig_038.FeedThruLUT , 
         \Controller_inst.temp_buffer[205].sig_037.FeedThruLUT , 
         \Controller_inst.temp_buffer[204] , 
         \Controller_inst.temp_buffer[205] , 
         \Controller_inst.int_STM32_TX_Byte[205] , 
         \Controller_inst.int_STM32_TX_Byte[204] , 
         \Controller_inst.temp_buffer[202].sig_040.FeedThruLUT , 
         \Controller_inst.temp_buffer[203].sig_039.FeedThruLUT , 
         \Controller_inst.temp_buffer[202] , 
         \Controller_inst.temp_buffer[203] , 
         \Controller_inst.int_STM32_TX_Byte[203] , 
         \Controller_inst.int_STM32_TX_Byte[202] , 
         \Controller_inst.temp_buffer[200].sig_042.FeedThruLUT , 
         \Controller_inst.temp_buffer[201].sig_041.FeedThruLUT , 
         \Controller_inst.temp_buffer[200] , 
         \Controller_inst.temp_buffer[201] , 
         \Controller_inst.int_STM32_TX_Byte[201] , 
         \Controller_inst.int_STM32_TX_Byte[200] , 
         \Controller_inst.temp_buffer[198].sig_044.FeedThruLUT , 
         \Controller_inst.temp_buffer[199].sig_043.FeedThruLUT , 
         \Controller_inst.temp_buffer[198] , 
         \Controller_inst.temp_buffer[199] , 
         \Controller_inst.int_STM32_TX_Byte[199] , 
         \Controller_inst.int_STM32_TX_Byte[198] , 
         \Controller_inst.temp_buffer[196].sig_047.FeedThruLUT , 
         \Controller_inst.temp_buffer[197].sig_045.FeedThruLUT , 
         \Controller_inst.temp_buffer[196] , 
         \Controller_inst.temp_buffer[197] , 
         \Controller_inst.int_STM32_TX_Byte[197] , 
         \Controller_inst.int_STM32_TX_Byte[196] , 
         \Controller_inst.temp_buffer[195].sig_048.FeedThruLUT , 
         \Controller_inst.temp_buffer[195] , 
         \Controller_inst.int_STM32_TX_Byte[195] , 
         \Controller_inst.temp_buffer[193].sig_050.FeedThruLUT , 
         \Controller_inst.temp_buffer[194].sig_049.FeedThruLUT , 
         \Controller_inst.temp_buffer[193] , 
         \Controller_inst.temp_buffer[194] , 
         \Controller_inst.int_STM32_TX_Byte[194] , 
         \Controller_inst.int_STM32_TX_Byte[193] , 
         \Controller_inst.temp_buffer[191].sig_053.FeedThruLUT , 
         \Controller_inst.temp_buffer[192].sig_051.FeedThruLUT , 
         \Controller_inst.temp_buffer[191] , 
         \Controller_inst.temp_buffer[192] , 
         \Controller_inst.int_STM32_TX_Byte[192] , 
         \Controller_inst.int_STM32_TX_Byte[191] , 
         \Controller_inst.temp_buffer[405].sig_056.FeedThruLUT , 
         \Controller_inst.temp_buffer[406].sig_052.FeedThruLUT , 
         \Controller_inst.temp_buffer[405] , 
         \Controller_inst.temp_buffer[406] , 
         \Controller_inst.int_STM32_TX_Byte[406] , 
         \Controller_inst.int_STM32_TX_Byte[405] , 
         \Controller_inst.temp_buffer[190].sig_054.FeedThruLUT , 
         \Controller_inst.temp_buffer[190] , 
         \Controller_inst.int_STM32_TX_Byte[190] , 
         \Controller_inst.temp_buffer[333].sig_070.FeedThruLUT , 
         \Controller_inst.temp_buffer[334].sig_055.FeedThruLUT , 
         \Controller_inst.temp_buffer[333] , 
         \Controller_inst.temp_buffer[334] , 
         \Controller_inst.int_STM32_TX_Byte[334] , 
         \Controller_inst.int_STM32_TX_Byte[333] , \Controller_inst.n9406 , 
         \Controller_inst.n7847 , \Controller_inst.n11648 , RGB0_OUT_c, 
         \Controller_inst.temp_buffer[188].sig_058.FeedThruLUT , 
         \Controller_inst.temp_buffer[189].sig_057.FeedThruLUT , 
         \Controller_inst.temp_buffer[188] , 
         \Controller_inst.temp_buffer[189] , 
         \Controller_inst.int_STM32_TX_Byte[189] , 
         \Controller_inst.int_STM32_TX_Byte[188] , 
         \Controller_inst.temp_buffer[404].sig_059.FeedThruLUT , 
         \Controller_inst.temp_buffer[404] , 
         \Controller_inst.int_STM32_TX_Byte[404] , 
         \Controller_inst.temp_buffer[186].sig_061.FeedThruLUT , 
         \Controller_inst.temp_buffer[187].sig_060.FeedThruLUT , 
         \Controller_inst.temp_buffer[186] , 
         \Controller_inst.temp_buffer[187] , 
         \Controller_inst.int_STM32_TX_Byte[187] , 
         \Controller_inst.int_STM32_TX_Byte[186] , 
         \Controller_inst.temp_buffer[184].sig_064.FeedThruLUT , 
         \Controller_inst.temp_buffer[185].sig_062.FeedThruLUT , 
         \Controller_inst.temp_buffer[184] , 
         \Controller_inst.temp_buffer[185] , 
         \Controller_inst.int_STM32_TX_Byte[185] , 
         \Controller_inst.int_STM32_TX_Byte[184] , 
         \Controller_inst.temp_buffer[401].sig_072.FeedThruLUT , 
         \Controller_inst.temp_buffer[403].sig_063.FeedThruLUT , 
         \Controller_inst.temp_buffer[401] , 
         \Controller_inst.temp_buffer[403] , 
         \Controller_inst.int_STM32_TX_Byte[403] , 
         \Controller_inst.int_STM32_TX_Byte[401] , 
         \Controller_inst.temp_buffer[402].sig_065.FeedThruLUT , 
         \Controller_inst.temp_buffer[402] , 
         \Controller_inst.int_STM32_TX_Byte[402] , 
         \Controller_inst.temp_buffer[183].sig_066.FeedThruLUT , 
         \Controller_inst.temp_buffer[183] , 
         \Controller_inst.int_STM32_TX_Byte[183] , 
         \Controller_inst.temp_buffer[181].sig_068.FeedThruLUT , 
         \Controller_inst.temp_buffer[182].sig_067.FeedThruLUT , 
         \Controller_inst.temp_buffer[181] , 
         \Controller_inst.temp_buffer[182] , 
         \Controller_inst.int_STM32_TX_Byte[182] , 
         \Controller_inst.int_STM32_TX_Byte[181] , \Controller_inst.n15955 , 
         \Controller_inst.rhd_index[0].sig_069.FeedThruLUT , n6893, 
         \Controller_inst.int_RHD2216_TX_Byte[8] , 
         \Controller_inst.int_RHD2216_TX_Byte[9] , \Controller_inst.n15652 , 
         \Controller_inst.n21130 , \rhd_state[0] , 
         \Controller_inst.int_RHD2216_TX_Ready , \rhd_state[1] , 
         \Controller_inst.n13523 , \Controller_inst.n1868[0] , 
         \Controller_inst.int_RHD2216_TX_DV , n2154, 
         \Controller_inst.n167_adj_2344[31] , 
         \Controller_inst.n167_adj_2344[0] , n5, 
         \Controller_inst.n167_adj_2343[1] , 
         \Controller_inst.n167_adj_2343[0] , n7791, n4, 
         \Controller_inst.n167[1] , \Controller_inst.n167[0] , n4_adj_2347, 
         \Controller_inst.temp_buffer[331].sig_075.FeedThruLUT , 
         \Controller_inst.temp_buffer[332].sig_071.FeedThruLUT , 
         \Controller_inst.temp_buffer[331] , 
         \Controller_inst.temp_buffer[332] , 
         \Controller_inst.int_STM32_TX_Byte[332] , 
         \Controller_inst.int_STM32_TX_Byte[331] , 
         \Controller_inst.temp_buffer[399].sig_079.FeedThruLUT , 
         \Controller_inst.temp_buffer[400].sig_073.FeedThruLUT , 
         \Controller_inst.temp_buffer[399] , 
         \Controller_inst.temp_buffer[400] , 
         \Controller_inst.int_STM32_TX_Byte[400] , 
         \Controller_inst.int_STM32_TX_Byte[399] , 
         \Controller_inst.temp_buffer[179].sig_086.FeedThruLUT , 
         \Controller_inst.temp_buffer[180].sig_074.FeedThruLUT , 
         \Controller_inst.temp_buffer[179] , 
         \Controller_inst.temp_buffer[180] , 
         \Controller_inst.int_STM32_TX_Byte[180] , 
         \Controller_inst.int_STM32_TX_Byte[179] , 
         \Controller_inst.temp_buffer[330].sig_076.FeedThruLUT , 
         \Controller_inst.temp_buffer[330] , 
         \Controller_inst.int_STM32_TX_Byte[330] , 
         \Controller_inst.temp_buffer[328].sig_078.FeedThruLUT , 
         \Controller_inst.temp_buffer[329].sig_077.FeedThruLUT , 
         \Controller_inst.temp_buffer[328] , 
         \Controller_inst.temp_buffer[329] , 
         \Controller_inst.int_STM32_TX_Byte[329] , 
         \Controller_inst.int_STM32_TX_Byte[328] , 
         \Controller_inst.temp_buffer[397].sig_084.FeedThruLUT , 
         \Controller_inst.temp_buffer[398].sig_080.FeedThruLUT , 
         \Controller_inst.temp_buffer[397] , 
         \Controller_inst.temp_buffer[398] , 
         \Controller_inst.int_STM32_TX_Byte[398] , 
         \Controller_inst.int_STM32_TX_Byte[397] , 
         \Controller_inst.temp_buffer[326].sig_082.FeedThruLUT , 
         \Controller_inst.temp_buffer[327].sig_081.FeedThruLUT , 
         \Controller_inst.temp_buffer[326] , 
         \Controller_inst.temp_buffer[327] , 
         \Controller_inst.int_STM32_TX_Byte[327] , 
         \Controller_inst.int_STM32_TX_Byte[326] , 
         \Controller_inst.temp_buffer[325].sig_083.FeedThruLUT , 
         \Controller_inst.temp_buffer[325] , 
         \Controller_inst.int_STM32_TX_Byte[325] , 
         \Controller_inst.temp_buffer[395].sig_091.FeedThruLUT , 
         \Controller_inst.temp_buffer[396].sig_085.FeedThruLUT , 
         \Controller_inst.temp_buffer[395] , 
         \Controller_inst.temp_buffer[396] , 
         \Controller_inst.int_STM32_TX_Byte[396] , 
         \Controller_inst.int_STM32_TX_Byte[395] , 
         \Controller_inst.temp_buffer[322].sig_089.FeedThruLUT , 
         \Controller_inst.temp_buffer[323].sig_088.FeedThruLUT , 
         \Controller_inst.temp_buffer[322] , 
         \Controller_inst.temp_buffer[323] , 
         \Controller_inst.int_STM32_TX_Byte[323] , 
         \Controller_inst.int_STM32_TX_Byte[322] , 
         \Controller_inst.temp_buffer[320].sig_098.FeedThruLUT , 
         \Controller_inst.temp_buffer[321].sig_090.FeedThruLUT , 
         \Controller_inst.temp_buffer[320] , 
         \Controller_inst.temp_buffer[321] , 
         \Controller_inst.int_STM32_TX_Byte[321] , 
         \Controller_inst.int_STM32_TX_Byte[320] , 
         \Controller_inst.temp_buffer[393].sig_102.FeedThruLUT , 
         \Controller_inst.temp_buffer[394].sig_092.FeedThruLUT , 
         \Controller_inst.temp_buffer[393] , 
         \Controller_inst.temp_buffer[394] , 
         \Controller_inst.int_STM32_TX_Byte[394] , 
         \Controller_inst.int_STM32_TX_Byte[393] , 
         \Controller_inst.temp_buffer[177].sig_094.FeedThruLUT , 
         \Controller_inst.temp_buffer[178].sig_093.FeedThruLUT , 
         \Controller_inst.temp_buffer[177] , 
         \Controller_inst.temp_buffer[178] , 
         \Controller_inst.int_STM32_TX_Byte[178] , 
         \Controller_inst.int_STM32_TX_Byte[177] , 
         \Controller_inst.temp_buffer[176].sig_095.FeedThruLUT , 
         \Controller_inst.temp_buffer[176] , 
         \Controller_inst.int_STM32_TX_Byte[176] , 
         \Controller_inst.temp_buffer[174].sig_097.FeedThruLUT , 
         \Controller_inst.temp_buffer[175].sig_096.FeedThruLUT , 
         \Controller_inst.temp_buffer[174] , 
         \Controller_inst.temp_buffer[175] , 
         \Controller_inst.int_STM32_TX_Byte[175] , 
         \Controller_inst.int_STM32_TX_Byte[174] , 
         \Controller_inst.temp_buffer[318].sig_100.FeedThruLUT , 
         \Controller_inst.temp_buffer[319].sig_099.FeedThruLUT , 
         \Controller_inst.temp_buffer[318] , 
         \Controller_inst.temp_buffer[319] , 
         \Controller_inst.int_STM32_TX_Byte[319] , 
         \Controller_inst.int_STM32_TX_Byte[318] , 
         \Controller_inst.temp_buffer[316].sig_111.FeedThruLUT , 
         \Controller_inst.temp_buffer[317].sig_101.FeedThruLUT , 
         \Controller_inst.temp_buffer[316] , 
         \Controller_inst.temp_buffer[317] , 
         \Controller_inst.int_STM32_TX_Byte[317] , 
         \Controller_inst.int_STM32_TX_Byte[316] , 
         \Controller_inst.temp_buffer[391].sig_115.FeedThruLUT , 
         \Controller_inst.temp_buffer[392].sig_103.FeedThruLUT , 
         \Controller_inst.temp_buffer[391] , 
         \Controller_inst.temp_buffer[392] , 
         \Controller_inst.int_STM32_TX_Byte[392] , 
         \Controller_inst.int_STM32_TX_Byte[391] , 
         \Controller_inst.temp_buffer[510].sig_105.FeedThruLUT , 
         \Controller_inst.temp_buffer[511].sig_104.FeedThruLUT , 
         \Controller_inst.temp_buffer[510] , 
         \Controller_inst.temp_buffer[511] , 
         \Controller_inst.int_STM32_TX_Byte[511] , 
         \Controller_inst.int_STM32_TX_Byte[510] , 
         \Controller_inst.temp_buffer[172].sig_107.FeedThruLUT , 
         \Controller_inst.temp_buffer[173].sig_106.FeedThruLUT , 
         \Controller_inst.temp_buffer[172] , 
         \Controller_inst.temp_buffer[173] , 
         \Controller_inst.int_STM32_TX_Byte[173] , 
         \Controller_inst.int_STM32_TX_Byte[172] , 
         \Controller_inst.temp_buffer[171].sig_108.FeedThruLUT , 
         \Controller_inst.temp_buffer[171] , 
         \Controller_inst.int_STM32_TX_Byte[171] , 
         \Controller_inst.temp_buffer[169].sig_110.FeedThruLUT , 
         \Controller_inst.temp_buffer[170].sig_109.FeedThruLUT , 
         \Controller_inst.temp_buffer[169] , 
         \Controller_inst.temp_buffer[170] , 
         \Controller_inst.int_STM32_TX_Byte[170] , 
         \Controller_inst.int_STM32_TX_Byte[169] , 
         \Controller_inst.temp_buffer[314].sig_113.FeedThruLUT , 
         \Controller_inst.temp_buffer[315].sig_112.FeedThruLUT , 
         \Controller_inst.temp_buffer[314] , 
         \Controller_inst.temp_buffer[315] , 
         \Controller_inst.int_STM32_TX_Byte[315] , 
         \Controller_inst.int_STM32_TX_Byte[314] , 
         \Controller_inst.temp_buffer[312].sig_123.FeedThruLUT , 
         \Controller_inst.temp_buffer[313].sig_114.FeedThruLUT , 
         \Controller_inst.temp_buffer[312] , 
         \Controller_inst.temp_buffer[313] , 
         \Controller_inst.int_STM32_TX_Byte[313] , 
         \Controller_inst.int_STM32_TX_Byte[312] , 
         \Controller_inst.temp_buffer[389].sig_127.FeedThruLUT , 
         \Controller_inst.temp_buffer[390].sig_116.FeedThruLUT , 
         \Controller_inst.temp_buffer[389] , 
         \Controller_inst.temp_buffer[390] , 
         \Controller_inst.int_STM32_TX_Byte[390] , 
         \Controller_inst.int_STM32_TX_Byte[389] , 
         \Controller_inst.temp_buffer[508].sig_129.FeedThruLUT , 
         \Controller_inst.temp_buffer[509].sig_117.FeedThruLUT , 
         \Controller_inst.temp_buffer[508] , 
         \Controller_inst.temp_buffer[509] , 
         \Controller_inst.int_STM32_TX_Byte[509] , 
         \Controller_inst.int_STM32_TX_Byte[508] , 
         \Controller_inst.temp_buffer[167].sig_119.FeedThruLUT , 
         \Controller_inst.temp_buffer[168].sig_118.FeedThruLUT , 
         \Controller_inst.temp_buffer[167] , 
         \Controller_inst.temp_buffer[168] , 
         \Controller_inst.int_STM32_TX_Byte[168] , 
         \Controller_inst.int_STM32_TX_Byte[167] , 
         \Controller_inst.temp_buffer[166].sig_120.FeedThruLUT , 
         \Controller_inst.temp_buffer[166] , 
         \Controller_inst.int_STM32_TX_Byte[166] , 
         \Controller_inst.temp_buffer[164].sig_122.FeedThruLUT , 
         \Controller_inst.temp_buffer[165].sig_121.FeedThruLUT , 
         \Controller_inst.temp_buffer[164] , 
         \Controller_inst.temp_buffer[165] , 
         \Controller_inst.int_STM32_TX_Byte[165] , 
         \Controller_inst.int_STM32_TX_Byte[164] , 
         \Controller_inst.temp_buffer[310].sig_125.FeedThruLUT , 
         \Controller_inst.temp_buffer[311].sig_124.FeedThruLUT , 
         \Controller_inst.temp_buffer[310] , 
         \Controller_inst.temp_buffer[311] , 
         \Controller_inst.int_STM32_TX_Byte[311] , 
         \Controller_inst.int_STM32_TX_Byte[310] , 
         \Controller_inst.temp_buffer[308].sig_135.FeedThruLUT , 
         \Controller_inst.temp_buffer[309].sig_126.FeedThruLUT , 
         \Controller_inst.temp_buffer[308] , 
         \Controller_inst.temp_buffer[309] , 
         \Controller_inst.int_STM32_TX_Byte[309] , 
         \Controller_inst.int_STM32_TX_Byte[308] , 
         \Controller_inst.temp_buffer[387].sig_139.FeedThruLUT , 
         \Controller_inst.temp_buffer[388].sig_128.FeedThruLUT , 
         \Controller_inst.temp_buffer[387] , 
         \Controller_inst.temp_buffer[388] , 
         \Controller_inst.int_STM32_TX_Byte[388] , 
         \Controller_inst.int_STM32_TX_Byte[387] , 
         \Controller_inst.temp_buffer[162].sig_131.FeedThruLUT , 
         \Controller_inst.temp_buffer[163].sig_130.FeedThruLUT , 
         \Controller_inst.temp_buffer[162] , 
         \Controller_inst.temp_buffer[163] , 
         \Controller_inst.int_STM32_TX_Byte[163] , 
         \Controller_inst.int_STM32_TX_Byte[162] , 
         \Controller_inst.temp_buffer[161].sig_132.FeedThruLUT , 
         \Controller_inst.temp_buffer[161] , 
         \Controller_inst.int_STM32_TX_Byte[161] , 
         \Controller_inst.temp_buffer[159].sig_134.FeedThruLUT , 
         \Controller_inst.temp_buffer[160].sig_133.FeedThruLUT , 
         \Controller_inst.temp_buffer[159] , 
         \Controller_inst.temp_buffer[160] , 
         \Controller_inst.int_STM32_TX_Byte[160] , 
         \Controller_inst.int_STM32_TX_Byte[159] , 
         \Controller_inst.temp_buffer[306].sig_137.FeedThruLUT , 
         \Controller_inst.temp_buffer[307].sig_136.FeedThruLUT , 
         \Controller_inst.temp_buffer[306] , 
         \Controller_inst.temp_buffer[307] , 
         \Controller_inst.int_STM32_TX_Byte[307] , 
         \Controller_inst.int_STM32_TX_Byte[306] , 
         \Controller_inst.temp_buffer[304].sig_147.FeedThruLUT , 
         \Controller_inst.temp_buffer[305].sig_138.FeedThruLUT , 
         \Controller_inst.temp_buffer[304] , 
         \Controller_inst.temp_buffer[305] , 
         \Controller_inst.int_STM32_TX_Byte[305] , 
         \Controller_inst.int_STM32_TX_Byte[304] , 
         \Controller_inst.temp_buffer[385].sig_151.FeedThruLUT , 
         \Controller_inst.temp_buffer[386].sig_140.FeedThruLUT , 
         \Controller_inst.temp_buffer[385] , 
         \Controller_inst.temp_buffer[386] , 
         \Controller_inst.int_STM32_TX_Byte[386] , 
         \Controller_inst.int_STM32_TX_Byte[385] , 
         \Controller_inst.temp_buffer[506].sig_153.FeedThruLUT , 
         \Controller_inst.temp_buffer[507].sig_141.FeedThruLUT , 
         \Controller_inst.temp_buffer[506] , 
         \Controller_inst.temp_buffer[507] , 
         \Controller_inst.int_STM32_TX_Byte[507] , 
         \Controller_inst.int_STM32_TX_Byte[506] , 
         \Controller_inst.temp_buffer[157].sig_143.FeedThruLUT , 
         \Controller_inst.temp_buffer[158].sig_142.FeedThruLUT , 
         \Controller_inst.temp_buffer[157] , 
         \Controller_inst.temp_buffer[158] , 
         \Controller_inst.int_STM32_TX_Byte[158] , 
         \Controller_inst.int_STM32_TX_Byte[157] , 
         \Controller_inst.temp_buffer[156].sig_144.FeedThruLUT , 
         \Controller_inst.temp_buffer[156] , 
         \Controller_inst.int_STM32_TX_Byte[156] , 
         \Controller_inst.temp_buffer[154].sig_146.FeedThruLUT , 
         \Controller_inst.temp_buffer[155].sig_145.FeedThruLUT , 
         \Controller_inst.temp_buffer[154] , 
         \Controller_inst.temp_buffer[155] , 
         \Controller_inst.int_STM32_TX_Byte[155] , 
         \Controller_inst.int_STM32_TX_Byte[154] , 
         \Controller_inst.temp_buffer[302].sig_149.FeedThruLUT , 
         \Controller_inst.temp_buffer[303].sig_148.FeedThruLUT , 
         \Controller_inst.temp_buffer[302] , 
         \Controller_inst.temp_buffer[303] , 
         \Controller_inst.int_STM32_TX_Byte[303] , 
         \Controller_inst.int_STM32_TX_Byte[302] , 
         \Controller_inst.temp_buffer[300].sig_159.FeedThruLUT , 
         \Controller_inst.temp_buffer[301].sig_150.FeedThruLUT , 
         \Controller_inst.temp_buffer[300] , 
         \Controller_inst.temp_buffer[301] , 
         \Controller_inst.int_STM32_TX_Byte[301] , 
         \Controller_inst.int_STM32_TX_Byte[300] , 
         \Controller_inst.temp_buffer[383].sig_163.FeedThruLUT , 
         \Controller_inst.temp_buffer[384].sig_152.FeedThruLUT , 
         \Controller_inst.temp_buffer[383] , 
         \Controller_inst.temp_buffer[384] , 
         \Controller_inst.int_STM32_TX_Byte[384] , 
         \Controller_inst.int_STM32_TX_Byte[383] , 
         \Controller_inst.temp_buffer[152].sig_155.FeedThruLUT , 
         \Controller_inst.temp_buffer[153].sig_154.FeedThruLUT , 
         \Controller_inst.temp_buffer[152] , 
         \Controller_inst.temp_buffer[153] , 
         \Controller_inst.int_STM32_TX_Byte[153] , 
         \Controller_inst.int_STM32_TX_Byte[152] , 
         \Controller_inst.temp_buffer[151].sig_156.FeedThruLUT , 
         \Controller_inst.temp_buffer[151] , 
         \Controller_inst.int_STM32_TX_Byte[151] , 
         \Controller_inst.temp_buffer[149].sig_158.FeedThruLUT , 
         \Controller_inst.temp_buffer[150].sig_157.FeedThruLUT , 
         \Controller_inst.temp_buffer[149] , 
         \Controller_inst.temp_buffer[150] , 
         \Controller_inst.int_STM32_TX_Byte[150] , 
         \Controller_inst.int_STM32_TX_Byte[149] , 
         \Controller_inst.temp_buffer[298].sig_161.FeedThruLUT , 
         \Controller_inst.temp_buffer[299].sig_160.FeedThruLUT , 
         \Controller_inst.temp_buffer[298] , 
         \Controller_inst.temp_buffer[299] , 
         \Controller_inst.int_STM32_TX_Byte[299] , 
         \Controller_inst.int_STM32_TX_Byte[298] , 
         \Controller_inst.temp_buffer[296].sig_171.FeedThruLUT , 
         \Controller_inst.temp_buffer[297].sig_162.FeedThruLUT , 
         \Controller_inst.temp_buffer[296] , 
         \Controller_inst.temp_buffer[297] , 
         \Controller_inst.int_STM32_TX_Byte[297] , 
         \Controller_inst.int_STM32_TX_Byte[296] , 
         \Controller_inst.temp_buffer[381].sig_175.FeedThruLUT , 
         \Controller_inst.temp_buffer[382].sig_164.FeedThruLUT , 
         \Controller_inst.temp_buffer[381] , 
         \Controller_inst.temp_buffer[382] , 
         \Controller_inst.int_STM32_TX_Byte[382] , 
         \Controller_inst.int_STM32_TX_Byte[381] , 
         \Controller_inst.temp_buffer[504].sig_177.FeedThruLUT , 
         \Controller_inst.temp_buffer[505].sig_165.FeedThruLUT , 
         \Controller_inst.temp_buffer[504] , 
         \Controller_inst.temp_buffer[505] , 
         \Controller_inst.int_STM32_TX_Byte[505] , 
         \Controller_inst.int_STM32_TX_Byte[504] , 
         \Controller_inst.temp_buffer[147].sig_167.FeedThruLUT , 
         \Controller_inst.temp_buffer[148].sig_166.FeedThruLUT , 
         \Controller_inst.temp_buffer[147] , 
         \Controller_inst.temp_buffer[148] , 
         \Controller_inst.int_STM32_TX_Byte[148] , 
         \Controller_inst.int_STM32_TX_Byte[147] , 
         \Controller_inst.temp_buffer[146].sig_168.FeedThruLUT , 
         \Controller_inst.temp_buffer[146] , 
         \Controller_inst.int_STM32_TX_Byte[146] , 
         \Controller_inst.temp_buffer[144].sig_170.FeedThruLUT , 
         \Controller_inst.temp_buffer[145].sig_169.FeedThruLUT , 
         \Controller_inst.temp_buffer[144] , 
         \Controller_inst.temp_buffer[145] , 
         \Controller_inst.int_STM32_TX_Byte[145] , 
         \Controller_inst.int_STM32_TX_Byte[144] , 
         \Controller_inst.temp_buffer[294].sig_173.FeedThruLUT , 
         \Controller_inst.temp_buffer[295].sig_172.FeedThruLUT , 
         \Controller_inst.temp_buffer[294] , 
         \Controller_inst.temp_buffer[295] , 
         \Controller_inst.int_STM32_TX_Byte[295] , 
         \Controller_inst.int_STM32_TX_Byte[294] , 
         \Controller_inst.temp_buffer[292].sig_183.FeedThruLUT , 
         \Controller_inst.temp_buffer[293].sig_174.FeedThruLUT , 
         \Controller_inst.temp_buffer[292] , 
         \Controller_inst.temp_buffer[293] , 
         \Controller_inst.int_STM32_TX_Byte[293] , 
         \Controller_inst.int_STM32_TX_Byte[292] , 
         \Controller_inst.temp_buffer[379].sig_187.FeedThruLUT , 
         \Controller_inst.temp_buffer[380].sig_176.FeedThruLUT , 
         \Controller_inst.temp_buffer[379] , 
         \Controller_inst.temp_buffer[380] , 
         \Controller_inst.int_STM32_TX_Byte[380] , 
         \Controller_inst.int_STM32_TX_Byte[379] , 
         \Controller_inst.temp_buffer[142].sig_179.FeedThruLUT , 
         \Controller_inst.temp_buffer[143].sig_178.FeedThruLUT , 
         \Controller_inst.temp_buffer[142] , 
         \Controller_inst.temp_buffer[143] , 
         \Controller_inst.int_STM32_TX_Byte[143] , 
         \Controller_inst.int_STM32_TX_Byte[142] , 
         \Controller_inst.temp_buffer[140].sig_181.FeedThruLUT , 
         \Controller_inst.temp_buffer[141].sig_180.FeedThruLUT , 
         \Controller_inst.temp_buffer[140] , 
         \Controller_inst.temp_buffer[141] , 
         \Controller_inst.int_STM32_TX_Byte[141] , 
         \Controller_inst.int_STM32_TX_Byte[140] , 
         \Controller_inst.temp_buffer[138].sig_190.FeedThruLUT , 
         \Controller_inst.temp_buffer[139].sig_182.FeedThruLUT , 
         \Controller_inst.temp_buffer[138] , 
         \Controller_inst.temp_buffer[139] , 
         \Controller_inst.int_STM32_TX_Byte[139] , 
         \Controller_inst.int_STM32_TX_Byte[138] , 
         \Controller_inst.temp_buffer[290].sig_185.FeedThruLUT , 
         \Controller_inst.temp_buffer[291].sig_184.FeedThruLUT , 
         \Controller_inst.temp_buffer[290] , 
         \Controller_inst.temp_buffer[291] , 
         \Controller_inst.int_STM32_TX_Byte[291] , 
         \Controller_inst.int_STM32_TX_Byte[290] , 
         \Controller_inst.temp_buffer[288].sig_195.FeedThruLUT , 
         \Controller_inst.temp_buffer[289].sig_186.FeedThruLUT , 
         \Controller_inst.temp_buffer[288] , 
         \Controller_inst.temp_buffer[289] , 
         \Controller_inst.int_STM32_TX_Byte[289] , 
         \Controller_inst.int_STM32_TX_Byte[288] , 
         \Controller_inst.temp_buffer[377].sig_199.FeedThruLUT , 
         \Controller_inst.temp_buffer[378].sig_188.FeedThruLUT , 
         \Controller_inst.temp_buffer[377] , 
         \Controller_inst.temp_buffer[378] , 
         \Controller_inst.int_STM32_TX_Byte[378] , 
         \Controller_inst.int_STM32_TX_Byte[377] , 
         \Controller_inst.temp_buffer[502].sig_201.FeedThruLUT , 
         \Controller_inst.temp_buffer[503].sig_189.FeedThruLUT , 
         \Controller_inst.temp_buffer[502] , 
         \Controller_inst.temp_buffer[503] , 
         \Controller_inst.int_STM32_TX_Byte[503] , 
         \Controller_inst.int_STM32_TX_Byte[502] , 
         \Controller_inst.temp_buffer[137].sig_191.FeedThruLUT , 
         \Controller_inst.temp_buffer[137] , 
         \Controller_inst.int_STM32_TX_Byte[137] , 
         \Controller_inst.temp_buffer[135].sig_193.FeedThruLUT , 
         \Controller_inst.temp_buffer[136].sig_192.FeedThruLUT , 
         \Controller_inst.temp_buffer[135] , 
         \Controller_inst.temp_buffer[136] , 
         \Controller_inst.int_STM32_TX_Byte[136] , 
         \Controller_inst.int_STM32_TX_Byte[135] , 
         \Controller_inst.temp_buffer[133].sig_202.FeedThruLUT , 
         \Controller_inst.temp_buffer[134].sig_194.FeedThruLUT , 
         \Controller_inst.temp_buffer[133] , 
         \Controller_inst.temp_buffer[134] , 
         \Controller_inst.int_STM32_TX_Byte[134] , 
         \Controller_inst.int_STM32_TX_Byte[133] , 
         \Controller_inst.temp_buffer[286].sig_197.FeedThruLUT , 
         \Controller_inst.temp_buffer[287].sig_196.FeedThruLUT , 
         \Controller_inst.temp_buffer[286] , 
         \Controller_inst.temp_buffer[287] , 
         \Controller_inst.int_STM32_TX_Byte[287] , 
         \Controller_inst.int_STM32_TX_Byte[286] , 
         \Controller_inst.temp_buffer[284].sig_207.FeedThruLUT , 
         \Controller_inst.temp_buffer[285].sig_198.FeedThruLUT , 
         \Controller_inst.temp_buffer[284] , 
         \Controller_inst.temp_buffer[285] , 
         \Controller_inst.int_STM32_TX_Byte[285] , 
         \Controller_inst.int_STM32_TX_Byte[284] , 
         \Controller_inst.temp_buffer[375].sig_211.FeedThruLUT , 
         \Controller_inst.temp_buffer[376].sig_200.FeedThruLUT , 
         \Controller_inst.temp_buffer[375] , 
         \Controller_inst.temp_buffer[376] , 
         \Controller_inst.int_STM32_TX_Byte[376] , 
         \Controller_inst.int_STM32_TX_Byte[375] , 
         \Controller_inst.temp_buffer[132].sig_203.FeedThruLUT , 
         \Controller_inst.temp_buffer[132] , 
         \Controller_inst.int_STM32_TX_Byte[132] , 
         \Controller_inst.temp_buffer[130].sig_205.FeedThruLUT , 
         \Controller_inst.temp_buffer[131].sig_204.FeedThruLUT , 
         \Controller_inst.temp_buffer[130] , 
         \Controller_inst.temp_buffer[131] , 
         \Controller_inst.int_STM32_TX_Byte[131] , 
         \Controller_inst.int_STM32_TX_Byte[130] , 
         \Controller_inst.temp_buffer[128].sig_214.FeedThruLUT , 
         \Controller_inst.temp_buffer[129].sig_206.FeedThruLUT , 
         \Controller_inst.temp_buffer[128] , 
         \Controller_inst.temp_buffer[129] , 
         \Controller_inst.int_STM32_TX_Byte[129] , 
         \Controller_inst.int_STM32_TX_Byte[128] , 
         \Controller_inst.temp_buffer[282].sig_209.FeedThruLUT , 
         \Controller_inst.temp_buffer[283].sig_208.FeedThruLUT , 
         \Controller_inst.temp_buffer[282] , 
         \Controller_inst.temp_buffer[283] , 
         \Controller_inst.int_STM32_TX_Byte[283] , 
         \Controller_inst.int_STM32_TX_Byte[282] , 
         \Controller_inst.temp_buffer[280].sig_219.FeedThruLUT , 
         \Controller_inst.temp_buffer[281].sig_210.FeedThruLUT , 
         \Controller_inst.temp_buffer[280] , 
         \Controller_inst.temp_buffer[281] , 
         \Controller_inst.int_STM32_TX_Byte[281] , 
         \Controller_inst.int_STM32_TX_Byte[280] , 
         \Controller_inst.temp_buffer[373].sig_223.FeedThruLUT , 
         \Controller_inst.temp_buffer[374].sig_212.FeedThruLUT , 
         \Controller_inst.temp_buffer[373] , 
         \Controller_inst.temp_buffer[374] , 
         \Controller_inst.int_STM32_TX_Byte[374] , 
         \Controller_inst.int_STM32_TX_Byte[373] , 
         \Controller_inst.temp_buffer[500].sig_225.FeedThruLUT , 
         \Controller_inst.temp_buffer[501].sig_213.FeedThruLUT , 
         \Controller_inst.temp_buffer[500] , 
         \Controller_inst.temp_buffer[501] , 
         \Controller_inst.int_STM32_TX_Byte[501] , 
         \Controller_inst.int_STM32_TX_Byte[500] , 
         \Controller_inst.temp_buffer[127].sig_215.FeedThruLUT , 
         \Controller_inst.temp_buffer[127] , 
         \Controller_inst.int_STM32_TX_Byte[127] , 
         \Controller_inst.temp_buffer[126].sig_216.FeedThruLUT , 
         \Controller_inst.temp_buffer[126] , 
         \Controller_inst.int_STM32_TX_Byte[126] , 
         \Controller_inst.temp_buffer[124].sig_218.FeedThruLUT , 
         \Controller_inst.temp_buffer[125].sig_217.FeedThruLUT , 
         \Controller_inst.temp_buffer[124] , 
         \Controller_inst.temp_buffer[125] , 
         \Controller_inst.int_STM32_TX_Byte[125] , 
         \Controller_inst.int_STM32_TX_Byte[124] , 
         \Controller_inst.temp_buffer[278].sig_221.FeedThruLUT , 
         \Controller_inst.temp_buffer[279].sig_220.FeedThruLUT , 
         \Controller_inst.temp_buffer[278] , 
         \Controller_inst.temp_buffer[279] , 
         \Controller_inst.int_STM32_TX_Byte[279] , 
         \Controller_inst.int_STM32_TX_Byte[278] , 
         \Controller_inst.temp_buffer[276].sig_232.FeedThruLUT , 
         \Controller_inst.temp_buffer[277].sig_222.FeedThruLUT , 
         \Controller_inst.temp_buffer[276] , 
         \Controller_inst.temp_buffer[277] , 
         \Controller_inst.int_STM32_TX_Byte[277] , 
         \Controller_inst.int_STM32_TX_Byte[276] , 
         \Controller_inst.temp_buffer[371].sig_236.FeedThruLUT , 
         \Controller_inst.temp_buffer[372].sig_224.FeedThruLUT , 
         \Controller_inst.temp_buffer[371] , 
         \Controller_inst.temp_buffer[372] , 
         \Controller_inst.int_STM32_TX_Byte[372] , 
         \Controller_inst.int_STM32_TX_Byte[371] , 
         \Controller_inst.temp_buffer[498].sig_238.FeedThruLUT , 
         \Controller_inst.temp_buffer[499].sig_226.FeedThruLUT , 
         \Controller_inst.temp_buffer[498] , 
         \Controller_inst.temp_buffer[499] , 
         \Controller_inst.int_STM32_TX_Byte[499] , 
         \Controller_inst.int_STM32_TX_Byte[498] , 
         \Controller_inst.temp_buffer[122].sig_228.FeedThruLUT , 
         \Controller_inst.temp_buffer[123].sig_227.FeedThruLUT , 
         \Controller_inst.temp_buffer[122] , 
         \Controller_inst.temp_buffer[123] , 
         \Controller_inst.int_STM32_TX_Byte[123] , 
         \Controller_inst.int_STM32_TX_Byte[122] , 
         \Controller_inst.temp_buffer[120].sig_230.FeedThruLUT , 
         \Controller_inst.temp_buffer[121].sig_229.FeedThruLUT , 
         \Controller_inst.temp_buffer[120] , 
         \Controller_inst.temp_buffer[121] , 
         \Controller_inst.int_STM32_TX_Byte[121] , 
         \Controller_inst.int_STM32_TX_Byte[120] , 
         \Controller_inst.temp_buffer[118].sig_239.FeedThruLUT , 
         \Controller_inst.temp_buffer[119].sig_231.FeedThruLUT , 
         \Controller_inst.temp_buffer[118] , 
         \Controller_inst.temp_buffer[119] , 
         \Controller_inst.int_STM32_TX_Byte[119] , 
         \Controller_inst.int_STM32_TX_Byte[118] , 
         \Controller_inst.temp_buffer[274].sig_234.FeedThruLUT , 
         \Controller_inst.temp_buffer[275].sig_233.FeedThruLUT , 
         \Controller_inst.temp_buffer[274] , 
         \Controller_inst.temp_buffer[275] , 
         \Controller_inst.int_STM32_TX_Byte[275] , 
         \Controller_inst.int_STM32_TX_Byte[274] , 
         \Controller_inst.temp_buffer[272].sig_244.FeedThruLUT , 
         \Controller_inst.temp_buffer[273].sig_235.FeedThruLUT , 
         \Controller_inst.temp_buffer[272] , 
         \Controller_inst.temp_buffer[273] , 
         \Controller_inst.int_STM32_TX_Byte[273] , 
         \Controller_inst.int_STM32_TX_Byte[272] , 
         \Controller_inst.temp_buffer[369].sig_248.FeedThruLUT , 
         \Controller_inst.temp_buffer[370].sig_237.FeedThruLUT , 
         \Controller_inst.temp_buffer[369] , 
         \Controller_inst.temp_buffer[370] , 
         \Controller_inst.int_STM32_TX_Byte[370] , 
         \Controller_inst.int_STM32_TX_Byte[369] , 
         \Controller_inst.temp_buffer[117].sig_240.FeedThruLUT , 
         \Controller_inst.temp_buffer[117] , 
         \Controller_inst.int_STM32_TX_Byte[117] , 
         \Controller_inst.temp_buffer[115].sig_242.FeedThruLUT , 
         \Controller_inst.temp_buffer[116].sig_241.FeedThruLUT , 
         \Controller_inst.temp_buffer[115] , 
         \Controller_inst.temp_buffer[116] , 
         \Controller_inst.int_STM32_TX_Byte[116] , 
         \Controller_inst.int_STM32_TX_Byte[115] , 
         \Controller_inst.temp_buffer[113].sig_251.FeedThruLUT , 
         \Controller_inst.temp_buffer[114].sig_243.FeedThruLUT , 
         \Controller_inst.temp_buffer[113] , 
         \Controller_inst.temp_buffer[114] , 
         \Controller_inst.int_STM32_TX_Byte[114] , 
         \Controller_inst.int_STM32_TX_Byte[113] , 
         \Controller_inst.temp_buffer[270].sig_246.FeedThruLUT , 
         \Controller_inst.temp_buffer[271].sig_245.FeedThruLUT , 
         \Controller_inst.temp_buffer[270] , 
         \Controller_inst.temp_buffer[271] , 
         \Controller_inst.int_STM32_TX_Byte[271] , 
         \Controller_inst.int_STM32_TX_Byte[270] , 
         \Controller_inst.temp_buffer[268].sig_256.FeedThruLUT , 
         \Controller_inst.temp_buffer[269].sig_247.FeedThruLUT , 
         \Controller_inst.temp_buffer[268] , 
         \Controller_inst.temp_buffer[269] , 
         \Controller_inst.int_STM32_TX_Byte[269] , 
         \Controller_inst.int_STM32_TX_Byte[268] , 
         \Controller_inst.temp_buffer[367].sig_260.FeedThruLUT , 
         \Controller_inst.temp_buffer[368].sig_249.FeedThruLUT , 
         \Controller_inst.temp_buffer[367] , 
         \Controller_inst.temp_buffer[368] , 
         \Controller_inst.int_STM32_TX_Byte[368] , 
         \Controller_inst.int_STM32_TX_Byte[367] , 
         \Controller_inst.temp_buffer[496].sig_262.FeedThruLUT , 
         \Controller_inst.temp_buffer[497].sig_250.FeedThruLUT , 
         \Controller_inst.temp_buffer[496] , 
         \Controller_inst.temp_buffer[497] , 
         \Controller_inst.int_STM32_TX_Byte[497] , 
         \Controller_inst.int_STM32_TX_Byte[496] , 
         \Controller_inst.temp_buffer[112].sig_252.FeedThruLUT , 
         \Controller_inst.temp_buffer[112] , 
         \Controller_inst.int_STM32_TX_Byte[112] , 
         \Controller_inst.temp_buffer[110].sig_254.FeedThruLUT , 
         \Controller_inst.temp_buffer[111].sig_253.FeedThruLUT , 
         \Controller_inst.temp_buffer[110] , 
         \Controller_inst.temp_buffer[111] , 
         \Controller_inst.int_STM32_TX_Byte[111] , 
         \Controller_inst.int_STM32_TX_Byte[110] , 
         \Controller_inst.temp_buffer[108].sig_263.FeedThruLUT , 
         \Controller_inst.temp_buffer[109].sig_255.FeedThruLUT , 
         \Controller_inst.temp_buffer[108] , 
         \Controller_inst.temp_buffer[109] , 
         \Controller_inst.int_STM32_TX_Byte[109] , 
         \Controller_inst.int_STM32_TX_Byte[108] , 
         \Controller_inst.temp_buffer[266].sig_258.FeedThruLUT , 
         \Controller_inst.temp_buffer[267].sig_257.FeedThruLUT , 
         \Controller_inst.temp_buffer[266] , 
         \Controller_inst.temp_buffer[267] , 
         \Controller_inst.int_STM32_TX_Byte[267] , 
         \Controller_inst.int_STM32_TX_Byte[266] , 
         \Controller_inst.temp_buffer[264].sig_268.FeedThruLUT , 
         \Controller_inst.temp_buffer[265].sig_259.FeedThruLUT , 
         \Controller_inst.temp_buffer[264] , 
         \Controller_inst.temp_buffer[265] , 
         \Controller_inst.int_STM32_TX_Byte[265] , 
         \Controller_inst.int_STM32_TX_Byte[264] , 
         \Controller_inst.temp_buffer[365].sig_272.FeedThruLUT , 
         \Controller_inst.temp_buffer[366].sig_261.FeedThruLUT , 
         \Controller_inst.temp_buffer[365] , 
         \Controller_inst.temp_buffer[366] , 
         \Controller_inst.int_STM32_TX_Byte[366] , 
         \Controller_inst.int_STM32_TX_Byte[365] , 
         \Controller_inst.temp_buffer[107].sig_264.FeedThruLUT , 
         \Controller_inst.temp_buffer[107] , 
         \Controller_inst.int_STM32_TX_Byte[107] , 
         \Controller_inst.temp_buffer[105].sig_266.FeedThruLUT , 
         \Controller_inst.temp_buffer[106].sig_265.FeedThruLUT , 
         \Controller_inst.temp_buffer[105] , 
         \Controller_inst.temp_buffer[106] , 
         \Controller_inst.int_STM32_TX_Byte[106] , 
         \Controller_inst.int_STM32_TX_Byte[105] , 
         \Controller_inst.temp_buffer[103].sig_275.FeedThruLUT , 
         \Controller_inst.temp_buffer[104].sig_267.FeedThruLUT , 
         \Controller_inst.temp_buffer[103] , 
         \Controller_inst.temp_buffer[104] , 
         \Controller_inst.int_STM32_TX_Byte[104] , 
         \Controller_inst.int_STM32_TX_Byte[103] , 
         \Controller_inst.temp_buffer[262].sig_270.FeedThruLUT , 
         \Controller_inst.temp_buffer[263].sig_269.FeedThruLUT , 
         \Controller_inst.temp_buffer[262] , 
         \Controller_inst.temp_buffer[263] , 
         \Controller_inst.int_STM32_TX_Byte[263] , 
         \Controller_inst.int_STM32_TX_Byte[262] , 
         \Controller_inst.temp_buffer[260].sig_280.FeedThruLUT , 
         \Controller_inst.temp_buffer[261].sig_271.FeedThruLUT , 
         \Controller_inst.temp_buffer[260] , 
         \Controller_inst.temp_buffer[261] , 
         \Controller_inst.int_STM32_TX_Byte[261] , 
         \Controller_inst.int_STM32_TX_Byte[260] , 
         \Controller_inst.temp_buffer[363].sig_284.FeedThruLUT , 
         \Controller_inst.temp_buffer[364].sig_273.FeedThruLUT , 
         \Controller_inst.temp_buffer[363] , 
         \Controller_inst.temp_buffer[364] , 
         \Controller_inst.int_STM32_TX_Byte[364] , 
         \Controller_inst.int_STM32_TX_Byte[363] , 
         \Controller_inst.temp_buffer[494].sig_286.FeedThruLUT , 
         \Controller_inst.temp_buffer[495].sig_274.FeedThruLUT , 
         \Controller_inst.temp_buffer[494] , 
         \Controller_inst.temp_buffer[495] , 
         \Controller_inst.int_STM32_TX_Byte[495] , 
         \Controller_inst.int_STM32_TX_Byte[494] , 
         \Controller_inst.temp_buffer[102].sig_276.FeedThruLUT , 
         \Controller_inst.temp_buffer[102] , 
         \Controller_inst.int_STM32_TX_Byte[102] , 
         \Controller_inst.temp_buffer[101].sig_277.FeedThruLUT , 
         \Controller_inst.temp_buffer[101] , 
         \Controller_inst.int_STM32_TX_Byte[101] , 
         \Controller_inst.temp_buffer[99].sig_279.FeedThruLUT , 
         \Controller_inst.temp_buffer[100].sig_278.FeedThruLUT , 
         \Controller_inst.temp_buffer[99] , \Controller_inst.temp_buffer[100] , 
         \Controller_inst.int_STM32_TX_Byte[100] , 
         \Controller_inst.int_STM32_TX_Byte[99] , 
         \Controller_inst.temp_buffer[258].sig_282.FeedThruLUT , 
         \Controller_inst.temp_buffer[259].sig_281.FeedThruLUT , 
         \Controller_inst.temp_buffer[258] , 
         \Controller_inst.temp_buffer[259] , 
         \Controller_inst.int_STM32_TX_Byte[259] , 
         \Controller_inst.int_STM32_TX_Byte[258] , 
         \Controller_inst.temp_buffer[256].sig_293.FeedThruLUT , 
         \Controller_inst.temp_buffer[257].sig_283.FeedThruLUT , 
         \Controller_inst.temp_buffer[256] , 
         \Controller_inst.temp_buffer[257] , 
         \Controller_inst.int_STM32_TX_Byte[257] , 
         \Controller_inst.int_STM32_TX_Byte[256] , 
         \Controller_inst.temp_buffer[361].sig_297.FeedThruLUT , 
         \Controller_inst.temp_buffer[362].sig_285.FeedThruLUT , 
         \Controller_inst.temp_buffer[361] , 
         \Controller_inst.temp_buffer[362] , 
         \Controller_inst.int_STM32_TX_Byte[362] , 
         \Controller_inst.int_STM32_TX_Byte[361] , 
         \Controller_inst.temp_buffer[492].sig_299.FeedThruLUT , 
         \Controller_inst.temp_buffer[493].sig_287.FeedThruLUT , 
         \Controller_inst.temp_buffer[492] , 
         \Controller_inst.temp_buffer[493] , 
         \Controller_inst.int_STM32_TX_Byte[493] , 
         \Controller_inst.int_STM32_TX_Byte[492] , 
         \Controller_inst.temp_buffer[97].sig_289.FeedThruLUT , 
         \Controller_inst.temp_buffer[98].sig_288.FeedThruLUT , 
         \Controller_inst.temp_buffer[97] , \Controller_inst.temp_buffer[98] , 
         \Controller_inst.int_STM32_TX_Byte[98] , 
         \Controller_inst.int_STM32_TX_Byte[97] , 
         \Controller_inst.temp_buffer[95].sig_291.FeedThruLUT , 
         \Controller_inst.temp_buffer[96].sig_290.FeedThruLUT , 
         \Controller_inst.temp_buffer[95] , \Controller_inst.temp_buffer[96] , 
         \Controller_inst.int_STM32_TX_Byte[96] , 
         \Controller_inst.int_STM32_TX_Byte[95] , 
         \Controller_inst.temp_buffer[93].sig_300.FeedThruLUT , 
         \Controller_inst.temp_buffer[94].sig_292.FeedThruLUT , 
         \Controller_inst.temp_buffer[93] , \Controller_inst.temp_buffer[94] , 
         \Controller_inst.int_STM32_TX_Byte[94] , 
         \Controller_inst.int_STM32_TX_Byte[93] , 
         \Controller_inst.temp_buffer[254].sig_295.FeedThruLUT , 
         \Controller_inst.temp_buffer[255].sig_294.FeedThruLUT , 
         \Controller_inst.temp_buffer[254] , 
         \Controller_inst.temp_buffer[255] , 
         \Controller_inst.int_STM32_TX_Byte[255] , 
         \Controller_inst.int_STM32_TX_Byte[254] , 
         \Controller_inst.temp_buffer[252].sig_305.FeedThruLUT , 
         \Controller_inst.temp_buffer[253].sig_296.FeedThruLUT , 
         \Controller_inst.temp_buffer[252] , 
         \Controller_inst.temp_buffer[253] , 
         \Controller_inst.int_STM32_TX_Byte[253] , 
         \Controller_inst.int_STM32_TX_Byte[252] , 
         \Controller_inst.temp_buffer[359].sig_309.FeedThruLUT , 
         \Controller_inst.temp_buffer[360].sig_298.FeedThruLUT , 
         \Controller_inst.temp_buffer[359] , 
         \Controller_inst.temp_buffer[360] , 
         \Controller_inst.int_STM32_TX_Byte[360] , 
         \Controller_inst.int_STM32_TX_Byte[359] , 
         \Controller_inst.temp_buffer[92].sig_301.FeedThruLUT , 
         \Controller_inst.temp_buffer[92] , 
         \Controller_inst.int_STM32_TX_Byte[92] , 
         \Controller_inst.temp_buffer[90].sig_303.FeedThruLUT , 
         \Controller_inst.temp_buffer[91].sig_302.FeedThruLUT , 
         \Controller_inst.temp_buffer[90] , \Controller_inst.temp_buffer[91] , 
         \Controller_inst.int_STM32_TX_Byte[91] , 
         \Controller_inst.int_STM32_TX_Byte[90] , 
         \Controller_inst.temp_buffer[88].sig_318.FeedThruLUT , 
         \Controller_inst.temp_buffer[89].sig_304.FeedThruLUT , 
         \Controller_inst.temp_buffer[88] , \Controller_inst.temp_buffer[89] , 
         \Controller_inst.int_STM32_TX_Byte[89] , 
         \Controller_inst.int_STM32_TX_Byte[88] , 
         \Controller_inst.temp_buffer[250].sig_307.FeedThruLUT , 
         \Controller_inst.temp_buffer[251].sig_306.FeedThruLUT , 
         \Controller_inst.temp_buffer[250] , 
         \Controller_inst.temp_buffer[251] , 
         \Controller_inst.int_STM32_TX_Byte[251] , 
         \Controller_inst.int_STM32_TX_Byte[250] , 
         \Controller_inst.temp_buffer[248].sig_312.FeedThruLUT , 
         \Controller_inst.temp_buffer[249].sig_308.FeedThruLUT , 
         \Controller_inst.temp_buffer[248] , 
         \Controller_inst.temp_buffer[249] , 
         \Controller_inst.int_STM32_TX_Byte[249] , 
         \Controller_inst.int_STM32_TX_Byte[248] , 
         \Controller_inst.temp_buffer[357].sig_315.FeedThruLUT , 
         \Controller_inst.temp_buffer[358].sig_310.FeedThruLUT , 
         \Controller_inst.temp_buffer[357] , 
         \Controller_inst.temp_buffer[358] , 
         \Controller_inst.int_STM32_TX_Byte[358] , 
         \Controller_inst.int_STM32_TX_Byte[357] , 
         \Controller_inst.temp_buffer[490].sig_317.FeedThruLUT , 
         \Controller_inst.temp_buffer[491].sig_311.FeedThruLUT , 
         \Controller_inst.temp_buffer[490] , 
         \Controller_inst.temp_buffer[491] , 
         \Controller_inst.int_STM32_TX_Byte[491] , 
         \Controller_inst.int_STM32_TX_Byte[490] , 
         \Controller_inst.temp_buffer[247].sig_313.FeedThruLUT , 
         \Controller_inst.temp_buffer[247] , 
         \Controller_inst.int_STM32_TX_Byte[247] , 
         \Controller_inst.temp_buffer[245].sig_323.FeedThruLUT , 
         \Controller_inst.temp_buffer[246].sig_314.FeedThruLUT , 
         \Controller_inst.temp_buffer[245] , 
         \Controller_inst.temp_buffer[246] , 
         \Controller_inst.int_STM32_TX_Byte[246] , 
         \Controller_inst.int_STM32_TX_Byte[245] , 
         \Controller_inst.temp_buffer[355].sig_327.FeedThruLUT , 
         \Controller_inst.temp_buffer[356].sig_316.FeedThruLUT , 
         \Controller_inst.temp_buffer[355] , 
         \Controller_inst.temp_buffer[356] , 
         \Controller_inst.int_STM32_TX_Byte[356] , 
         \Controller_inst.int_STM32_TX_Byte[355] , 
         \Controller_inst.temp_buffer[87].sig_319.FeedThruLUT , 
         \Controller_inst.temp_buffer[87] , 
         \Controller_inst.int_STM32_TX_Byte[87] , 
         \Controller_inst.temp_buffer[85].sig_321.FeedThruLUT , 
         \Controller_inst.temp_buffer[86].sig_320.FeedThruLUT , 
         \Controller_inst.temp_buffer[85] , \Controller_inst.temp_buffer[86] , 
         \Controller_inst.int_STM32_TX_Byte[86] , 
         \Controller_inst.int_STM32_TX_Byte[85] , 
         \Controller_inst.temp_buffer[83].sig_330.FeedThruLUT , 
         \Controller_inst.temp_buffer[84].sig_322.FeedThruLUT , 
         \Controller_inst.temp_buffer[83] , \Controller_inst.temp_buffer[84] , 
         \Controller_inst.int_STM32_TX_Byte[84] , 
         \Controller_inst.int_STM32_TX_Byte[83] , 
         \Controller_inst.temp_buffer[243].sig_325.FeedThruLUT , 
         \Controller_inst.temp_buffer[244].sig_324.FeedThruLUT , 
         \Controller_inst.temp_buffer[243] , 
         \Controller_inst.temp_buffer[244] , 
         \Controller_inst.int_STM32_TX_Byte[244] , 
         \Controller_inst.int_STM32_TX_Byte[243] , 
         \Controller_inst.temp_buffer[241].sig_335.FeedThruLUT , 
         \Controller_inst.temp_buffer[242].sig_326.FeedThruLUT , 
         \Controller_inst.temp_buffer[241] , 
         \Controller_inst.temp_buffer[242] , 
         \Controller_inst.int_STM32_TX_Byte[242] , 
         \Controller_inst.int_STM32_TX_Byte[241] , 
         \Controller_inst.temp_buffer[353].sig_339.FeedThruLUT , 
         \Controller_inst.temp_buffer[354].sig_328.FeedThruLUT , 
         \Controller_inst.temp_buffer[353] , 
         \Controller_inst.temp_buffer[354] , 
         \Controller_inst.int_STM32_TX_Byte[354] , 
         \Controller_inst.int_STM32_TX_Byte[353] , 
         \Controller_inst.temp_buffer[488].sig_341.FeedThruLUT , 
         \Controller_inst.temp_buffer[489].sig_329.FeedThruLUT , 
         \Controller_inst.temp_buffer[488] , 
         \Controller_inst.temp_buffer[489] , 
         \Controller_inst.int_STM32_TX_Byte[489] , 
         \Controller_inst.int_STM32_TX_Byte[488] , 
         \Controller_inst.temp_buffer[82].sig_331.FeedThruLUT , 
         \Controller_inst.temp_buffer[82] , 
         \Controller_inst.int_STM32_TX_Byte[82] , 
         \Controller_inst.temp_buffer[81].sig_332.FeedThruLUT , 
         \Controller_inst.temp_buffer[81] , 
         \Controller_inst.int_STM32_TX_Byte[81] , 
         \Controller_inst.temp_buffer[79].sig_334.FeedThruLUT , 
         \Controller_inst.temp_buffer[80].sig_333.FeedThruLUT , 
         \Controller_inst.temp_buffer[79] , \Controller_inst.temp_buffer[80] , 
         \Controller_inst.int_STM32_TX_Byte[80] , 
         \Controller_inst.int_STM32_TX_Byte[79] , 
         \Controller_inst.temp_buffer[239].sig_337.FeedThruLUT , 
         \Controller_inst.temp_buffer[240].sig_336.FeedThruLUT , 
         \Controller_inst.temp_buffer[239] , 
         \Controller_inst.temp_buffer[240] , 
         \Controller_inst.int_STM32_TX_Byte[240] , 
         \Controller_inst.int_STM32_TX_Byte[239] , 
         \Controller_inst.temp_buffer[237].sig_348.FeedThruLUT , 
         \Controller_inst.temp_buffer[238].sig_338.FeedThruLUT , 
         \Controller_inst.temp_buffer[237] , 
         \Controller_inst.temp_buffer[238] , 
         \Controller_inst.int_STM32_TX_Byte[238] , 
         \Controller_inst.int_STM32_TX_Byte[237] , 
         \Controller_inst.temp_buffer[351].sig_352.FeedThruLUT , 
         \Controller_inst.temp_buffer[352].sig_340.FeedThruLUT , 
         \Controller_inst.temp_buffer[351] , 
         \Controller_inst.temp_buffer[352] , 
         \Controller_inst.int_STM32_TX_Byte[352] , 
         \Controller_inst.int_STM32_TX_Byte[351] , 
         \Controller_inst.temp_buffer[486].sig_354.FeedThruLUT , 
         \Controller_inst.temp_buffer[487].sig_342.FeedThruLUT , 
         \Controller_inst.temp_buffer[486] , 
         \Controller_inst.temp_buffer[487] , 
         \Controller_inst.int_STM32_TX_Byte[487] , 
         \Controller_inst.int_STM32_TX_Byte[486] , 
         \Controller_inst.temp_buffer[77].sig_344.FeedThruLUT , 
         \Controller_inst.temp_buffer[78].sig_343.FeedThruLUT , 
         \Controller_inst.temp_buffer[77] , \Controller_inst.temp_buffer[78] , 
         \Controller_inst.int_STM32_TX_Byte[78] , 
         \Controller_inst.int_STM32_TX_Byte[77] , 
         \Controller_inst.temp_buffer[75].sig_346.FeedThruLUT , 
         \Controller_inst.temp_buffer[76].sig_345.FeedThruLUT , 
         \Controller_inst.temp_buffer[75] , \Controller_inst.temp_buffer[76] , 
         \Controller_inst.int_STM32_TX_Byte[76] , 
         \Controller_inst.int_STM32_TX_Byte[75] , 
         \Controller_inst.temp_buffer[73].sig_355.FeedThruLUT , 
         \Controller_inst.temp_buffer[74].sig_347.FeedThruLUT , 
         \Controller_inst.temp_buffer[73] , \Controller_inst.temp_buffer[74] , 
         \Controller_inst.int_STM32_TX_Byte[74] , 
         \Controller_inst.int_STM32_TX_Byte[73] , 
         \Controller_inst.temp_buffer[235].sig_350.FeedThruLUT , 
         \Controller_inst.temp_buffer[236].sig_349.FeedThruLUT , 
         \Controller_inst.temp_buffer[235] , 
         \Controller_inst.temp_buffer[236] , 
         \Controller_inst.int_STM32_TX_Byte[236] , 
         \Controller_inst.int_STM32_TX_Byte[235] , 
         \Controller_inst.temp_buffer[233].sig_360.FeedThruLUT , 
         \Controller_inst.temp_buffer[234].sig_351.FeedThruLUT , 
         \Controller_inst.temp_buffer[233] , 
         \Controller_inst.temp_buffer[234] , 
         \Controller_inst.int_STM32_TX_Byte[234] , 
         \Controller_inst.int_STM32_TX_Byte[233] , 
         \Controller_inst.temp_buffer[349].sig_364.FeedThruLUT , 
         \Controller_inst.temp_buffer[350].sig_353.FeedThruLUT , 
         \Controller_inst.temp_buffer[349] , 
         \Controller_inst.temp_buffer[350] , 
         \Controller_inst.int_STM32_TX_Byte[350] , 
         \Controller_inst.int_STM32_TX_Byte[349] , 
         \Controller_inst.temp_buffer[72].sig_356.FeedThruLUT , 
         \Controller_inst.temp_buffer[72] , 
         \Controller_inst.int_STM32_TX_Byte[72] , 
         \Controller_inst.temp_buffer[70].sig_358.FeedThruLUT , 
         \Controller_inst.temp_buffer[71].sig_357.FeedThruLUT , 
         \Controller_inst.temp_buffer[70] , \Controller_inst.temp_buffer[71] , 
         \Controller_inst.int_STM32_TX_Byte[71] , 
         \Controller_inst.int_STM32_TX_Byte[70] , 
         \Controller_inst.temp_buffer[68].sig_367.FeedThruLUT , 
         \Controller_inst.temp_buffer[69].sig_359.FeedThruLUT , 
         \Controller_inst.temp_buffer[68] , \Controller_inst.temp_buffer[69] , 
         \Controller_inst.int_STM32_TX_Byte[69] , 
         \Controller_inst.int_STM32_TX_Byte[68] , 
         \Controller_inst.temp_buffer[231].sig_362.FeedThruLUT , 
         \Controller_inst.temp_buffer[232].sig_361.FeedThruLUT , 
         \Controller_inst.temp_buffer[231] , 
         \Controller_inst.temp_buffer[232] , 
         \Controller_inst.int_STM32_TX_Byte[232] , 
         \Controller_inst.int_STM32_TX_Byte[231] , 
         \Controller_inst.temp_buffer[229].sig_372.FeedThruLUT , 
         \Controller_inst.temp_buffer[230].sig_363.FeedThruLUT , 
         \Controller_inst.temp_buffer[229] , 
         \Controller_inst.temp_buffer[230] , 
         \Controller_inst.int_STM32_TX_Byte[230] , 
         \Controller_inst.int_STM32_TX_Byte[229] , 
         \Controller_inst.temp_buffer[347].sig_376.FeedThruLUT , 
         \Controller_inst.temp_buffer[348].sig_365.FeedThruLUT , 
         \Controller_inst.temp_buffer[347] , 
         \Controller_inst.temp_buffer[348] , 
         \Controller_inst.int_STM32_TX_Byte[348] , 
         \Controller_inst.int_STM32_TX_Byte[347] , 
         \Controller_inst.temp_buffer[484].sig_378.FeedThruLUT , 
         \Controller_inst.temp_buffer[485].sig_366.FeedThruLUT , 
         \Controller_inst.temp_buffer[484] , 
         \Controller_inst.temp_buffer[485] , 
         \Controller_inst.int_STM32_TX_Byte[485] , 
         \Controller_inst.int_STM32_TX_Byte[484] , 
         \Controller_inst.temp_buffer[67].sig_368.FeedThruLUT , 
         \Controller_inst.temp_buffer[67] , 
         \Controller_inst.int_STM32_TX_Byte[67] , 
         \Controller_inst.temp_buffer[65].sig_370.FeedThruLUT , 
         \Controller_inst.temp_buffer[66].sig_369.FeedThruLUT , 
         \Controller_inst.temp_buffer[65] , \Controller_inst.temp_buffer[66] , 
         \Controller_inst.int_STM32_TX_Byte[66] , 
         \Controller_inst.int_STM32_TX_Byte[65] , 
         \Controller_inst.temp_buffer[63].sig_379.FeedThruLUT , 
         \Controller_inst.temp_buffer[64].sig_371.FeedThruLUT , 
         \Controller_inst.temp_buffer[63] , \Controller_inst.temp_buffer[64] , 
         \Controller_inst.int_STM32_TX_Byte[64] , 
         \Controller_inst.int_STM32_TX_Byte[63] , 
         \Controller_inst.temp_buffer[227].sig_374.FeedThruLUT , 
         \Controller_inst.temp_buffer[228].sig_373.FeedThruLUT , 
         \Controller_inst.temp_buffer[227] , 
         \Controller_inst.temp_buffer[228] , 
         \Controller_inst.int_STM32_TX_Byte[228] , 
         \Controller_inst.int_STM32_TX_Byte[227] , 
         \Controller_inst.temp_buffer[225].sig_384.FeedThruLUT , 
         \Controller_inst.temp_buffer[226].sig_375.FeedThruLUT , 
         \Controller_inst.temp_buffer[225] , 
         \Controller_inst.temp_buffer[226] , 
         \Controller_inst.int_STM32_TX_Byte[226] , 
         \Controller_inst.int_STM32_TX_Byte[225] , 
         \Controller_inst.temp_buffer[345].sig_388.FeedThruLUT , 
         \Controller_inst.temp_buffer[346].sig_377.FeedThruLUT , 
         \Controller_inst.temp_buffer[345] , 
         \Controller_inst.temp_buffer[346] , 
         \Controller_inst.int_STM32_TX_Byte[346] , 
         \Controller_inst.int_STM32_TX_Byte[345] , 
         \Controller_inst.temp_buffer[62].sig_380.FeedThruLUT , 
         \Controller_inst.temp_buffer[62] , 
         \Controller_inst.int_STM32_TX_Byte[62] , 
         \Controller_inst.temp_buffer[61].sig_381.FeedThruLUT , 
         \Controller_inst.temp_buffer[61] , 
         \Controller_inst.int_STM32_TX_Byte[61] , 
         \Controller_inst.temp_buffer[59].sig_383.FeedThruLUT , 
         \Controller_inst.temp_buffer[60].sig_382.FeedThruLUT , 
         \Controller_inst.temp_buffer[59] , \Controller_inst.temp_buffer[60] , 
         \Controller_inst.int_STM32_TX_Byte[60] , 
         \Controller_inst.int_STM32_TX_Byte[59] , 
         \Controller_inst.temp_buffer[223].sig_386.FeedThruLUT , 
         \Controller_inst.temp_buffer[224].sig_385.FeedThruLUT , 
         \Controller_inst.temp_buffer[223] , 
         \Controller_inst.temp_buffer[224] , 
         \Controller_inst.int_STM32_TX_Byte[224] , 
         \Controller_inst.int_STM32_TX_Byte[223] , 
         \Controller_inst.temp_buffer[221].sig_397.FeedThruLUT , 
         \Controller_inst.temp_buffer[222].sig_387.FeedThruLUT , 
         \Controller_inst.temp_buffer[221] , 
         \Controller_inst.temp_buffer[222] , 
         \Controller_inst.int_STM32_TX_Byte[222] , 
         \Controller_inst.int_STM32_TX_Byte[221] , 
         \Controller_inst.temp_buffer[343].sig_401.FeedThruLUT , 
         \Controller_inst.temp_buffer[344].sig_389.FeedThruLUT , 
         \Controller_inst.temp_buffer[343] , 
         \Controller_inst.temp_buffer[344] , 
         \Controller_inst.int_STM32_TX_Byte[344] , 
         \Controller_inst.int_STM32_TX_Byte[343] , 
         \Controller_inst.temp_buffer[482].sig_391.FeedThruLUT , 
         \Controller_inst.temp_buffer[483].sig_390.FeedThruLUT , 
         \Controller_inst.temp_buffer[482] , 
         \Controller_inst.temp_buffer[483] , 
         \Controller_inst.int_STM32_TX_Byte[483] , 
         \Controller_inst.int_STM32_TX_Byte[482] , 
         \Controller_inst.temp_buffer[57].sig_393.FeedThruLUT , 
         \Controller_inst.temp_buffer[58].sig_392.FeedThruLUT , 
         \Controller_inst.temp_buffer[57] , \Controller_inst.temp_buffer[58] , 
         \Controller_inst.int_STM32_TX_Byte[58] , 
         \Controller_inst.int_STM32_TX_Byte[57] , 
         \Controller_inst.temp_buffer[55].sig_395.FeedThruLUT , 
         \Controller_inst.temp_buffer[56].sig_394.FeedThruLUT , 
         \Controller_inst.temp_buffer[55] , \Controller_inst.temp_buffer[56] , 
         \Controller_inst.int_STM32_TX_Byte[56] , 
         \Controller_inst.int_STM32_TX_Byte[55] , 
         \Controller_inst.temp_buffer[53].sig_404.FeedThruLUT , 
         \Controller_inst.temp_buffer[54].sig_396.FeedThruLUT , 
         \Controller_inst.temp_buffer[53] , \Controller_inst.temp_buffer[54] , 
         \Controller_inst.int_STM32_TX_Byte[54] , 
         \Controller_inst.int_STM32_TX_Byte[53] , 
         \Controller_inst.temp_buffer[219].sig_399.FeedThruLUT , 
         \Controller_inst.temp_buffer[220].sig_398.FeedThruLUT , 
         \Controller_inst.temp_buffer[219] , 
         \Controller_inst.temp_buffer[220] , 
         \Controller_inst.int_STM32_TX_Byte[220] , 
         \Controller_inst.int_STM32_TX_Byte[219] , 
         \Controller_inst.temp_buffer[217].sig_409.FeedThruLUT , 
         \Controller_inst.temp_buffer[218].sig_400.FeedThruLUT , 
         \Controller_inst.temp_buffer[217] , 
         \Controller_inst.temp_buffer[218] , 
         \Controller_inst.int_STM32_TX_Byte[218] , 
         \Controller_inst.int_STM32_TX_Byte[217] , 
         \Controller_inst.temp_buffer[341].sig_413.FeedThruLUT , 
         \Controller_inst.temp_buffer[342].sig_402.FeedThruLUT , 
         \Controller_inst.temp_buffer[341] , 
         \Controller_inst.temp_buffer[342] , 
         \Controller_inst.int_STM32_TX_Byte[342] , 
         \Controller_inst.int_STM32_TX_Byte[341] , 
         \Controller_inst.temp_buffer[480].sig_415.FeedThruLUT , 
         \Controller_inst.temp_buffer[481].sig_403.FeedThruLUT , 
         \Controller_inst.temp_buffer[480] , 
         \Controller_inst.temp_buffer[481] , 
         \Controller_inst.int_STM32_TX_Byte[481] , 
         \Controller_inst.int_STM32_TX_Byte[480] , 
         \Controller_inst.temp_buffer[52].sig_405.FeedThruLUT , 
         \Controller_inst.temp_buffer[52] , 
         \Controller_inst.int_STM32_TX_Byte[52] , 
         \Controller_inst.temp_buffer[50].sig_407.FeedThruLUT , 
         \Controller_inst.temp_buffer[51].sig_406.FeedThruLUT , 
         \Controller_inst.temp_buffer[50] , \Controller_inst.temp_buffer[51] , 
         \Controller_inst.int_STM32_TX_Byte[51] , 
         \Controller_inst.int_STM32_TX_Byte[50] , 
         \Controller_inst.temp_buffer[48].sig_416.FeedThruLUT , 
         \Controller_inst.temp_buffer[49].sig_408.FeedThruLUT , 
         \Controller_inst.temp_buffer[48] , \Controller_inst.temp_buffer[49] , 
         \Controller_inst.int_STM32_TX_Byte[49] , 
         \Controller_inst.int_STM32_TX_Byte[48] , 
         \Controller_inst.temp_buffer[215].sig_411.FeedThruLUT , 
         \Controller_inst.temp_buffer[216].sig_410.FeedThruLUT , 
         \Controller_inst.temp_buffer[215] , 
         \Controller_inst.temp_buffer[216] , 
         \Controller_inst.int_STM32_TX_Byte[216] , 
         \Controller_inst.int_STM32_TX_Byte[215] , 
         \Controller_inst.temp_buffer[213].sig_421.FeedThruLUT , 
         \Controller_inst.temp_buffer[214].sig_412.FeedThruLUT , 
         \Controller_inst.temp_buffer[213] , 
         \Controller_inst.temp_buffer[214] , 
         \Controller_inst.int_STM32_TX_Byte[214] , 
         \Controller_inst.int_STM32_TX_Byte[213] , 
         \Controller_inst.temp_buffer[339].sig_425.FeedThruLUT , 
         \Controller_inst.temp_buffer[340].sig_414.FeedThruLUT , 
         \Controller_inst.temp_buffer[339] , 
         \Controller_inst.temp_buffer[340] , 
         \Controller_inst.int_STM32_TX_Byte[340] , 
         \Controller_inst.int_STM32_TX_Byte[339] , 
         \Controller_inst.temp_buffer[47].sig_417.FeedThruLUT , 
         \Controller_inst.temp_buffer[47] , 
         \Controller_inst.int_STM32_TX_Byte[47] , 
         \Controller_inst.temp_buffer[45].sig_419.FeedThruLUT , 
         \Controller_inst.temp_buffer[46].sig_418.FeedThruLUT , 
         \Controller_inst.temp_buffer[45] , \Controller_inst.temp_buffer[46] , 
         \Controller_inst.int_STM32_TX_Byte[46] , 
         \Controller_inst.int_STM32_TX_Byte[45] , 
         \Controller_inst.temp_buffer[211].sig_423.FeedThruLUT , 
         \Controller_inst.temp_buffer[212].sig_422.FeedThruLUT , 
         \Controller_inst.temp_buffer[211] , 
         \Controller_inst.temp_buffer[212] , 
         \Controller_inst.int_STM32_TX_Byte[212] , 
         \Controller_inst.int_STM32_TX_Byte[211] , 
         \Controller_inst.temp_buffer[478].sig_428.FeedThruLUT , 
         \Controller_inst.temp_buffer[479].sig_427.FeedThruLUT , 
         \Controller_inst.temp_buffer[478] , 
         \Controller_inst.temp_buffer[479] , 
         \Controller_inst.int_STM32_TX_Byte[479] , 
         \Controller_inst.int_STM32_TX_Byte[478] , 
         \Controller_inst.temp_buffer[477].sig_429.FeedThruLUT , 
         \Controller_inst.temp_buffer[477] , 
         \Controller_inst.int_STM32_TX_Byte[477] , 
         \Controller_inst.temp_buffer[475].sig_431.FeedThruLUT , 
         \Controller_inst.temp_buffer[476].sig_430.FeedThruLUT , 
         \Controller_inst.temp_buffer[475] , 
         \Controller_inst.temp_buffer[476] , 
         \Controller_inst.int_STM32_TX_Byte[476] , 
         \Controller_inst.int_STM32_TX_Byte[475] , 
         \Controller_inst.temp_buffer[473].sig_434.FeedThruLUT , 
         \Controller_inst.temp_buffer[474].sig_432.FeedThruLUT , 
         \Controller_inst.temp_buffer[473] , 
         \Controller_inst.temp_buffer[474] , 
         \Controller_inst.int_STM32_TX_Byte[474] , 
         \Controller_inst.int_STM32_TX_Byte[473] , 
         \Controller_inst.temp_buffer[42].sig_433.FeedThruLUT , 
         \Controller_inst.temp_buffer[42] , 
         \Controller_inst.int_STM32_TX_Byte[42] , 
         \Controller_inst.temp_buffer[41].sig_435.FeedThruLUT , 
         \Controller_inst.temp_buffer[41] , 
         \Controller_inst.int_STM32_TX_Byte[41] , 
         \Controller_inst.temp_buffer[471].sig_438.FeedThruLUT , 
         \Controller_inst.temp_buffer[472].sig_436.FeedThruLUT , 
         \Controller_inst.temp_buffer[471] , 
         \Controller_inst.temp_buffer[472] , 
         \Controller_inst.int_STM32_TX_Byte[472] , 
         \Controller_inst.int_STM32_TX_Byte[471] , 
         \Controller_inst.temp_buffer[39].sig_439.FeedThruLUT , 
         \Controller_inst.temp_buffer[40].sig_437.FeedThruLUT , 
         \Controller_inst.temp_buffer[39] , \Controller_inst.temp_buffer[40] , 
         \Controller_inst.int_STM32_TX_Byte[40] , 
         \Controller_inst.int_STM32_TX_Byte[39] , 
         \Controller_inst.temp_buffer[469].sig_442.FeedThruLUT , 
         \Controller_inst.temp_buffer[470].sig_440.FeedThruLUT , 
         \Controller_inst.temp_buffer[469] , 
         \Controller_inst.temp_buffer[470] , 
         \Controller_inst.int_STM32_TX_Byte[470] , 
         \Controller_inst.int_STM32_TX_Byte[469] , 
         \Controller_inst.temp_buffer[37].sig_443.FeedThruLUT , 
         \Controller_inst.temp_buffer[38].sig_441.FeedThruLUT , 
         \Controller_inst.temp_buffer[37] , \Controller_inst.temp_buffer[38] , 
         \Controller_inst.int_STM32_TX_Byte[38] , 
         \Controller_inst.int_STM32_TX_Byte[37] , 
         \Controller_inst.temp_buffer[467].sig_446.FeedThruLUT , 
         \Controller_inst.temp_buffer[468].sig_444.FeedThruLUT , 
         \Controller_inst.temp_buffer[467] , 
         \Controller_inst.temp_buffer[468] , 
         \Controller_inst.int_STM32_TX_Byte[468] , 
         \Controller_inst.int_STM32_TX_Byte[467] , 
         \Controller_inst.temp_buffer[35].sig_447.FeedThruLUT , 
         \Controller_inst.temp_buffer[36].sig_445.FeedThruLUT , 
         \Controller_inst.temp_buffer[35] , \Controller_inst.temp_buffer[36] , 
         \Controller_inst.int_STM32_TX_Byte[36] , 
         \Controller_inst.int_STM32_TX_Byte[35] , 
         \Controller_inst.temp_buffer[465].sig_450.FeedThruLUT , 
         \Controller_inst.temp_buffer[466].sig_448.FeedThruLUT , 
         \Controller_inst.temp_buffer[465] , 
         \Controller_inst.temp_buffer[466] , 
         \Controller_inst.int_STM32_TX_Byte[466] , 
         \Controller_inst.int_STM32_TX_Byte[465] , 
         \Controller_inst.temp_buffer[33].sig_451.FeedThruLUT , 
         \Controller_inst.temp_buffer[34].sig_449.FeedThruLUT , 
         \Controller_inst.temp_buffer[33] , \Controller_inst.temp_buffer[34] , 
         \Controller_inst.int_STM32_TX_Byte[34] , 
         \Controller_inst.int_STM32_TX_Byte[33] , 
         \Controller_inst.temp_buffer[463].sig_454.FeedThruLUT , 
         \Controller_inst.temp_buffer[464].sig_452.FeedThruLUT , 
         \Controller_inst.temp_buffer[463] , 
         \Controller_inst.temp_buffer[464] , 
         \Controller_inst.int_STM32_TX_Byte[464] , 
         \Controller_inst.int_STM32_TX_Byte[463] , 
         \Controller_inst.temp_buffer[31].sig_455.FeedThruLUT , 
         \Controller_inst.temp_buffer[32].sig_453.FeedThruLUT , 
         \Controller_inst.temp_buffer[31] , \Controller_inst.temp_buffer[32] , 
         \Controller_inst.int_STM32_TX_Byte[32] , 
         \Controller_inst.int_STM32_TX_Byte[31] , 
         \Controller_inst.temp_buffer[461].sig_458.FeedThruLUT , 
         \Controller_inst.temp_buffer[462].sig_456.FeedThruLUT , 
         \Controller_inst.temp_buffer[461] , 
         \Controller_inst.temp_buffer[462] , 
         \Controller_inst.int_STM32_TX_Byte[462] , 
         \Controller_inst.int_STM32_TX_Byte[461] , 
         \Controller_inst.temp_buffer[29].sig_459.FeedThruLUT , 
         \Controller_inst.temp_buffer[30].sig_457.FeedThruLUT , 
         \Controller_inst.temp_buffer[29] , \Controller_inst.temp_buffer[30] , 
         \Controller_inst.int_STM32_TX_Byte[30] , 
         \Controller_inst.int_STM32_TX_Byte[29] , 
         \Controller_inst.temp_buffer[459].sig_462.FeedThruLUT , 
         \Controller_inst.temp_buffer[460].sig_460.FeedThruLUT , 
         \Controller_inst.temp_buffer[459] , 
         \Controller_inst.temp_buffer[460] , 
         \Controller_inst.int_STM32_TX_Byte[460] , 
         \Controller_inst.int_STM32_TX_Byte[459] , 
         \Controller_inst.temp_buffer[27].sig_463.FeedThruLUT , 
         \Controller_inst.temp_buffer[28].sig_461.FeedThruLUT , 
         \Controller_inst.temp_buffer[27] , \Controller_inst.temp_buffer[28] , 
         \Controller_inst.int_STM32_TX_Byte[28] , 
         \Controller_inst.int_STM32_TX_Byte[27] , 
         \Controller_inst.temp_buffer[457].sig_466.FeedThruLUT , 
         \Controller_inst.temp_buffer[458].sig_464.FeedThruLUT , 
         \Controller_inst.temp_buffer[457] , 
         \Controller_inst.temp_buffer[458] , 
         \Controller_inst.int_STM32_TX_Byte[458] , 
         \Controller_inst.int_STM32_TX_Byte[457] , 
         \Controller_inst.temp_buffer[25].sig_467.FeedThruLUT , 
         \Controller_inst.temp_buffer[26].sig_465.FeedThruLUT , 
         \Controller_inst.temp_buffer[25] , \Controller_inst.temp_buffer[26] , 
         \Controller_inst.int_STM32_TX_Byte[26] , 
         \Controller_inst.int_STM32_TX_Byte[25] , 
         \Controller_inst.temp_buffer[455].sig_470.FeedThruLUT , 
         \Controller_inst.temp_buffer[456].sig_468.FeedThruLUT , 
         \Controller_inst.temp_buffer[455] , 
         \Controller_inst.temp_buffer[456] , 
         \Controller_inst.int_STM32_TX_Byte[456] , 
         \Controller_inst.int_STM32_TX_Byte[455] , 
         \Controller_inst.temp_buffer[23].sig_471.FeedThruLUT , 
         \Controller_inst.temp_buffer[24].sig_469.FeedThruLUT , 
         \Controller_inst.temp_buffer[23] , \Controller_inst.temp_buffer[24] , 
         \Controller_inst.int_STM32_TX_Byte[24] , 
         \Controller_inst.int_STM32_TX_Byte[23] , 
         \Controller_inst.temp_buffer[453].sig_474.FeedThruLUT , 
         \Controller_inst.temp_buffer[454].sig_472.FeedThruLUT , 
         \Controller_inst.temp_buffer[453] , 
         \Controller_inst.temp_buffer[454] , 
         \Controller_inst.int_STM32_TX_Byte[454] , 
         \Controller_inst.int_STM32_TX_Byte[453] , 
         \Controller_inst.temp_buffer[21].sig_475.FeedThruLUT , 
         \Controller_inst.temp_buffer[22].sig_473.FeedThruLUT , 
         \Controller_inst.temp_buffer[21] , \Controller_inst.temp_buffer[22] , 
         \Controller_inst.int_STM32_TX_Byte[22] , 
         \Controller_inst.int_STM32_TX_Byte[21] , 
         \Controller_inst.temp_buffer[451].sig_478.FeedThruLUT , 
         \Controller_inst.temp_buffer[452].sig_476.FeedThruLUT , 
         \Controller_inst.temp_buffer[451] , 
         \Controller_inst.temp_buffer[452] , 
         \Controller_inst.int_STM32_TX_Byte[452] , 
         \Controller_inst.int_STM32_TX_Byte[451] , 
         \Controller_inst.temp_buffer[19].sig_479.FeedThruLUT , 
         \Controller_inst.temp_buffer[20].sig_477.FeedThruLUT , 
         \Controller_inst.temp_buffer[19] , \Controller_inst.temp_buffer[20] , 
         \Controller_inst.int_STM32_TX_Byte[20] , 
         \Controller_inst.int_STM32_TX_Byte[19] , 
         \Controller_inst.temp_buffer[449].sig_482.FeedThruLUT , 
         \Controller_inst.temp_buffer[450].sig_480.FeedThruLUT , 
         \Controller_inst.temp_buffer[449] , 
         \Controller_inst.temp_buffer[450] , 
         \Controller_inst.int_STM32_TX_Byte[450] , 
         \Controller_inst.int_STM32_TX_Byte[449] , 
         \Controller_inst.temp_buffer[17].sig_483.FeedThruLUT , 
         \Controller_inst.temp_buffer[18].sig_481.FeedThruLUT , 
         \Controller_inst.temp_buffer[17] , \Controller_inst.temp_buffer[18] , 
         \Controller_inst.int_STM32_TX_Byte[18] , 
         \Controller_inst.int_STM32_TX_Byte[17] , 
         \Controller_inst.temp_buffer[447].sig_486.FeedThruLUT , 
         \Controller_inst.temp_buffer[448].sig_484.FeedThruLUT , 
         \Controller_inst.temp_buffer[447] , 
         \Controller_inst.temp_buffer[448] , 
         \Controller_inst.int_STM32_TX_Byte[448] , 
         \Controller_inst.int_STM32_TX_Byte[447] , 
         \Controller_inst.temp_buffer[15].sig_487.FeedThruLUT , 
         \Controller_inst.temp_buffer[16].sig_485.FeedThruLUT , 
         \Controller_inst.temp_buffer[15] , \Controller_inst.temp_buffer[16] , 
         \Controller_inst.int_STM32_TX_Byte[16] , 
         \Controller_inst.int_STM32_TX_Byte[15] , 
         \Controller_inst.temp_buffer[445].sig_490.FeedThruLUT , 
         \Controller_inst.temp_buffer[446].sig_488.FeedThruLUT , 
         \Controller_inst.temp_buffer[445] , 
         \Controller_inst.temp_buffer[446] , 
         \Controller_inst.int_STM32_TX_Byte[446] , 
         \Controller_inst.int_STM32_TX_Byte[445] , 
         \Controller_inst.temp_buffer[13].sig_491.FeedThruLUT , 
         \Controller_inst.temp_buffer[14].sig_489.FeedThruLUT , 
         \Controller_inst.temp_buffer[13] , \Controller_inst.temp_buffer[14] , 
         \Controller_inst.int_STM32_TX_Byte[14] , 
         \Controller_inst.int_STM32_TX_Byte[13] , 
         \Controller_inst.temp_buffer[443].sig_494.FeedThruLUT , 
         \Controller_inst.temp_buffer[444].sig_492.FeedThruLUT , 
         \Controller_inst.temp_buffer[443] , 
         \Controller_inst.temp_buffer[444] , 
         \Controller_inst.int_STM32_TX_Byte[444] , 
         \Controller_inst.int_STM32_TX_Byte[443] , 
         \Controller_inst.temp_buffer[11].sig_495.FeedThruLUT , 
         \Controller_inst.temp_buffer[12].sig_493.FeedThruLUT , 
         \Controller_inst.temp_buffer[11] , \Controller_inst.temp_buffer[12] , 
         \Controller_inst.int_STM32_TX_Byte[12] , 
         \Controller_inst.int_STM32_TX_Byte[11] , 
         \Controller_inst.temp_buffer[441].sig_498.FeedThruLUT , 
         \Controller_inst.temp_buffer[442].sig_496.FeedThruLUT , 
         \Controller_inst.temp_buffer[441] , 
         \Controller_inst.temp_buffer[442] , 
         \Controller_inst.int_STM32_TX_Byte[442] , 
         \Controller_inst.int_STM32_TX_Byte[441] , 
         \Controller_inst.temp_buffer[9].sig_499.FeedThruLUT , 
         \Controller_inst.temp_buffer[10].sig_497.FeedThruLUT , 
         \Controller_inst.temp_buffer[9] , \Controller_inst.temp_buffer[10] , 
         \Controller_inst.int_STM32_TX_Byte[10] , 
         \Controller_inst.int_STM32_TX_Byte[9] , 
         \Controller_inst.temp_buffer[439].sig_502.FeedThruLUT , 
         \Controller_inst.temp_buffer[440].sig_500.FeedThruLUT , 
         \Controller_inst.temp_buffer[439] , 
         \Controller_inst.temp_buffer[440] , 
         \Controller_inst.int_STM32_TX_Byte[440] , 
         \Controller_inst.int_STM32_TX_Byte[439] , 
         \Controller_inst.temp_buffer[7].sig_503.FeedThruLUT , 
         \Controller_inst.temp_buffer[8].sig_501.FeedThruLUT , 
         \Controller_inst.temp_buffer[7] , \Controller_inst.temp_buffer[8] , 
         \Controller_inst.int_STM32_TX_Byte[8] , 
         \Controller_inst.int_STM32_TX_Byte[7] , 
         \Controller_inst.temp_buffer[437].sig_506.FeedThruLUT , 
         \Controller_inst.temp_buffer[438].sig_504.FeedThruLUT , 
         \Controller_inst.temp_buffer[437] , 
         \Controller_inst.temp_buffer[438] , 
         \Controller_inst.int_STM32_TX_Byte[438] , 
         \Controller_inst.int_STM32_TX_Byte[437] , 
         \Controller_inst.temp_buffer[5].sig_507.FeedThruLUT , 
         \Controller_inst.temp_buffer[6].sig_505.FeedThruLUT , 
         \Controller_inst.temp_buffer[5] , \Controller_inst.temp_buffer[6] , 
         \Controller_inst.int_STM32_TX_Byte[6] , 
         \Controller_inst.int_STM32_TX_Byte[5] , 
         \Controller_inst.temp_buffer[435].sig_510.FeedThruLUT , 
         \Controller_inst.temp_buffer[436].sig_508.FeedThruLUT , 
         \Controller_inst.temp_buffer[435] , 
         \Controller_inst.temp_buffer[436] , 
         \Controller_inst.int_STM32_TX_Byte[436] , 
         \Controller_inst.int_STM32_TX_Byte[435] , 
         \Controller_inst.temp_buffer[3].sig_511.FeedThruLUT , 
         \Controller_inst.temp_buffer[4].sig_509.FeedThruLUT , 
         \Controller_inst.temp_buffer[3] , \Controller_inst.temp_buffer[4] , 
         \Controller_inst.int_STM32_TX_Byte[4] , 
         \Controller_inst.int_STM32_TX_Byte[3] , \Controller_inst.n12500 , 
         \Controller_inst.int_FIFO_RHD2132_RE , n11489, 
         \Controller_inst.int_STM32_TX_DV.sig_1010.FeedThruLUT , 
         \Controller_inst.n12499 , \Controller_inst.int_STM32_TX_DV , 
         \Controller_inst.n21142 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV , 
         \Controller_inst.n9898 , \Controller_inst.n9896 , 
         \Controller_inst.int_FIFO_RHD2216_Q[4] , 
         \Controller_inst.int_FIFO_RHD2132_Q[4] , 
         \Controller_inst.int_FIFO_RHD2216_Q[3] , 
         \Controller_inst.int_FIFO_RHD2132_Q[3] , \Controller_inst.n9902 , 
         \Controller_inst.n9900 , \Controller_inst.int_FIFO_RHD2216_Q[6] , 
         \Controller_inst.int_FIFO_RHD2132_Q[6] , 
         \Controller_inst.int_FIFO_RHD2216_Q[5] , 
         \Controller_inst.int_FIFO_RHD2132_Q[5] , \Controller_inst.n9906 , 
         \Controller_inst.n9904 , \Controller_inst.int_FIFO_RHD2132_Q[8] , 
         \Controller_inst.int_FIFO_RHD2216_Q[8] , 
         \Controller_inst.int_FIFO_RHD2132_Q[7] , 
         \Controller_inst.int_FIFO_RHD2216_Q[7] , \Controller_inst.n9910 , 
         \Controller_inst.n9908 , \Controller_inst.int_FIFO_RHD2216_Q[10] , 
         \Controller_inst.int_FIFO_RHD2132_Q[10] , 
         \Controller_inst.int_FIFO_RHD2216_Q[9] , 
         \Controller_inst.int_FIFO_RHD2132_Q[9] , \Controller_inst.n9914 , 
         \Controller_inst.n9912 , \Controller_inst.int_FIFO_RHD2132_Q[12] , 
         \Controller_inst.int_FIFO_RHD2216_Q[12] , 
         \Controller_inst.int_FIFO_RHD2216_Q[11] , 
         \Controller_inst.int_FIFO_RHD2132_Q[11] , \Controller_inst.n9918 , 
         \Controller_inst.n9916 , \Controller_inst.int_FIFO_RHD2132_Q[14] , 
         \Controller_inst.int_FIFO_RHD2216_Q[14] , 
         \Controller_inst.int_FIFO_RHD2132_Q[13] , 
         \Controller_inst.int_FIFO_RHD2216_Q[13] , 
         \Controller_inst.temp_buffer[0].sig_513.FeedThruLUT , 
         \Controller_inst.n9920 , \Controller_inst.int_FIFO_RHD2216_Q[15] , 
         \Controller_inst.int_FIFO_RHD2132_Q[15] , 
         \Controller_inst.temp_buffer[2].sig_515.FeedThruLUT , 
         \Controller_inst.temp_buffer[1].sig_514.FeedThruLUT , 
         \Controller_inst.temp_buffer[4].sig_517.FeedThruLUT , 
         \Controller_inst.temp_buffer[3].sig_516.FeedThruLUT , 
         \Controller_inst.temp_buffer[6].sig_519.FeedThruLUT , 
         \Controller_inst.temp_buffer[5].sig_518.FeedThruLUT , 
         \Controller_inst.temp_buffer[8].sig_521.FeedThruLUT , 
         \Controller_inst.temp_buffer[7].sig_520.FeedThruLUT , 
         \Controller_inst.temp_buffer[10].sig_523.FeedThruLUT , 
         \Controller_inst.temp_buffer[9].sig_522.FeedThruLUT , 
         \Controller_inst.temp_buffer[12].sig_525.FeedThruLUT , 
         \Controller_inst.temp_buffer[11].sig_524.FeedThruLUT , 
         \Controller_inst.temp_buffer[14].sig_527.FeedThruLUT , 
         \Controller_inst.temp_buffer[13].sig_526.FeedThruLUT , 
         \Controller_inst.temp_buffer[16].sig_529.FeedThruLUT , 
         \Controller_inst.temp_buffer[15].sig_528.FeedThruLUT , 
         \Controller_inst.temp_buffer[18].sig_531.FeedThruLUT , 
         \Controller_inst.temp_buffer[17].sig_530.FeedThruLUT , 
         \Controller_inst.temp_buffer[20].sig_533.FeedThruLUT , 
         \Controller_inst.temp_buffer[19].sig_532.FeedThruLUT , 
         \Controller_inst.temp_buffer[22].sig_535.FeedThruLUT , 
         \Controller_inst.temp_buffer[21].sig_534.FeedThruLUT , 
         \Controller_inst.temp_buffer[24].sig_537.FeedThruLUT , 
         \Controller_inst.temp_buffer[23].sig_536.FeedThruLUT , 
         \Controller_inst.temp_buffer[26].sig_539.FeedThruLUT , 
         \Controller_inst.temp_buffer[25].sig_538.FeedThruLUT , 
         \Controller_inst.temp_buffer[28].sig_541.FeedThruLUT , 
         \Controller_inst.temp_buffer[27].sig_540.FeedThruLUT , 
         \Controller_inst.temp_buffer[30].sig_543.FeedThruLUT , 
         \Controller_inst.temp_buffer[29].sig_542.FeedThruLUT , 
         \Controller_inst.temp_buffer[32].sig_545.FeedThruLUT , 
         \Controller_inst.temp_buffer[31].sig_544.FeedThruLUT , 
         \Controller_inst.temp_buffer[34].sig_547.FeedThruLUT , 
         \Controller_inst.temp_buffer[33].sig_546.FeedThruLUT , 
         \Controller_inst.temp_buffer[36].sig_549.FeedThruLUT , 
         \Controller_inst.temp_buffer[35].sig_548.FeedThruLUT , 
         \Controller_inst.temp_buffer[38].sig_551.FeedThruLUT , 
         \Controller_inst.temp_buffer[37].sig_550.FeedThruLUT , 
         \Controller_inst.temp_buffer[40].sig_553.FeedThruLUT , 
         \Controller_inst.temp_buffer[39].sig_552.FeedThruLUT , 
         \Controller_inst.temp_buffer[42].sig_555.FeedThruLUT , 
         \Controller_inst.temp_buffer[41].sig_554.FeedThruLUT , 
         \Controller_inst.temp_buffer[44].sig_557.FeedThruLUT , 
         \Controller_inst.temp_buffer[43].sig_556.FeedThruLUT , 
         \Controller_inst.temp_buffer[46].sig_559.FeedThruLUT , 
         \Controller_inst.temp_buffer[45].sig_558.FeedThruLUT , 
         \Controller_inst.temp_buffer[48].sig_561.FeedThruLUT , 
         \Controller_inst.temp_buffer[47].sig_560.FeedThruLUT , 
         \Controller_inst.temp_buffer[50].sig_563.FeedThruLUT , 
         \Controller_inst.temp_buffer[49].sig_562.FeedThruLUT , 
         \Controller_inst.temp_buffer[52].sig_565.FeedThruLUT , 
         \Controller_inst.temp_buffer[51].sig_564.FeedThruLUT , 
         \Controller_inst.temp_buffer[54].sig_567.FeedThruLUT , 
         \Controller_inst.temp_buffer[53].sig_566.FeedThruLUT , 
         \Controller_inst.temp_buffer[56].sig_569.FeedThruLUT , 
         \Controller_inst.temp_buffer[55].sig_568.FeedThruLUT , 
         \Controller_inst.temp_buffer[58].sig_571.FeedThruLUT , 
         \Controller_inst.temp_buffer[57].sig_570.FeedThruLUT , 
         \Controller_inst.temp_buffer[60].sig_573.FeedThruLUT , 
         \Controller_inst.temp_buffer[59].sig_572.FeedThruLUT , 
         \Controller_inst.temp_buffer[62].sig_575.FeedThruLUT , 
         \Controller_inst.temp_buffer[61].sig_574.FeedThruLUT , 
         \Controller_inst.temp_buffer[64].sig_577.FeedThruLUT , 
         \Controller_inst.temp_buffer[63].sig_576.FeedThruLUT , 
         \Controller_inst.temp_buffer[66].sig_579.FeedThruLUT , 
         \Controller_inst.temp_buffer[65].sig_578.FeedThruLUT , 
         \Controller_inst.temp_buffer[68].sig_581.FeedThruLUT , 
         \Controller_inst.temp_buffer[67].sig_580.FeedThruLUT , 
         \Controller_inst.temp_buffer[70].sig_583.FeedThruLUT , 
         \Controller_inst.temp_buffer[69].sig_582.FeedThruLUT , 
         \Controller_inst.temp_buffer[72].sig_585.FeedThruLUT , 
         \Controller_inst.temp_buffer[71].sig_584.FeedThruLUT , 
         \Controller_inst.temp_buffer[74].sig_587.FeedThruLUT , 
         \Controller_inst.temp_buffer[73].sig_586.FeedThruLUT , 
         \Controller_inst.temp_buffer[76].sig_589.FeedThruLUT , 
         \Controller_inst.temp_buffer[75].sig_588.FeedThruLUT , 
         \Controller_inst.temp_buffer[78].sig_591.FeedThruLUT , 
         \Controller_inst.temp_buffer[77].sig_590.FeedThruLUT , 
         \Controller_inst.temp_buffer[80].sig_593.FeedThruLUT , 
         \Controller_inst.temp_buffer[79].sig_592.FeedThruLUT , 
         \Controller_inst.temp_buffer[82].sig_595.FeedThruLUT , 
         \Controller_inst.temp_buffer[81].sig_594.FeedThruLUT , 
         \Controller_inst.temp_buffer[84].sig_597.FeedThruLUT , 
         \Controller_inst.temp_buffer[83].sig_596.FeedThruLUT , 
         \Controller_inst.temp_buffer[86].sig_599.FeedThruLUT , 
         \Controller_inst.temp_buffer[85].sig_598.FeedThruLUT , 
         \Controller_inst.temp_buffer[88].sig_601.FeedThruLUT , 
         \Controller_inst.temp_buffer[87].sig_600.FeedThruLUT , 
         \Controller_inst.temp_buffer[90].sig_603.FeedThruLUT , 
         \Controller_inst.temp_buffer[89].sig_602.FeedThruLUT , 
         \Controller_inst.temp_buffer[92].sig_605.FeedThruLUT , 
         \Controller_inst.temp_buffer[91].sig_604.FeedThruLUT , 
         \Controller_inst.temp_buffer[94].sig_607.FeedThruLUT , 
         \Controller_inst.temp_buffer[93].sig_606.FeedThruLUT , 
         \Controller_inst.temp_buffer[96].sig_609.FeedThruLUT , 
         \Controller_inst.temp_buffer[95].sig_608.FeedThruLUT , 
         \Controller_inst.temp_buffer[98].sig_611.FeedThruLUT , 
         \Controller_inst.temp_buffer[97].sig_610.FeedThruLUT , 
         \Controller_inst.temp_buffer[100].sig_613.FeedThruLUT , 
         \Controller_inst.temp_buffer[99].sig_612.FeedThruLUT , 
         \Controller_inst.temp_buffer[102].sig_615.FeedThruLUT , 
         \Controller_inst.temp_buffer[101].sig_614.FeedThruLUT , 
         \Controller_inst.temp_buffer[104].sig_617.FeedThruLUT , 
         \Controller_inst.temp_buffer[103].sig_616.FeedThruLUT , 
         \Controller_inst.temp_buffer[106].sig_619.FeedThruLUT , 
         \Controller_inst.temp_buffer[105].sig_618.FeedThruLUT , 
         \Controller_inst.temp_buffer[108].sig_621.FeedThruLUT , 
         \Controller_inst.temp_buffer[107].sig_620.FeedThruLUT , 
         \Controller_inst.temp_buffer[110].sig_623.FeedThruLUT , 
         \Controller_inst.temp_buffer[109].sig_622.FeedThruLUT , 
         \Controller_inst.temp_buffer[112].sig_625.FeedThruLUT , 
         \Controller_inst.temp_buffer[111].sig_624.FeedThruLUT , 
         \Controller_inst.temp_buffer[114].sig_627.FeedThruLUT , 
         \Controller_inst.temp_buffer[113].sig_626.FeedThruLUT , 
         \Controller_inst.temp_buffer[116].sig_629.FeedThruLUT , 
         \Controller_inst.temp_buffer[115].sig_628.FeedThruLUT , 
         \Controller_inst.temp_buffer[118].sig_631.FeedThruLUT , 
         \Controller_inst.temp_buffer[117].sig_630.FeedThruLUT , 
         \Controller_inst.temp_buffer[120].sig_633.FeedThruLUT , 
         \Controller_inst.temp_buffer[119].sig_632.FeedThruLUT , 
         \Controller_inst.temp_buffer[122].sig_635.FeedThruLUT , 
         \Controller_inst.temp_buffer[121].sig_634.FeedThruLUT , 
         \Controller_inst.temp_buffer[124].sig_637.FeedThruLUT , 
         \Controller_inst.temp_buffer[123].sig_636.FeedThruLUT , 
         \Controller_inst.temp_buffer[126].sig_639.FeedThruLUT , 
         \Controller_inst.temp_buffer[125].sig_638.FeedThruLUT , 
         \Controller_inst.temp_buffer[128].sig_641.FeedThruLUT , 
         \Controller_inst.temp_buffer[127].sig_640.FeedThruLUT , 
         \Controller_inst.temp_buffer[130].sig_643.FeedThruLUT , 
         \Controller_inst.temp_buffer[129].sig_642.FeedThruLUT , 
         \Controller_inst.temp_buffer[132].sig_645.FeedThruLUT , 
         \Controller_inst.temp_buffer[131].sig_644.FeedThruLUT , 
         \Controller_inst.temp_buffer[134].sig_647.FeedThruLUT , 
         \Controller_inst.temp_buffer[133].sig_646.FeedThruLUT , 
         \Controller_inst.temp_buffer[136].sig_649.FeedThruLUT , 
         \Controller_inst.temp_buffer[135].sig_648.FeedThruLUT , 
         \Controller_inst.temp_buffer[138].sig_651.FeedThruLUT , 
         \Controller_inst.temp_buffer[137].sig_650.FeedThruLUT , 
         \Controller_inst.temp_buffer[140].sig_653.FeedThruLUT , 
         \Controller_inst.temp_buffer[139].sig_652.FeedThruLUT , 
         \Controller_inst.temp_buffer[142].sig_655.FeedThruLUT , 
         \Controller_inst.temp_buffer[141].sig_654.FeedThruLUT , 
         \Controller_inst.temp_buffer[144].sig_657.FeedThruLUT , 
         \Controller_inst.temp_buffer[143].sig_656.FeedThruLUT , 
         \Controller_inst.temp_buffer[146].sig_659.FeedThruLUT , 
         \Controller_inst.temp_buffer[145].sig_658.FeedThruLUT , 
         \Controller_inst.temp_buffer[148].sig_661.FeedThruLUT , 
         \Controller_inst.temp_buffer[147].sig_660.FeedThruLUT , 
         \Controller_inst.temp_buffer[150].sig_663.FeedThruLUT , 
         \Controller_inst.temp_buffer[149].sig_662.FeedThruLUT , 
         \Controller_inst.temp_buffer[152].sig_665.FeedThruLUT , 
         \Controller_inst.temp_buffer[151].sig_664.FeedThruLUT , 
         \Controller_inst.temp_buffer[154].sig_667.FeedThruLUT , 
         \Controller_inst.temp_buffer[153].sig_666.FeedThruLUT , 
         \Controller_inst.temp_buffer[156].sig_669.FeedThruLUT , 
         \Controller_inst.temp_buffer[155].sig_668.FeedThruLUT , 
         \Controller_inst.temp_buffer[158].sig_671.FeedThruLUT , 
         \Controller_inst.temp_buffer[157].sig_670.FeedThruLUT , 
         \Controller_inst.temp_buffer[160].sig_673.FeedThruLUT , 
         \Controller_inst.temp_buffer[159].sig_672.FeedThruLUT , 
         \Controller_inst.temp_buffer[162].sig_675.FeedThruLUT , 
         \Controller_inst.temp_buffer[161].sig_674.FeedThruLUT , 
         \Controller_inst.temp_buffer[164].sig_677.FeedThruLUT , 
         \Controller_inst.temp_buffer[163].sig_676.FeedThruLUT , 
         \Controller_inst.temp_buffer[166].sig_679.FeedThruLUT , 
         \Controller_inst.temp_buffer[165].sig_678.FeedThruLUT , 
         \Controller_inst.temp_buffer[168].sig_681.FeedThruLUT , 
         \Controller_inst.temp_buffer[167].sig_680.FeedThruLUT , 
         \Controller_inst.temp_buffer[170].sig_683.FeedThruLUT , 
         \Controller_inst.temp_buffer[169].sig_682.FeedThruLUT , 
         \Controller_inst.temp_buffer[172].sig_685.FeedThruLUT , 
         \Controller_inst.temp_buffer[171].sig_684.FeedThruLUT , 
         \Controller_inst.temp_buffer[174].sig_687.FeedThruLUT , 
         \Controller_inst.temp_buffer[173].sig_686.FeedThruLUT , 
         \Controller_inst.temp_buffer[176].sig_689.FeedThruLUT , 
         \Controller_inst.temp_buffer[175].sig_688.FeedThruLUT , 
         \Controller_inst.temp_buffer[178].sig_691.FeedThruLUT , 
         \Controller_inst.temp_buffer[177].sig_690.FeedThruLUT , 
         \Controller_inst.temp_buffer[180].sig_693.FeedThruLUT , 
         \Controller_inst.temp_buffer[179].sig_692.FeedThruLUT , 
         \Controller_inst.temp_buffer[182].sig_695.FeedThruLUT , 
         \Controller_inst.temp_buffer[181].sig_694.FeedThruLUT , 
         \Controller_inst.temp_buffer[184].sig_697.FeedThruLUT , 
         \Controller_inst.temp_buffer[183].sig_696.FeedThruLUT , 
         \Controller_inst.temp_buffer[186].sig_699.FeedThruLUT , 
         \Controller_inst.temp_buffer[185].sig_698.FeedThruLUT , 
         \Controller_inst.temp_buffer[188].sig_701.FeedThruLUT , 
         \Controller_inst.temp_buffer[187].sig_700.FeedThruLUT , 
         \Controller_inst.temp_buffer[190].sig_703.FeedThruLUT , 
         \Controller_inst.temp_buffer[189].sig_702.FeedThruLUT , 
         \Controller_inst.temp_buffer[192].sig_705.FeedThruLUT , 
         \Controller_inst.temp_buffer[191].sig_704.FeedThruLUT , 
         \Controller_inst.temp_buffer[194].sig_707.FeedThruLUT , 
         \Controller_inst.temp_buffer[193].sig_706.FeedThruLUT , 
         \Controller_inst.temp_buffer[196].sig_709.FeedThruLUT , 
         \Controller_inst.temp_buffer[195].sig_708.FeedThruLUT , 
         \Controller_inst.temp_buffer[198].sig_711.FeedThruLUT , 
         \Controller_inst.temp_buffer[197].sig_710.FeedThruLUT , 
         \Controller_inst.temp_buffer[200].sig_713.FeedThruLUT , 
         \Controller_inst.temp_buffer[199].sig_712.FeedThruLUT , 
         \Controller_inst.temp_buffer[202].sig_715.FeedThruLUT , 
         \Controller_inst.temp_buffer[201].sig_714.FeedThruLUT , 
         \Controller_inst.temp_buffer[204].sig_717.FeedThruLUT , 
         \Controller_inst.temp_buffer[203].sig_716.FeedThruLUT , 
         \Controller_inst.temp_buffer[206].sig_719.FeedThruLUT , 
         \Controller_inst.temp_buffer[205].sig_718.FeedThruLUT , 
         \Controller_inst.temp_buffer[208].sig_721.FeedThruLUT , 
         \Controller_inst.temp_buffer[207].sig_720.FeedThruLUT , 
         \Controller_inst.temp_buffer[210].sig_723.FeedThruLUT , 
         \Controller_inst.temp_buffer[209].sig_722.FeedThruLUT , 
         \Controller_inst.temp_buffer[212].sig_725.FeedThruLUT , 
         \Controller_inst.temp_buffer[211].sig_724.FeedThruLUT , 
         \Controller_inst.temp_buffer[214].sig_727.FeedThruLUT , 
         \Controller_inst.temp_buffer[213].sig_726.FeedThruLUT , 
         \Controller_inst.temp_buffer[216].sig_729.FeedThruLUT , 
         \Controller_inst.temp_buffer[215].sig_728.FeedThruLUT , 
         \Controller_inst.temp_buffer[218].sig_731.FeedThruLUT , 
         \Controller_inst.temp_buffer[217].sig_730.FeedThruLUT , 
         \Controller_inst.temp_buffer[220].sig_733.FeedThruLUT , 
         \Controller_inst.temp_buffer[219].sig_732.FeedThruLUT , 
         \Controller_inst.temp_buffer[222].sig_735.FeedThruLUT , 
         \Controller_inst.temp_buffer[221].sig_734.FeedThruLUT , 
         \Controller_inst.temp_buffer[224].sig_737.FeedThruLUT , 
         \Controller_inst.temp_buffer[223].sig_736.FeedThruLUT , 
         \Controller_inst.temp_buffer[226].sig_739.FeedThruLUT , 
         \Controller_inst.temp_buffer[225].sig_738.FeedThruLUT , 
         \Controller_inst.temp_buffer[228].sig_741.FeedThruLUT , 
         \Controller_inst.temp_buffer[227].sig_740.FeedThruLUT , 
         \Controller_inst.temp_buffer[230].sig_743.FeedThruLUT , 
         \Controller_inst.temp_buffer[229].sig_742.FeedThruLUT , 
         \Controller_inst.temp_buffer[232].sig_745.FeedThruLUT , 
         \Controller_inst.temp_buffer[231].sig_744.FeedThruLUT , 
         \Controller_inst.temp_buffer[234].sig_747.FeedThruLUT , 
         \Controller_inst.temp_buffer[233].sig_746.FeedThruLUT , 
         \Controller_inst.temp_buffer[236].sig_749.FeedThruLUT , 
         \Controller_inst.temp_buffer[235].sig_748.FeedThruLUT , 
         \Controller_inst.temp_buffer[238].sig_751.FeedThruLUT , 
         \Controller_inst.temp_buffer[237].sig_750.FeedThruLUT , 
         \Controller_inst.temp_buffer[240].sig_753.FeedThruLUT , 
         \Controller_inst.temp_buffer[239].sig_752.FeedThruLUT , 
         \Controller_inst.temp_buffer[242].sig_755.FeedThruLUT , 
         \Controller_inst.temp_buffer[241].sig_754.FeedThruLUT , 
         \Controller_inst.temp_buffer[244].sig_757.FeedThruLUT , 
         \Controller_inst.temp_buffer[243].sig_756.FeedThruLUT , 
         \Controller_inst.temp_buffer[246].sig_759.FeedThruLUT , 
         \Controller_inst.temp_buffer[245].sig_758.FeedThruLUT , 
         \Controller_inst.temp_buffer[248].sig_761.FeedThruLUT , 
         \Controller_inst.temp_buffer[247].sig_760.FeedThruLUT , 
         \Controller_inst.temp_buffer[250].sig_763.FeedThruLUT , 
         \Controller_inst.temp_buffer[249].sig_762.FeedThruLUT , 
         \Controller_inst.temp_buffer[252].sig_765.FeedThruLUT , 
         \Controller_inst.temp_buffer[251].sig_764.FeedThruLUT , 
         \Controller_inst.temp_buffer[254].sig_767.FeedThruLUT , 
         \Controller_inst.temp_buffer[253].sig_766.FeedThruLUT , 
         \Controller_inst.temp_buffer[256].sig_769.FeedThruLUT , 
         \Controller_inst.temp_buffer[255].sig_768.FeedThruLUT , 
         \Controller_inst.temp_buffer[258].sig_771.FeedThruLUT , 
         \Controller_inst.temp_buffer[257].sig_770.FeedThruLUT , 
         \Controller_inst.temp_buffer[260].sig_773.FeedThruLUT , 
         \Controller_inst.temp_buffer[259].sig_772.FeedThruLUT , 
         \Controller_inst.temp_buffer[262].sig_775.FeedThruLUT , 
         \Controller_inst.temp_buffer[261].sig_774.FeedThruLUT , 
         \Controller_inst.temp_buffer[264].sig_777.FeedThruLUT , 
         \Controller_inst.temp_buffer[263].sig_776.FeedThruLUT , 
         \Controller_inst.temp_buffer[266].sig_779.FeedThruLUT , 
         \Controller_inst.temp_buffer[265].sig_778.FeedThruLUT , 
         \Controller_inst.temp_buffer[268].sig_781.FeedThruLUT , 
         \Controller_inst.temp_buffer[267].sig_780.FeedThruLUT , 
         \Controller_inst.temp_buffer[270].sig_783.FeedThruLUT , 
         \Controller_inst.temp_buffer[269].sig_782.FeedThruLUT , 
         \Controller_inst.temp_buffer[272].sig_785.FeedThruLUT , 
         \Controller_inst.temp_buffer[271].sig_784.FeedThruLUT , 
         \Controller_inst.temp_buffer[274].sig_787.FeedThruLUT , 
         \Controller_inst.temp_buffer[273].sig_786.FeedThruLUT , 
         \Controller_inst.temp_buffer[276].sig_789.FeedThruLUT , 
         \Controller_inst.temp_buffer[275].sig_788.FeedThruLUT , 
         \Controller_inst.temp_buffer[278].sig_791.FeedThruLUT , 
         \Controller_inst.temp_buffer[277].sig_790.FeedThruLUT , 
         \Controller_inst.temp_buffer[280].sig_793.FeedThruLUT , 
         \Controller_inst.temp_buffer[279].sig_792.FeedThruLUT , 
         \Controller_inst.temp_buffer[282].sig_795.FeedThruLUT , 
         \Controller_inst.temp_buffer[281].sig_794.FeedThruLUT , 
         \Controller_inst.temp_buffer[284].sig_797.FeedThruLUT , 
         \Controller_inst.temp_buffer[283].sig_796.FeedThruLUT , 
         \Controller_inst.temp_buffer[286].sig_799.FeedThruLUT , 
         \Controller_inst.temp_buffer[285].sig_798.FeedThruLUT , 
         \Controller_inst.temp_buffer[288].sig_801.FeedThruLUT , 
         \Controller_inst.temp_buffer[287].sig_800.FeedThruLUT , 
         \Controller_inst.temp_buffer[290].sig_803.FeedThruLUT , 
         \Controller_inst.temp_buffer[289].sig_802.FeedThruLUT , 
         \Controller_inst.temp_buffer[292].sig_805.FeedThruLUT , 
         \Controller_inst.temp_buffer[291].sig_804.FeedThruLUT , 
         \Controller_inst.temp_buffer[294].sig_807.FeedThruLUT , 
         \Controller_inst.temp_buffer[293].sig_806.FeedThruLUT , 
         \Controller_inst.temp_buffer[296].sig_809.FeedThruLUT , 
         \Controller_inst.temp_buffer[295].sig_808.FeedThruLUT , 
         \Controller_inst.temp_buffer[298].sig_811.FeedThruLUT , 
         \Controller_inst.temp_buffer[297].sig_810.FeedThruLUT , 
         \Controller_inst.temp_buffer[300].sig_813.FeedThruLUT , 
         \Controller_inst.temp_buffer[299].sig_812.FeedThruLUT , 
         \Controller_inst.temp_buffer[302].sig_815.FeedThruLUT , 
         \Controller_inst.temp_buffer[301].sig_814.FeedThruLUT , 
         \Controller_inst.temp_buffer[304].sig_817.FeedThruLUT , 
         \Controller_inst.temp_buffer[303].sig_816.FeedThruLUT , 
         \Controller_inst.temp_buffer[306].sig_819.FeedThruLUT , 
         \Controller_inst.temp_buffer[305].sig_818.FeedThruLUT , 
         \Controller_inst.temp_buffer[308].sig_821.FeedThruLUT , 
         \Controller_inst.temp_buffer[307].sig_820.FeedThruLUT , 
         \Controller_inst.temp_buffer[310].sig_823.FeedThruLUT , 
         \Controller_inst.temp_buffer[309].sig_822.FeedThruLUT , 
         \Controller_inst.temp_buffer[312].sig_825.FeedThruLUT , 
         \Controller_inst.temp_buffer[311].sig_824.FeedThruLUT , 
         \Controller_inst.temp_buffer[314].sig_827.FeedThruLUT , 
         \Controller_inst.temp_buffer[313].sig_826.FeedThruLUT , 
         \Controller_inst.temp_buffer[316].sig_829.FeedThruLUT , 
         \Controller_inst.temp_buffer[315].sig_828.FeedThruLUT , 
         \Controller_inst.temp_buffer[318].sig_831.FeedThruLUT , 
         \Controller_inst.temp_buffer[317].sig_830.FeedThruLUT , 
         \Controller_inst.temp_buffer[320].sig_833.FeedThruLUT , 
         \Controller_inst.temp_buffer[319].sig_832.FeedThruLUT , 
         \Controller_inst.temp_buffer[322].sig_835.FeedThruLUT , 
         \Controller_inst.temp_buffer[321].sig_834.FeedThruLUT , 
         \Controller_inst.temp_buffer[324].sig_837.FeedThruLUT , 
         \Controller_inst.temp_buffer[323].sig_836.FeedThruLUT , 
         \Controller_inst.temp_buffer[326].sig_839.FeedThruLUT , 
         \Controller_inst.temp_buffer[325].sig_838.FeedThruLUT , 
         \Controller_inst.temp_buffer[328].sig_841.FeedThruLUT , 
         \Controller_inst.temp_buffer[327].sig_840.FeedThruLUT , 
         \Controller_inst.temp_buffer[330].sig_843.FeedThruLUT , 
         \Controller_inst.temp_buffer[329].sig_842.FeedThruLUT , 
         \Controller_inst.temp_buffer[332].sig_845.FeedThruLUT , 
         \Controller_inst.temp_buffer[331].sig_844.FeedThruLUT , 
         \Controller_inst.temp_buffer[334].sig_847.FeedThruLUT , 
         \Controller_inst.temp_buffer[333].sig_846.FeedThruLUT , 
         \Controller_inst.temp_buffer[336].sig_849.FeedThruLUT , 
         \Controller_inst.temp_buffer[335].sig_848.FeedThruLUT , 
         \Controller_inst.temp_buffer[338].sig_851.FeedThruLUT , 
         \Controller_inst.temp_buffer[337].sig_850.FeedThruLUT , 
         \Controller_inst.temp_buffer[340].sig_853.FeedThruLUT , 
         \Controller_inst.temp_buffer[339].sig_852.FeedThruLUT , 
         \Controller_inst.temp_buffer[342].sig_855.FeedThruLUT , 
         \Controller_inst.temp_buffer[341].sig_854.FeedThruLUT , 
         \Controller_inst.temp_buffer[344].sig_857.FeedThruLUT , 
         \Controller_inst.temp_buffer[343].sig_856.FeedThruLUT , 
         \Controller_inst.temp_buffer[346].sig_859.FeedThruLUT , 
         \Controller_inst.temp_buffer[345].sig_858.FeedThruLUT , 
         \Controller_inst.temp_buffer[348].sig_861.FeedThruLUT , 
         \Controller_inst.temp_buffer[347].sig_860.FeedThruLUT , 
         \Controller_inst.temp_buffer[350].sig_863.FeedThruLUT , 
         \Controller_inst.temp_buffer[349].sig_862.FeedThruLUT , 
         \Controller_inst.temp_buffer[352].sig_865.FeedThruLUT , 
         \Controller_inst.temp_buffer[351].sig_864.FeedThruLUT , 
         \Controller_inst.temp_buffer[354].sig_867.FeedThruLUT , 
         \Controller_inst.temp_buffer[353].sig_866.FeedThruLUT , 
         \Controller_inst.temp_buffer[356].sig_869.FeedThruLUT , 
         \Controller_inst.temp_buffer[355].sig_868.FeedThruLUT , 
         \Controller_inst.temp_buffer[358].sig_871.FeedThruLUT , 
         \Controller_inst.temp_buffer[357].sig_870.FeedThruLUT , 
         \Controller_inst.temp_buffer[360].sig_873.FeedThruLUT , 
         \Controller_inst.temp_buffer[359].sig_872.FeedThruLUT , 
         \Controller_inst.temp_buffer[362].sig_875.FeedThruLUT , 
         \Controller_inst.temp_buffer[361].sig_874.FeedThruLUT , 
         \Controller_inst.temp_buffer[364].sig_877.FeedThruLUT , 
         \Controller_inst.temp_buffer[363].sig_876.FeedThruLUT , 
         \Controller_inst.temp_buffer[366].sig_879.FeedThruLUT , 
         \Controller_inst.temp_buffer[365].sig_878.FeedThruLUT , 
         \Controller_inst.temp_buffer[368].sig_881.FeedThruLUT , 
         \Controller_inst.temp_buffer[367].sig_880.FeedThruLUT , 
         \Controller_inst.temp_buffer[370].sig_883.FeedThruLUT , 
         \Controller_inst.temp_buffer[369].sig_882.FeedThruLUT , 
         \Controller_inst.temp_buffer[372].sig_885.FeedThruLUT , 
         \Controller_inst.temp_buffer[371].sig_884.FeedThruLUT , 
         \Controller_inst.temp_buffer[374].sig_887.FeedThruLUT , 
         \Controller_inst.temp_buffer[373].sig_886.FeedThruLUT , 
         \Controller_inst.temp_buffer[376].sig_889.FeedThruLUT , 
         \Controller_inst.temp_buffer[375].sig_888.FeedThruLUT , 
         \Controller_inst.temp_buffer[378].sig_891.FeedThruLUT , 
         \Controller_inst.temp_buffer[377].sig_890.FeedThruLUT , 
         \Controller_inst.temp_buffer[380].sig_893.FeedThruLUT , 
         \Controller_inst.temp_buffer[379].sig_892.FeedThruLUT , 
         \Controller_inst.temp_buffer[382].sig_895.FeedThruLUT , 
         \Controller_inst.temp_buffer[381].sig_894.FeedThruLUT , 
         \Controller_inst.temp_buffer[384].sig_897.FeedThruLUT , 
         \Controller_inst.temp_buffer[383].sig_896.FeedThruLUT , 
         \Controller_inst.temp_buffer[386].sig_899.FeedThruLUT , 
         \Controller_inst.temp_buffer[385].sig_898.FeedThruLUT , 
         \Controller_inst.temp_buffer[388].sig_901.FeedThruLUT , 
         \Controller_inst.temp_buffer[387].sig_900.FeedThruLUT , 
         \Controller_inst.temp_buffer[390].sig_903.FeedThruLUT , 
         \Controller_inst.temp_buffer[389].sig_902.FeedThruLUT , 
         \Controller_inst.temp_buffer[392].sig_905.FeedThruLUT , 
         \Controller_inst.temp_buffer[391].sig_904.FeedThruLUT , 
         \Controller_inst.temp_buffer[394].sig_907.FeedThruLUT , 
         \Controller_inst.temp_buffer[393].sig_906.FeedThruLUT , 
         \Controller_inst.temp_buffer[396].sig_909.FeedThruLUT , 
         \Controller_inst.temp_buffer[395].sig_908.FeedThruLUT , 
         \Controller_inst.temp_buffer[398].sig_911.FeedThruLUT , 
         \Controller_inst.temp_buffer[397].sig_910.FeedThruLUT , 
         \Controller_inst.temp_buffer[400].sig_913.FeedThruLUT , 
         \Controller_inst.temp_buffer[399].sig_912.FeedThruLUT , 
         \Controller_inst.temp_buffer[402].sig_915.FeedThruLUT , 
         \Controller_inst.temp_buffer[401].sig_914.FeedThruLUT , 
         \Controller_inst.temp_buffer[404].sig_917.FeedThruLUT , 
         \Controller_inst.temp_buffer[403].sig_916.FeedThruLUT , 
         \Controller_inst.temp_buffer[406].sig_919.FeedThruLUT , 
         \Controller_inst.temp_buffer[405].sig_918.FeedThruLUT , 
         \Controller_inst.temp_buffer[408].sig_921.FeedThruLUT , 
         \Controller_inst.temp_buffer[407].sig_920.FeedThruLUT , 
         \Controller_inst.temp_buffer[410].sig_923.FeedThruLUT , 
         \Controller_inst.temp_buffer[409].sig_922.FeedThruLUT , 
         \Controller_inst.temp_buffer[412].sig_925.FeedThruLUT , 
         \Controller_inst.temp_buffer[411].sig_924.FeedThruLUT , 
         \Controller_inst.temp_buffer[414].sig_927.FeedThruLUT , 
         \Controller_inst.temp_buffer[413].sig_926.FeedThruLUT , 
         \Controller_inst.temp_buffer[416].sig_929.FeedThruLUT , 
         \Controller_inst.temp_buffer[415].sig_928.FeedThruLUT , 
         \Controller_inst.temp_buffer[418].sig_931.FeedThruLUT , 
         \Controller_inst.temp_buffer[417].sig_930.FeedThruLUT , 
         \Controller_inst.temp_buffer[420].sig_933.FeedThruLUT , 
         \Controller_inst.temp_buffer[419].sig_932.FeedThruLUT , 
         \Controller_inst.temp_buffer[422].sig_935.FeedThruLUT , 
         \Controller_inst.temp_buffer[421].sig_934.FeedThruLUT , 
         \Controller_inst.temp_buffer[424].sig_937.FeedThruLUT , 
         \Controller_inst.temp_buffer[423].sig_936.FeedThruLUT , 
         \Controller_inst.temp_buffer[426].sig_939.FeedThruLUT , 
         \Controller_inst.temp_buffer[425].sig_938.FeedThruLUT , 
         \Controller_inst.temp_buffer[428].sig_941.FeedThruLUT , 
         \Controller_inst.temp_buffer[427].sig_940.FeedThruLUT , 
         \Controller_inst.temp_buffer[430].sig_943.FeedThruLUT , 
         \Controller_inst.temp_buffer[429].sig_942.FeedThruLUT , 
         \Controller_inst.temp_buffer[432].sig_945.FeedThruLUT , 
         \Controller_inst.temp_buffer[431].sig_944.FeedThruLUT , 
         \Controller_inst.temp_buffer[434].sig_947.FeedThruLUT , 
         \Controller_inst.temp_buffer[433].sig_946.FeedThruLUT , 
         \Controller_inst.temp_buffer[436].sig_949.FeedThruLUT , 
         \Controller_inst.temp_buffer[435].sig_948.FeedThruLUT , 
         \Controller_inst.temp_buffer[438].sig_951.FeedThruLUT , 
         \Controller_inst.temp_buffer[437].sig_950.FeedThruLUT , 
         \Controller_inst.temp_buffer[440].sig_953.FeedThruLUT , 
         \Controller_inst.temp_buffer[439].sig_952.FeedThruLUT , 
         \Controller_inst.temp_buffer[442].sig_955.FeedThruLUT , 
         \Controller_inst.temp_buffer[441].sig_954.FeedThruLUT , 
         \Controller_inst.temp_buffer[444].sig_957.FeedThruLUT , 
         \Controller_inst.temp_buffer[443].sig_956.FeedThruLUT , 
         \Controller_inst.temp_buffer[446].sig_959.FeedThruLUT , 
         \Controller_inst.temp_buffer[445].sig_958.FeedThruLUT , 
         \Controller_inst.temp_buffer[448].sig_961.FeedThruLUT , 
         \Controller_inst.temp_buffer[447].sig_960.FeedThruLUT , 
         \Controller_inst.temp_buffer[450].sig_963.FeedThruLUT , 
         \Controller_inst.temp_buffer[449].sig_962.FeedThruLUT , 
         \Controller_inst.temp_buffer[452].sig_965.FeedThruLUT , 
         \Controller_inst.temp_buffer[451].sig_964.FeedThruLUT , 
         \Controller_inst.temp_buffer[454].sig_967.FeedThruLUT , 
         \Controller_inst.temp_buffer[453].sig_966.FeedThruLUT , 
         \Controller_inst.temp_buffer[456].sig_969.FeedThruLUT , 
         \Controller_inst.temp_buffer[455].sig_968.FeedThruLUT , 
         \Controller_inst.temp_buffer[458].sig_971.FeedThruLUT , 
         \Controller_inst.temp_buffer[457].sig_970.FeedThruLUT , 
         \Controller_inst.temp_buffer[460].sig_973.FeedThruLUT , 
         \Controller_inst.temp_buffer[459].sig_972.FeedThruLUT , 
         \Controller_inst.temp_buffer[462].sig_975.FeedThruLUT , 
         \Controller_inst.temp_buffer[461].sig_974.FeedThruLUT , 
         \Controller_inst.temp_buffer[464].sig_977.FeedThruLUT , 
         \Controller_inst.temp_buffer[463].sig_976.FeedThruLUT , 
         \Controller_inst.temp_buffer[466].sig_979.FeedThruLUT , 
         \Controller_inst.temp_buffer[465].sig_978.FeedThruLUT , 
         \Controller_inst.temp_buffer[468].sig_981.FeedThruLUT , 
         \Controller_inst.temp_buffer[467].sig_980.FeedThruLUT , 
         \Controller_inst.temp_buffer[470].sig_983.FeedThruLUT , 
         \Controller_inst.temp_buffer[469].sig_982.FeedThruLUT , 
         \Controller_inst.temp_buffer[472].sig_985.FeedThruLUT , 
         \Controller_inst.temp_buffer[471].sig_984.FeedThruLUT , 
         \Controller_inst.temp_buffer[474].sig_987.FeedThruLUT , 
         \Controller_inst.temp_buffer[473].sig_986.FeedThruLUT , 
         \Controller_inst.temp_buffer[475].sig_988.FeedThruLUT , 
         \Controller_inst.temp_buffer[477].sig_990.FeedThruLUT , 
         \Controller_inst.temp_buffer[476].sig_989.FeedThruLUT , 
         \Controller_inst.temp_buffer[479].sig_992.FeedThruLUT , 
         \Controller_inst.temp_buffer[478].sig_991.FeedThruLUT , 
         \Controller_inst.temp_buffer[481].sig_994.FeedThruLUT , 
         \Controller_inst.temp_buffer[480].sig_993.FeedThruLUT , 
         \Controller_inst.temp_buffer[482].sig_995.FeedThruLUT , 
         \Controller_inst.temp_buffer[484].sig_997.FeedThruLUT , 
         \Controller_inst.temp_buffer[483].sig_996.FeedThruLUT , 
         \Controller_inst.temp_buffer[486].sig_999.FeedThruLUT , 
         \Controller_inst.temp_buffer[485].sig_998.FeedThruLUT , 
         \Controller_inst.temp_buffer[487].sig_1000.FeedThruLUT , 
         \Controller_inst.temp_buffer[489].sig_1002.FeedThruLUT , 
         \Controller_inst.temp_buffer[488].sig_1001.FeedThruLUT , 
         \Controller_inst.temp_buffer[491].sig_1004.FeedThruLUT , 
         \Controller_inst.temp_buffer[490].sig_1003.FeedThruLUT , 
         \Controller_inst.temp_buffer[492].sig_1005.FeedThruLUT , 
         \Controller_inst.temp_buffer[494].sig_1007.FeedThruLUT , 
         \Controller_inst.temp_buffer[493].sig_1006.FeedThruLUT , 
         \Controller_inst.temp_buffer[495].sig_1008.FeedThruLUT , 
         \Controller_inst.n25534 , \Controller_inst.n25533 , 
         \Controller_inst.n16007 , \Controller_inst.n5_c , 
         \Controller_inst.n2697 , \Controller_inst.stm32_state[2] , 
         \Controller_inst.n6_adj_2154 , \Controller_inst.n16015 , 
         \Controller_inst.n21152 , \Controller_inst.stm32_state[1] , 
         \Controller_inst.n25536 , \Controller_inst.n25535 , 
         \Controller_inst.n6 , \Controller_inst.n18 , \Controller_inst.n21856 , 
         \Controller_inst.stm32_state[4] , \Controller_inst.n6_adj_2151 , 
         n11457, \Controller_inst.stm32_state[3] , 
         \Controller_inst.rhd_index[3].sig_1009.FeedThruLUT , 
         \Controller_inst.n15960 , \Controller_inst.int_RHD2216_TX_Byte[10] , 
         \Controller_inst.int_RHD2216_TX_Byte[11] , \Controller_inst.n15 , 
         \Controller_inst.int_RHD2216_TX_Byte[15] , 
         \Controller_inst.n167_adj_2344[2] , 
         \Controller_inst.n167_adj_2344[1] , 
         \Controller_inst.n167_adj_2344[4] , 
         \Controller_inst.n167_adj_2344[3] , 
         \Controller_inst.n167_adj_2344[6] , 
         \Controller_inst.n167_adj_2344[5] , 
         \Controller_inst.n167_adj_2344[8] , 
         \Controller_inst.n167_adj_2344[7] , 
         \Controller_inst.n167_adj_2344[10] , 
         \Controller_inst.n167_adj_2344[9] , 
         \Controller_inst.n167_adj_2344[12] , 
         \Controller_inst.n167_adj_2344[11] , 
         \Controller_inst.n167_adj_2344[14] , 
         \Controller_inst.n167_adj_2344[13] , 
         \Controller_inst.n167_adj_2344[16] , 
         \Controller_inst.n167_adj_2344[15] , 
         \Controller_inst.n167_adj_2344[18] , 
         \Controller_inst.n167_adj_2344[17] , 
         \Controller_inst.n167_adj_2344[20] , 
         \Controller_inst.n167_adj_2344[19] , 
         \Controller_inst.n167_adj_2344[22] , 
         \Controller_inst.n167_adj_2344[21] , 
         \Controller_inst.n167_adj_2344[24] , 
         \Controller_inst.n167_adj_2344[23] , 
         \Controller_inst.n167_adj_2344[26] , 
         \Controller_inst.n167_adj_2344[25] , 
         \Controller_inst.n167_adj_2344[28] , 
         \Controller_inst.n167_adj_2344[27] , 
         \Controller_inst.n167_adj_2344[30] , 
         \Controller_inst.n167_adj_2344[29] , 
         \Controller_inst.n167_adj_2343[3] , 
         \Controller_inst.n167_adj_2343[2] , 
         \Controller_inst.n167_adj_2343[5] , 
         \Controller_inst.n167_adj_2343[4] , 
         \Controller_inst.n167_adj_2343[7] , 
         \Controller_inst.n167_adj_2343[6] , 
         \Controller_inst.n167_adj_2343[9] , 
         \Controller_inst.n167_adj_2343[8] , 
         \Controller_inst.n167_adj_2343[11] , 
         \Controller_inst.n167_adj_2343[10] , 
         \Controller_inst.n167_adj_2343[13] , 
         \Controller_inst.n167_adj_2343[12] , 
         \Controller_inst.n167_adj_2343[31] , 
         \Controller_inst.n167_adj_2343[14] , 
         \Controller_inst.n167_adj_2343[16] , 
         \Controller_inst.n167_adj_2343[15] , 
         \Controller_inst.n167_adj_2343[18] , 
         \Controller_inst.n167_adj_2343[17] , 
         \Controller_inst.n167_adj_2343[20] , 
         \Controller_inst.n167_adj_2343[19] , 
         \Controller_inst.n167_adj_2343[22] , 
         \Controller_inst.n167_adj_2343[21] , 
         \Controller_inst.n167_adj_2343[24] , 
         \Controller_inst.n167_adj_2343[23] , 
         \Controller_inst.n167_adj_2343[26] , 
         \Controller_inst.n167_adj_2343[25] , 
         \Controller_inst.n167_adj_2343[28] , 
         \Controller_inst.n167_adj_2343[27] , 
         \Controller_inst.n167_adj_2343[30] , 
         \Controller_inst.n167_adj_2343[29] , \Controller_inst.n167[3] , 
         \Controller_inst.n167[2] , \Controller_inst.n167[6] , 
         \Controller_inst.n167[5] , \Controller_inst.n167[8] , 
         \Controller_inst.n167[7] , \Controller_inst.n167[10] , 
         \Controller_inst.n167[9] , \Controller_inst.n167[13] , 
         \Controller_inst.n167[12] , \Controller_inst.n167[15] , 
         \Controller_inst.n167[14] , \Controller_inst.n167[17] , 
         \Controller_inst.n167[16] , \Controller_inst.n167[19] , 
         \Controller_inst.n167[18] , \Controller_inst.n167[21] , 
         \Controller_inst.n167[20] , \Controller_inst.n167[23] , 
         \Controller_inst.n167[22] , \Controller_inst.n167[25] , 
         \Controller_inst.n167[24] , \Controller_inst.n167[27] , 
         \Controller_inst.n167[26] , \Controller_inst.n167[29] , 
         \Controller_inst.n167[28] , \Controller_inst.n167[31] , 
         \Controller_inst.n167[30] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[4].sig_1713.FeedThruLUT 
         , \Controller_inst.n12498 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n9699 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n21890 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n1756[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n1547 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n1756[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_4__N_1286[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n15934 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n4 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n6 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n11681 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_4__N_1286[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_4__N_1286[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n1629 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n9695 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n9697 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n11358 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n1563 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n9696 , int_STM32_SPI_CS_n, 
         \Controller_inst.SPI_Master_CS_STM32_1.n1756[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[2] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready , 
         \Controller_inst.SPI_Master_CS_STM32_1.n11678 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[4] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[6] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[8] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[7] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n9687 , 
         \Controller_inst.n19_adj_2245 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n21896 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[2] , 
         \Controller_inst.n59 , \Controller_inst.n18_adj_2244 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13608 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.n9421 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1210 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20650 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[511] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24482 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n11643 , 
         int_STM32_SPI_MOSI, 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12488 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12461 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13595 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_1303[10] 
         , \Controller_inst.int_STM32_TX_Byte[511].sig_1012.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[509].sig_1014.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[510].sig_1013.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[510] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[509] , 
         \Controller_inst.int_STM32_TX_Byte[507].sig_1016.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[508].sig_1015.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[508] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[507] , 
         \Controller_inst.int_STM32_TX_Byte[505].sig_1018.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[506].sig_1017.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[506] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[505] , 
         \Controller_inst.int_STM32_TX_Byte[504].sig_1019.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[504] , 
         \Controller_inst.int_STM32_TX_Byte[502].sig_1021.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[503].sig_1020.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[503] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[502] , 
         \Controller_inst.int_STM32_TX_Byte[497].sig_1026.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[501].sig_1022.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[501] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[497] , 
         \Controller_inst.int_STM32_TX_Byte[500].sig_1023.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[500] , 
         \Controller_inst.int_STM32_TX_Byte[498].sig_1025.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[499].sig_1024.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[499] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[498] , 
         \Controller_inst.int_STM32_TX_Byte[496].sig_1027.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[496] , 
         \Controller_inst.int_STM32_TX_Byte[494].sig_1029.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[495].sig_1028.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[495] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[494] , 
         \Controller_inst.int_STM32_TX_Byte[492].sig_1031.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[493].sig_1030.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[493] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[492] , 
         \Controller_inst.int_STM32_TX_Byte[491].sig_1032.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[491] , 
         \Controller_inst.int_STM32_TX_Byte[489].sig_1034.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[490].sig_1033.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[490] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[489] , 
         \Controller_inst.int_STM32_TX_Byte[487].sig_1036.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[488].sig_1035.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[488] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[487] , 
         \Controller_inst.int_STM32_TX_Byte[485].sig_1038.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[486].sig_1037.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[486] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[485] , 
         \Controller_inst.int_STM32_TX_Byte[483].sig_1040.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[484].sig_1039.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[484] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[483] , 
         \Controller_inst.int_STM32_TX_Byte[481].sig_1042.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[482].sig_1041.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[482] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[481] , 
         \Controller_inst.int_STM32_TX_Byte[479].sig_1044.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[480].sig_1043.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[480] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[479] , 
         \Controller_inst.int_STM32_TX_Byte[477].sig_1046.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[478].sig_1045.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[478] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[477] , 
         \Controller_inst.int_STM32_TX_Byte[475].sig_1048.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[476].sig_1047.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[476] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[475] , 
         \Controller_inst.int_STM32_TX_Byte[473].sig_1050.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[474].sig_1049.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[474] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[473] , 
         \Controller_inst.int_STM32_TX_Byte[471].sig_1052.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[472].sig_1051.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[472] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[471] , 
         \Controller_inst.int_STM32_TX_Byte[469].sig_1054.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[470].sig_1053.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[470] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[469] , 
         \Controller_inst.int_STM32_TX_Byte[467].sig_1056.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[468].sig_1055.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[468] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[467] , 
         \Controller_inst.int_STM32_TX_Byte[465].sig_1058.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[466].sig_1057.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[466] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[465] , 
         \Controller_inst.int_STM32_TX_Byte[463].sig_1060.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[464].sig_1059.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[464] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[463] , 
         \Controller_inst.int_STM32_TX_Byte[462].sig_1061.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[462] , 
         \Controller_inst.int_STM32_TX_Byte[460].sig_1063.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[461].sig_1062.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[461] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[460] , 
         \Controller_inst.int_STM32_TX_Byte[458].sig_1065.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[459].sig_1064.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[459] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[458] , 
         \Controller_inst.int_STM32_TX_Byte[456].sig_1067.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[457].sig_1066.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[457] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[456] , 
         \Controller_inst.int_STM32_TX_Byte[454].sig_1069.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[455].sig_1068.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[455] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[454] , 
         \Controller_inst.int_STM32_TX_Byte[452].sig_1071.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[453].sig_1070.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[453] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[452] , 
         \Controller_inst.int_STM32_TX_Byte[450].sig_1073.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[451].sig_1072.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[451] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[450] , 
         \Controller_inst.int_STM32_TX_Byte[448].sig_1075.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[449].sig_1074.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[449] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[448] , 
         \Controller_inst.int_STM32_TX_Byte[446].sig_1077.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[447].sig_1076.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[447] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[446] , 
         \Controller_inst.int_STM32_TX_Byte[444].sig_1079.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[445].sig_1078.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[445] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[444] , 
         \Controller_inst.int_STM32_TX_Byte[442].sig_1081.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[443].sig_1080.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[443] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[442] , 
         \Controller_inst.int_STM32_TX_Byte[440].sig_1083.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[441].sig_1082.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[441] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[440] , 
         \Controller_inst.int_STM32_TX_Byte[438].sig_1085.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[439].sig_1084.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[439] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[438] , 
         \Controller_inst.int_STM32_TX_Byte[436].sig_1087.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[437].sig_1086.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[437] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[436] , 
         \Controller_inst.int_STM32_TX_Byte[434].sig_1089.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[435].sig_1088.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[435] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[434] , 
         \Controller_inst.int_STM32_TX_Byte[432].sig_1091.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[433].sig_1090.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[433] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[432] , 
         \Controller_inst.int_STM32_TX_Byte[430].sig_1093.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[431].sig_1092.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[431] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[430] , 
         \Controller_inst.int_STM32_TX_Byte[428].sig_1095.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[429].sig_1094.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[429] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[428] , 
         \Controller_inst.int_STM32_TX_Byte[426].sig_1097.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[427].sig_1096.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[427] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[426] , 
         \Controller_inst.int_STM32_TX_Byte[424].sig_1099.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[425].sig_1098.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[425] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[424] , 
         \Controller_inst.int_STM32_TX_Byte[422].sig_1101.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[423].sig_1100.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[423] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[422] , 
         \Controller_inst.int_STM32_TX_Byte[420].sig_1103.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[421].sig_1102.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[421] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[420] , 
         \Controller_inst.int_STM32_TX_Byte[418].sig_1105.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[419].sig_1104.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[419] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[418] , 
         \Controller_inst.int_STM32_TX_Byte[416].sig_1107.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[417].sig_1106.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[417] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[416] , 
         \Controller_inst.int_STM32_TX_Byte[414].sig_1109.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[415].sig_1108.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[415] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[414] , 
         \Controller_inst.int_STM32_TX_Byte[412].sig_1111.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[413].sig_1110.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[413] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[412] , 
         \Controller_inst.int_STM32_TX_Byte[410].sig_1113.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[411].sig_1112.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[411] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[410] , 
         \Controller_inst.int_STM32_TX_Byte[408].sig_1115.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[409].sig_1114.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[409] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[408] , 
         \Controller_inst.int_STM32_TX_Byte[406].sig_1117.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[407].sig_1116.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[407] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[406] , 
         \Controller_inst.int_STM32_TX_Byte[404].sig_1119.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[405].sig_1118.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[405] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[404] , 
         \Controller_inst.int_STM32_TX_Byte[402].sig_1121.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[403].sig_1120.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[403] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[402] , 
         \Controller_inst.int_STM32_TX_Byte[400].sig_1123.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[401].sig_1122.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[401] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[400] , 
         \Controller_inst.int_STM32_TX_Byte[398].sig_1125.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[399].sig_1124.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[399] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[398] , 
         \Controller_inst.int_STM32_TX_Byte[396].sig_1127.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[397].sig_1126.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[397] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[396] , 
         \Controller_inst.int_STM32_TX_Byte[394].sig_1129.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[395].sig_1128.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[395] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[394] , 
         \Controller_inst.int_STM32_TX_Byte[392].sig_1131.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[393].sig_1130.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[393] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[392] , 
         \Controller_inst.int_STM32_TX_Byte[390].sig_1133.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[391].sig_1132.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[391] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[390] , 
         \Controller_inst.int_STM32_TX_Byte[388].sig_1135.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[389].sig_1134.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[389] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[388] , 
         \Controller_inst.int_STM32_TX_Byte[386].sig_1137.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[387].sig_1136.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[387] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[386] , 
         \Controller_inst.int_STM32_TX_Byte[384].sig_1139.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[385].sig_1138.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[385] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[384] , 
         \Controller_inst.int_STM32_TX_Byte[382].sig_1141.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[383].sig_1140.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[383] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[382] , 
         \Controller_inst.int_STM32_TX_Byte[380].sig_1143.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[381].sig_1142.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[381] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[380] , 
         \Controller_inst.int_STM32_TX_Byte[378].sig_1145.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[379].sig_1144.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[379] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[378] , 
         \Controller_inst.int_STM32_TX_Byte[376].sig_1147.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[377].sig_1146.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[377] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[376] , 
         \Controller_inst.int_STM32_TX_Byte[374].sig_1149.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[375].sig_1148.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[375] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[374] , 
         \Controller_inst.int_STM32_TX_Byte[372].sig_1151.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[373].sig_1150.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[373] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[372] , 
         \Controller_inst.int_STM32_TX_Byte[370].sig_1153.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[371].sig_1152.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[371] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[370] , 
         \Controller_inst.int_STM32_TX_Byte[368].sig_1155.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[369].sig_1154.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[369] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[368] , 
         \Controller_inst.int_STM32_TX_Byte[366].sig_1157.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[367].sig_1156.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[367] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[366] , 
         \Controller_inst.int_STM32_TX_Byte[364].sig_1159.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[365].sig_1158.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[365] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[364] , 
         \Controller_inst.int_STM32_TX_Byte[362].sig_1161.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[363].sig_1160.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[363] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[362] , 
         \Controller_inst.int_STM32_TX_Byte[360].sig_1163.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[361].sig_1162.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[361] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[360] , 
         \Controller_inst.int_STM32_TX_Byte[358].sig_1165.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[359].sig_1164.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[359] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[358] , 
         \Controller_inst.int_STM32_TX_Byte[356].sig_1167.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[357].sig_1166.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[357] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[356] , 
         \Controller_inst.int_STM32_TX_Byte[354].sig_1169.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[355].sig_1168.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[355] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[354] , 
         \Controller_inst.int_STM32_TX_Byte[352].sig_1171.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[353].sig_1170.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[353] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[352] , 
         \Controller_inst.int_STM32_TX_Byte[350].sig_1173.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[351].sig_1172.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[351] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[350] , 
         \Controller_inst.int_STM32_TX_Byte[348].sig_1175.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[349].sig_1174.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[349] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[348] , 
         \Controller_inst.int_STM32_TX_Byte[346].sig_1177.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[347].sig_1176.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[347] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[346] , 
         \Controller_inst.int_STM32_TX_Byte[344].sig_1179.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[345].sig_1178.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[345] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[344] , 
         \Controller_inst.int_STM32_TX_Byte[342].sig_1181.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[343].sig_1180.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[343] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[342] , 
         \Controller_inst.int_STM32_TX_Byte[340].sig_1183.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[341].sig_1182.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[341] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[340] , 
         \Controller_inst.int_STM32_TX_Byte[338].sig_1185.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[339].sig_1184.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[339] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[338] , 
         \Controller_inst.int_STM32_TX_Byte[336].sig_1187.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[337].sig_1186.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[337] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[336] , 
         \Controller_inst.int_STM32_TX_Byte[334].sig_1189.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[335].sig_1188.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[335] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[334] , 
         \Controller_inst.int_STM32_TX_Byte[332].sig_1191.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[333].sig_1190.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[333] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[332] , 
         \Controller_inst.int_STM32_TX_Byte[330].sig_1193.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[331].sig_1192.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[331] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[330] , 
         \Controller_inst.int_STM32_TX_Byte[328].sig_1195.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[329].sig_1194.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[329] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[328] , 
         \Controller_inst.int_STM32_TX_Byte[326].sig_1197.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[327].sig_1196.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[327] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[326] , 
         \Controller_inst.int_STM32_TX_Byte[324].sig_1199.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[325].sig_1198.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[325] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[324] , 
         \Controller_inst.int_STM32_TX_Byte[322].sig_1201.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[323].sig_1200.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[323] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[322] , 
         \Controller_inst.int_STM32_TX_Byte[320].sig_1203.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[321].sig_1202.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[321] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[320] , 
         \Controller_inst.int_STM32_TX_Byte[318].sig_1205.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[319].sig_1204.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[319] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[318] , 
         \Controller_inst.int_STM32_TX_Byte[316].sig_1207.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[317].sig_1206.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[317] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[316] , 
         \Controller_inst.int_STM32_TX_Byte[314].sig_1209.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[315].sig_1208.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[315] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[314] , 
         \Controller_inst.int_STM32_TX_Byte[312].sig_1211.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[313].sig_1210.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[313] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[312] , 
         \Controller_inst.int_STM32_TX_Byte[310].sig_1213.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[311].sig_1212.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[311] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[310] , 
         \Controller_inst.int_STM32_TX_Byte[308].sig_1215.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[309].sig_1214.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[309] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[308] , 
         \Controller_inst.int_STM32_TX_Byte[306].sig_1217.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[307].sig_1216.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[307] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[306] , 
         \Controller_inst.int_STM32_TX_Byte[304].sig_1219.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[305].sig_1218.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[305] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[304] , 
         \Controller_inst.int_STM32_TX_Byte[302].sig_1221.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[303].sig_1220.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[303] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[302] , 
         \Controller_inst.int_STM32_TX_Byte[300].sig_1223.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[301].sig_1222.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[301] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[300] , 
         \Controller_inst.int_STM32_TX_Byte[298].sig_1225.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[299].sig_1224.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[299] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[298] , 
         \Controller_inst.int_STM32_TX_Byte[296].sig_1227.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[297].sig_1226.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[297] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[296] , 
         \Controller_inst.int_STM32_TX_Byte[294].sig_1229.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[295].sig_1228.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[295] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[294] , 
         \Controller_inst.int_STM32_TX_Byte[292].sig_1231.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[293].sig_1230.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[293] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[292] , 
         \Controller_inst.int_STM32_TX_Byte[290].sig_1233.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[291].sig_1232.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[291] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[290] , 
         \Controller_inst.int_STM32_TX_Byte[288].sig_1235.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[289].sig_1234.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[289] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[288] , 
         \Controller_inst.int_STM32_TX_Byte[286].sig_1237.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[287].sig_1236.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[287] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[286] , 
         \Controller_inst.int_STM32_TX_Byte[284].sig_1239.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[285].sig_1238.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[285] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[284] , 
         \Controller_inst.int_STM32_TX_Byte[282].sig_1241.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[283].sig_1240.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[283] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[282] , 
         \Controller_inst.int_STM32_TX_Byte[280].sig_1243.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[281].sig_1242.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[281] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[280] , 
         \Controller_inst.int_STM32_TX_Byte[278].sig_1245.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[279].sig_1244.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[279] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[278] , 
         \Controller_inst.int_STM32_TX_Byte[276].sig_1247.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[277].sig_1246.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[277] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[276] , 
         \Controller_inst.int_STM32_TX_Byte[274].sig_1249.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[275].sig_1248.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[275] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[274] , 
         \Controller_inst.int_STM32_TX_Byte[272].sig_1251.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[273].sig_1250.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[273] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[272] , 
         \Controller_inst.int_STM32_TX_Byte[270].sig_1253.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[271].sig_1252.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[271] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[270] , 
         \Controller_inst.int_STM32_TX_Byte[268].sig_1255.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[269].sig_1254.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[269] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[268] , 
         \Controller_inst.int_STM32_TX_Byte[266].sig_1257.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[267].sig_1256.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[267] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[266] , 
         \Controller_inst.int_STM32_TX_Byte[264].sig_1259.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[265].sig_1258.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[265] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[264] , 
         \Controller_inst.int_STM32_TX_Byte[262].sig_1261.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[263].sig_1260.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[263] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[262] , 
         \Controller_inst.int_STM32_TX_Byte[260].sig_1263.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[261].sig_1262.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[261] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[260] , 
         \Controller_inst.int_STM32_TX_Byte[258].sig_1265.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[259].sig_1264.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[259] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[258] , 
         \Controller_inst.int_STM32_TX_Byte[256].sig_1267.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[257].sig_1266.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[257] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[256] , 
         \Controller_inst.int_STM32_TX_Byte[254].sig_1269.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[255].sig_1268.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[255] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[254] , 
         \Controller_inst.int_STM32_TX_Byte[252].sig_1271.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[253].sig_1270.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[253] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[252] , 
         \Controller_inst.int_STM32_TX_Byte[250].sig_1273.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[251].sig_1272.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[251] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[250] , 
         \Controller_inst.int_STM32_TX_Byte[248].sig_1275.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[249].sig_1274.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[249] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[248] , 
         \Controller_inst.int_STM32_TX_Byte[246].sig_1277.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[247].sig_1276.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[247] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[246] , 
         \Controller_inst.int_STM32_TX_Byte[244].sig_1279.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[245].sig_1278.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[245] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[244] , 
         \Controller_inst.int_STM32_TX_Byte[242].sig_1281.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[243].sig_1280.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[243] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[242] , 
         \Controller_inst.int_STM32_TX_Byte[240].sig_1283.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[241].sig_1282.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[241] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[240] , 
         \Controller_inst.int_STM32_TX_Byte[238].sig_1285.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[239].sig_1284.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[239] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[238] , 
         \Controller_inst.int_STM32_TX_Byte[236].sig_1287.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[237].sig_1286.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[237] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[236] , 
         \Controller_inst.int_STM32_TX_Byte[234].sig_1289.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[235].sig_1288.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[235] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[234] , 
         \Controller_inst.int_STM32_TX_Byte[232].sig_1291.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[233].sig_1290.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[233] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[232] , 
         \Controller_inst.int_STM32_TX_Byte[230].sig_1293.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[231].sig_1292.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[231] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[230] , 
         \Controller_inst.int_STM32_TX_Byte[228].sig_1295.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[229].sig_1294.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[229] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[228] , 
         \Controller_inst.int_STM32_TX_Byte[226].sig_1297.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[227].sig_1296.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[227] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[226] , 
         \Controller_inst.int_STM32_TX_Byte[224].sig_1299.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[225].sig_1298.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[225] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[224] , 
         \Controller_inst.int_STM32_TX_Byte[222].sig_1301.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[223].sig_1300.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[223] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[222] , 
         \Controller_inst.int_STM32_TX_Byte[220].sig_1303.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[221].sig_1302.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[221] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[220] , 
         \Controller_inst.int_STM32_TX_Byte[218].sig_1305.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[219].sig_1304.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[219] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[218] , 
         \Controller_inst.int_STM32_TX_Byte[216].sig_1307.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[217].sig_1306.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[217] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[216] , 
         \Controller_inst.int_STM32_TX_Byte[214].sig_1309.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[215].sig_1308.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[215] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[214] , 
         \Controller_inst.int_STM32_TX_Byte[212].sig_1311.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[213].sig_1310.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[213] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[212] , 
         \Controller_inst.int_STM32_TX_Byte[210].sig_1313.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[211].sig_1312.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[211] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[210] , 
         \Controller_inst.int_STM32_TX_Byte[208].sig_1315.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[209].sig_1314.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[209] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[208] , 
         \Controller_inst.int_STM32_TX_Byte[206].sig_1317.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[207].sig_1316.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[207] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[206] , 
         \Controller_inst.int_STM32_TX_Byte[204].sig_1319.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[205].sig_1318.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[205] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[204] , 
         \Controller_inst.int_STM32_TX_Byte[202].sig_1321.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[203].sig_1320.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[203] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[202] , 
         \Controller_inst.int_STM32_TX_Byte[200].sig_1323.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[201].sig_1322.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[201] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[200] , 
         \Controller_inst.int_STM32_TX_Byte[198].sig_1325.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[199].sig_1324.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[199] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[198] , 
         \Controller_inst.int_STM32_TX_Byte[196].sig_1327.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[197].sig_1326.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[197] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[196] , 
         \Controller_inst.int_STM32_TX_Byte[194].sig_1329.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[195].sig_1328.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[195] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[194] , 
         \Controller_inst.int_STM32_TX_Byte[192].sig_1331.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[193].sig_1330.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[193] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[192] , 
         \Controller_inst.int_STM32_TX_Byte[190].sig_1333.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[191].sig_1332.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[191] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[190] , 
         \Controller_inst.int_STM32_TX_Byte[188].sig_1335.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[189].sig_1334.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[189] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[188] , 
         \Controller_inst.int_STM32_TX_Byte[186].sig_1337.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[187].sig_1336.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[187] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[186] , 
         \Controller_inst.int_STM32_TX_Byte[184].sig_1339.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[185].sig_1338.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[185] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[184] , 
         \Controller_inst.int_STM32_TX_Byte[182].sig_1341.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[183].sig_1340.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[183] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[182] , 
         \Controller_inst.int_STM32_TX_Byte[180].sig_1343.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[181].sig_1342.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[181] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[180] , 
         \Controller_inst.int_STM32_TX_Byte[178].sig_1345.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[179].sig_1344.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[179] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[178] , 
         \Controller_inst.int_STM32_TX_Byte[176].sig_1347.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[177].sig_1346.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[177] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[176] , 
         \Controller_inst.int_STM32_TX_Byte[174].sig_1349.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[175].sig_1348.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[175] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[174] , 
         \Controller_inst.int_STM32_TX_Byte[172].sig_1351.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[173].sig_1350.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[173] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[172] , 
         \Controller_inst.int_STM32_TX_Byte[170].sig_1353.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[171].sig_1352.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[171] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[170] , 
         \Controller_inst.int_STM32_TX_Byte[168].sig_1355.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[169].sig_1354.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[169] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[168] , 
         \Controller_inst.int_STM32_TX_Byte[166].sig_1357.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[167].sig_1356.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[167] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[166] , 
         \Controller_inst.int_STM32_TX_Byte[164].sig_1359.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[165].sig_1358.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[165] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[164] , 
         \Controller_inst.int_STM32_TX_Byte[162].sig_1361.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[163].sig_1360.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[163] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[162] , 
         \Controller_inst.int_STM32_TX_Byte[160].sig_1363.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[161].sig_1362.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[161] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[160] , 
         \Controller_inst.int_STM32_TX_Byte[158].sig_1365.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[159].sig_1364.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[159] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[158] , 
         \Controller_inst.int_STM32_TX_Byte[156].sig_1367.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[157].sig_1366.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[157] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[156] , 
         \Controller_inst.int_STM32_TX_Byte[154].sig_1369.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[155].sig_1368.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[155] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[154] , 
         \Controller_inst.int_STM32_TX_Byte[152].sig_1371.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[153].sig_1370.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[153] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[152] , 
         \Controller_inst.int_STM32_TX_Byte[150].sig_1373.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[151].sig_1372.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[151] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[150] , 
         \Controller_inst.int_STM32_TX_Byte[148].sig_1375.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[149].sig_1374.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[149] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[148] , 
         \Controller_inst.int_STM32_TX_Byte[146].sig_1377.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[147].sig_1376.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[147] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[146] , 
         \Controller_inst.int_STM32_TX_Byte[144].sig_1379.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[145].sig_1378.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[145] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[144] , 
         \Controller_inst.int_STM32_TX_Byte[142].sig_1381.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[143].sig_1380.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[143] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[142] , 
         \Controller_inst.int_STM32_TX_Byte[141].sig_1382.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[141] , 
         \Controller_inst.int_STM32_TX_Byte[139].sig_1384.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[140].sig_1383.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[140] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[139] , 
         \Controller_inst.int_STM32_TX_Byte[137].sig_1386.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[138].sig_1385.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[138] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[137] , 
         \Controller_inst.int_STM32_TX_Byte[135].sig_1388.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[136].sig_1387.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[136] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[135] , 
         \Controller_inst.int_STM32_TX_Byte[133].sig_1390.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[134].sig_1389.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[134] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[133] , 
         \Controller_inst.int_STM32_TX_Byte[131].sig_1392.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[132].sig_1391.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[132] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[131] , 
         \Controller_inst.int_STM32_TX_Byte[129].sig_1394.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[130].sig_1393.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[130] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[129] , 
         \Controller_inst.int_STM32_TX_Byte[127].sig_1396.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[128].sig_1395.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[128] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[127] , 
         \Controller_inst.int_STM32_TX_Byte[125].sig_1398.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[126].sig_1397.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[126] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[125] , 
         \Controller_inst.int_STM32_TX_Byte[124].sig_1399.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[124] , 
         \Controller_inst.int_STM32_TX_Byte[122].sig_1401.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[123].sig_1400.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[123] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[122] , 
         \Controller_inst.int_STM32_TX_Byte[120].sig_1403.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[121].sig_1402.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[121] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[120] , 
         \Controller_inst.int_STM32_TX_Byte[118].sig_1405.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[119].sig_1404.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[119] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[118] , 
         \Controller_inst.int_STM32_TX_Byte[116].sig_1407.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[117].sig_1406.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[117] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[116] , 
         \Controller_inst.int_STM32_TX_Byte[114].sig_1409.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[115].sig_1408.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[115] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[114] , 
         \Controller_inst.int_STM32_TX_Byte[112].sig_1411.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[113].sig_1410.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[113] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[112] , 
         \Controller_inst.int_STM32_TX_Byte[110].sig_1413.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[111].sig_1412.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[111] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[110] , 
         \Controller_inst.int_STM32_TX_Byte[108].sig_1415.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[109].sig_1414.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[109] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[108] , 
         \Controller_inst.int_STM32_TX_Byte[107].sig_1416.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[107] , 
         \Controller_inst.int_STM32_TX_Byte[105].sig_1418.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[106].sig_1417.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[106] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[105] , 
         \Controller_inst.int_STM32_TX_Byte[104].sig_1419.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[104] , 
         \Controller_inst.int_STM32_TX_Byte[102].sig_1421.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[103].sig_1420.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[103] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[102] , 
         \Controller_inst.int_STM32_TX_Byte[100].sig_1423.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[101].sig_1422.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[101] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[100] , 
         \Controller_inst.int_STM32_TX_Byte[98].sig_1425.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[99].sig_1424.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[99] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[98] , 
         \Controller_inst.int_STM32_TX_Byte[96].sig_1427.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[97].sig_1426.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[97] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[96] , 
         \Controller_inst.int_STM32_TX_Byte[94].sig_1429.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[95].sig_1428.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[95] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[94] , 
         \Controller_inst.int_STM32_TX_Byte[92].sig_1431.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[93].sig_1430.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[93] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[92] , 
         \Controller_inst.int_STM32_TX_Byte[90].sig_1433.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[91].sig_1432.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[91] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[90] , 
         \Controller_inst.int_STM32_TX_Byte[88].sig_1435.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[89].sig_1434.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[89] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[88] , 
         \Controller_inst.int_STM32_TX_Byte[86].sig_1437.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[87].sig_1436.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[87] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[86] , 
         \Controller_inst.int_STM32_TX_Byte[84].sig_1439.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[85].sig_1438.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[85] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[84] , 
         \Controller_inst.int_STM32_TX_Byte[82].sig_1441.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[83].sig_1440.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[83] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[82] , 
         \Controller_inst.int_STM32_TX_Byte[80].sig_1443.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[81].sig_1442.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[81] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[80] , 
         \Controller_inst.int_STM32_TX_Byte[78].sig_1445.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[79].sig_1444.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[79] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[78] , 
         \Controller_inst.int_STM32_TX_Byte[76].sig_1447.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[77].sig_1446.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[77] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[76] , 
         \Controller_inst.int_STM32_TX_Byte[74].sig_1449.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[75].sig_1448.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[75] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[74] , 
         \Controller_inst.int_STM32_TX_Byte[72].sig_1451.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[73].sig_1450.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[73] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[72] , 
         \Controller_inst.int_STM32_TX_Byte[70].sig_1453.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[71].sig_1452.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[71] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[70] , 
         \Controller_inst.int_STM32_TX_Byte[68].sig_1455.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[69].sig_1454.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[69] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[68] , 
         \Controller_inst.int_STM32_TX_Byte[66].sig_1457.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[67].sig_1456.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[67] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[66] , 
         \Controller_inst.int_STM32_TX_Byte[64].sig_1459.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[65].sig_1458.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[65] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[64] , 
         \Controller_inst.int_STM32_TX_Byte[62].sig_1461.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[63].sig_1460.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[63] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[62] , 
         \Controller_inst.int_STM32_TX_Byte[60].sig_1463.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[61].sig_1462.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[61] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[60] , 
         \Controller_inst.int_STM32_TX_Byte[58].sig_1465.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[59].sig_1464.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[59] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[58] , 
         \Controller_inst.int_STM32_TX_Byte[56].sig_1467.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[57].sig_1466.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[57] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[56] , 
         \Controller_inst.int_STM32_TX_Byte[54].sig_1469.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[55].sig_1468.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[55] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[54] , 
         \Controller_inst.int_STM32_TX_Byte[52].sig_1471.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[53].sig_1470.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[53] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[52] , 
         \Controller_inst.int_STM32_TX_Byte[50].sig_1473.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[51].sig_1472.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[51] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[50] , 
         \Controller_inst.int_STM32_TX_Byte[48].sig_1475.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[49].sig_1474.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[49] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[48] , 
         \Controller_inst.int_STM32_TX_Byte[46].sig_1477.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[47].sig_1476.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[47] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[46] , 
         \Controller_inst.int_STM32_TX_Byte[44].sig_1479.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[45].sig_1478.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[45] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[44] , 
         \Controller_inst.int_STM32_TX_Byte[42].sig_1481.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[43].sig_1480.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[43] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[42] , 
         \Controller_inst.int_STM32_TX_Byte[40].sig_1483.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[41].sig_1482.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[41] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[40] , 
         \Controller_inst.int_STM32_TX_Byte[38].sig_1485.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[39].sig_1484.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[39] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[38] , 
         \Controller_inst.int_STM32_TX_Byte[36].sig_1487.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[37].sig_1486.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[37] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[36] , 
         \Controller_inst.int_STM32_TX_Byte[34].sig_1489.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[35].sig_1488.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[35] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[34] , 
         \Controller_inst.int_STM32_TX_Byte[32].sig_1491.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[33].sig_1490.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[33] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[32] , 
         \Controller_inst.int_STM32_TX_Byte[30].sig_1493.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[31].sig_1492.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[31] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[30] , 
         \Controller_inst.int_STM32_TX_Byte[28].sig_1495.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[29].sig_1494.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[29] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[28] , 
         \Controller_inst.int_STM32_TX_Byte[26].sig_1497.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[27].sig_1496.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[27] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[26] , 
         \Controller_inst.int_STM32_TX_Byte[24].sig_1499.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[25].sig_1498.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[25] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[24] , 
         \Controller_inst.int_STM32_TX_Byte[22].sig_1501.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[23].sig_1500.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[23] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[22] , 
         \Controller_inst.int_STM32_TX_Byte[20].sig_1503.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[21].sig_1502.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[21] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[20] , 
         \Controller_inst.int_STM32_TX_Byte[18].sig_1505.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[19].sig_1504.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[19] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[18] , 
         \Controller_inst.int_STM32_TX_Byte[16].sig_1507.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[17].sig_1506.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[17] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[16] , 
         \Controller_inst.int_STM32_TX_Byte[14].sig_1509.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[15].sig_1508.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[15] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[14] , 
         \Controller_inst.int_STM32_TX_Byte[12].sig_1511.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[13].sig_1510.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[13] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[12] , 
         \Controller_inst.int_STM32_TX_Byte[10].sig_1513.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[11].sig_1512.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[11] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[10] , 
         \Controller_inst.int_STM32_TX_Byte[8].sig_1515.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[9].sig_1514.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[8] , 
         \Controller_inst.int_STM32_TX_Byte[6].sig_1517.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[7].sig_1516.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[7] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[6] , 
         \Controller_inst.int_STM32_TX_Byte[4].sig_1519.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[5].sig_1518.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[5] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[4] , 
         \Controller_inst.int_STM32_TX_Byte[2].sig_1521.FeedThruLUT , 
         \Controller_inst.int_STM32_TX_Byte[3].sig_1520.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[3] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[2] , 
         \Controller_inst.int_STM32_TX_Byte[1].sig_1522.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12476 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12486 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[2] 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n11701 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[4] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[3] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[6] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[5] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[8] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[7] 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12482 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12484 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12478 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12480 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12472 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12474 , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[1].sig_1525.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[0].sig_1524.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[1] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[0] , 
         \Controller_inst.Controller_RHD_FIFO_2.n2163 , 
         \Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[0] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[1] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[3].sig_1527.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[2].sig_1526.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[3] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[2] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[2] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[3] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[5].sig_1529.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[4].sig_1528.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[5] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[4] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[4] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[5] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[7].sig_1531.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[6].sig_1530.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[7] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[6] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[6] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[7] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[9].sig_1533.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[8].sig_1532.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[9] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[8] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[8] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[9] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[11].sig_1535.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[10].sig_1534.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[11] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[10] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[10] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[11] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[13].sig_1537.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[12].sig_1536.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[13] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[12] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[12] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[13] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[15].sig_1539.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[14].sig_1538.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[15] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[14] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[14] , 
         \Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[15] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[0] 
         , \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n11661 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n9683 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n9685 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n34_c , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n5 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1879 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[1] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[6] 
         , \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n32_2[2] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n32_2[1] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[2] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[1] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n2 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n11677 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n32_2[4] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n32_2[3] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[4] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n19220 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[3] , 
         \Controller_inst.int_RHD2216_TX_Byte[9].sig_1546.FeedThruLUT , 
         \Controller_inst.int_RHD2216_TX_Byte[8].sig_1540.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[8] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[9] 
         , \Controller_inst.int_RHD2216_TX_DV.sig_1541.FeedThruLUT , 
         \Controller_inst.n46_adj_2314 , \Controller_inst.n2245 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_DV 
         , \Controller_inst.r_Trailing_Edge_N_2106 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n191 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n22751 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12163 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[15] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11637 
         , int_RHD2216_SPI_MOSI, 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n17121 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n42 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12514 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12515 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11420 
         , int_RHD2216_SPI_MISO, 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n15597 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11416 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12512 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12513 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11412 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11408 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk.sig_1542.FeedThruLUT 
         , int_RHD2216_SPI_Clk, 
         \Controller_inst.int_RHD2216_TX_Byte[15].sig_1543.FeedThruLUT , 
         \Controller_inst.int_RHD2216_TX_Byte[10].sig_1545.FeedThruLUT , 
         \Controller_inst.int_RHD2216_TX_Byte[11].sig_1544.FeedThruLUT , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[11] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[10] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12510 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12511 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6_adj_2132 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12507 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12508 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12505 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12506 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11388 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n5_c 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n15599 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12502 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12504 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n7 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n5_adj_2131 
         , \Controller_inst.n12494 , \Controller_inst.n12496 , 
         \Controller_inst.n17111 , \Controller_inst.n12490 , 
         \Controller_inst.n12492 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[1].sig_1547.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[0].sig_1711.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9854 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9852 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11738 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9858 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9856 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6_adj_2130 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1871[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1871[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n4 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11744 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[3].sig_1712.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[2].sig_1548.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[5].sig_1714.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12516 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12517 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1565.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1549.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n15 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n9 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r 
         , \Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1550.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1cmp_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n14 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n8 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1572.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1551.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1].sig_1578.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0].sig_1552.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_1907 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1585.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1553.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1592.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1554.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n33 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n12 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n32 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n11 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n13 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n7 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1599.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1555.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n31 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n10 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1606.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1556.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2].sig_1613.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1].sig_1557.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1] 
         , \Controller_inst.int_FIFO_RHD2216_Q[2] , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n47 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n5 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20664 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21122 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.empty_flag_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1].sig_1716.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0].sig_1715.FeedThruLUT 
         , \Controller_inst.int_FIFO_RHD2216_COUNT[0] , 
         \Controller_inst.int_FIFO_RHD2216_COUNT[1] , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0].sig_1629.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1].sig_1558.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_1899 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3].sig_1560.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2].sig_1559.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5].sig_1562.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4].sig_1561.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7].sig_1564.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6].sig_1563.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1567.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1566.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1569.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1568.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1571.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1570.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n21 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n18 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n27 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n24 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n20 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n17 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n26 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n23 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1574.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1573.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1576.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1575.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1577.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3].sig_1580.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2].sig_1579.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5].sig_1582.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4].sig_1581.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7].sig_1584.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6].sig_1583.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1587.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1586.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1589.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1588.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1591.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1590.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1594.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1593.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1596.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1595.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1598.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1597.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n39 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n36 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n45 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n42 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n38 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n35 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n44 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n41 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n19 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n16 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n25 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n22 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7]$n49 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n28 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1601.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1600.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1603.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1602.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1605.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1604.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n37 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n34 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n43 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n40 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7]$n50 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n46 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1608.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1607.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1610.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1609.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1612.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1611.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4].sig_1615.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3].sig_1614.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6].sig_1617.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5].sig_1616.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8].sig_1619.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7].sig_1618.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10].sig_1621.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9].sig_1620.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12].sig_1623.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11].sig_1622.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14].sig_1625.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13].sig_1624.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[2].sig_1627.FeedThruLUT 
         , \Controller_inst.int_FIFO_RHD2216_COUNT[2] , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[4].sig_1717.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[3].sig_1628.FeedThruLUT 
         , \Controller_inst.int_FIFO_RHD2216_COUNT[3] , 
         \Controller_inst.int_FIFO_RHD2216_COUNT[4] , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[6].sig_1719.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[5].sig_1718.FeedThruLUT 
         , \Controller_inst.int_FIFO_RHD2216_COUNT[5] , 
         \Controller_inst.int_FIFO_RHD2216_COUNT[6] , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[7].sig_1720.FeedThruLUT 
         , \Controller_inst.int_FIFO_RHD2216_COUNT[7] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[1].sig_1631.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[0].sig_1630.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.n2168 , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[0] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[1] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[3].sig_1633.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[2].sig_1632.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[3] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[3] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[5].sig_1635.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[4].sig_1634.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[5] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[4] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[4] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[5] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[7].sig_1637.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[6].sig_1636.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[7] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[6] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[6] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[7] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[9].sig_1639.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[8].sig_1638.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[9] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[8] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[8] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[9] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[11].sig_1641.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[10].sig_1640.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[11] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[10] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[10] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[11] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[13].sig_1643.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[12].sig_1642.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[13] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[12] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[12] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[13] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[15].sig_1645.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[14].sig_1644.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[15] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[14] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[14] , 
         \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[15] , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n22776 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk.sig_1646.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.int_RHD2132_SPI_Clk 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.w_Master_Ready_N_2103 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.w_Master_Ready 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1875[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1875[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12503 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11393 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5 , 
         int_RHD2132_SPI_MISO, 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9816 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9814 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11769 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9820 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9818 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2125 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[2].sig_1723.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[1].sig_1722.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[4].sig_1725.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[3].sig_1724.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[5].sig_1726.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12529 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12530 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2128 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15993 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11433 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15605 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12527 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12528 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11430 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11427 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12525 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12526 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15621 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11403 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12523 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12524 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2126 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2127 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12521 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12522 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12519 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12520 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1661.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1647.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n57 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n53 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r 
         , \Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1668.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1649.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1].sig_1674.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0].sig_1650.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2051 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1681.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1651.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1688.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1652.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n70 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n56 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n69 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n55 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2].sig_1695.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1].sig_1653.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1] 
         , \Controller_inst.int_FIFO_RHD2132_Q[2] , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0].sig_1709.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1].sig_1654.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2043 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3].sig_1656.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2].sig_1655.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5].sig_1658.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4].sig_1657.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7].sig_1660.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6].sig_1659.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1663.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1662.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1665.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1664.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1667.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1666.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n60 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n58 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[1] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n64 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n62 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n68 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n66 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n61 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n59 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n65 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n63 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1670.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1669.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1672.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1671.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1673.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3].sig_1676.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2].sig_1675.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5].sig_1678.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4].sig_1677.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7].sig_1680.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6].sig_1679.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1683.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1682.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1685.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1684.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1687.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1686.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1690.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1689.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1692.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1691.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1694.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1693.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n74 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n72 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n78 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n76 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n73 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n71 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[2] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n77 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n75 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4].sig_1697.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3].sig_1696.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6].sig_1699.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5].sig_1698.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8].sig_1701.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7].sig_1700.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10].sig_1703.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9].sig_1702.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12].sig_1705.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11].sig_1704.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14].sig_1707.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13].sig_1706.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15].sig_1708.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15] 
         , i_RHD2216_SPI_MISO_c, n7, i_STM32_SPI4_MISO_c, i_RHD2132_SPI_MISO_c, 
         n12941, o_RHD2132_SPI_Clk_c, o_RHD2216_SPI_Clk_c_N_2064, n11612, 
         o_RHD2216_SPI_CS_n_c, int_RHD2216_SPI_CS_n, 
         o_RHD2216_SPI_CS_n_c_N_2067, o_RHD2216_SPI_MOSI_c, n11618, 
         o_RHD2216_SPI_MOSI_c_N_2061, o_RHD2216_SPI_Clk_c, n11615, 
         \Controller_inst.n15523 , \Controller_inst.n10541 , 
         \Controller_inst.n1354 , \Controller_inst.n4_adj_2169 , 
         \Controller_inst.n1362 , \Controller_inst.n47 , 
         \Controller_inst.n21109 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n6_adj_2148 , 
         \Controller_inst.n21874 , \Controller_inst.n21882 , 
         \Controller_inst.n21872 , \Controller_inst.n21876 , 
         \Controller_inst.NUM_DATA[0] , \Controller_inst.n4_adj_2166 , 
         \Controller_inst.n16 , \Controller_inst.n37_adj_2162 , 
         \Controller_inst.n46_adj_2163 , \Controller_inst.n4_adj_2159 , 
         \Controller_inst.n15947 , \Controller_inst.n11471 , 
         \Controller_inst.n4_adj_2150 , \Controller_inst.n6_adj_2160 , 
         \Controller_inst.n8 , \Controller_inst.n10_adj_2161 , 
         \Controller_inst.n12 , \Controller_inst.n14 , 
         \Controller_inst.n21878 , n11482, \Controller_inst.n16_adj_2164 , 
         \Controller_inst.n12_adj_2165 , \Controller_inst.n3 , 
         \Controller_inst.n35_adj_2167 , \Controller_inst.n21159 , 
         \Controller_inst.n4_adj_2172 , \Controller_inst.n30 , 
         \Controller_inst.n42_adj_2168 , \Controller_inst.n44_adj_2171 , 
         \Controller_inst.n21713 , \Controller_inst.n11377 , 
         \Controller_inst.n11466 , \Controller_inst.n15550 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24197 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24092 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22525 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24200 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24098 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22528 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24113 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24116 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24191 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24194 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24107 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24110 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24185 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24188 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24101 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24104 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24179 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24182 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24095 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24038 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22498 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24173 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22567 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24176 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24611 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22486 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22485 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24614 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24089 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24167 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24170 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24083 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24086 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22731 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22732 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24161 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22728 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22729 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24164 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24017 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24020 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22671 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22672 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24029 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22656 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22657 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24032 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24023 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24026 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24077 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24080 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24155 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24158 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24977 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24971 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24965 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22489 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24959 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22492 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24542 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24476 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24953 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22495 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24560 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24452 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24383 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24947 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24941 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24935 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22501 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24929 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22504 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24923 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24056 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24926 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22508 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24917 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22510 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24911 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22513 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24905 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24908 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24899 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22519 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24893 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22522 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24887 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24881 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24875 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22531 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24869 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22534 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24863 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22537 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24857 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22540 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24068 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24851 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24062 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22543 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24845 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22546 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24839 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22549 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24833 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22552 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24827 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22555 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24821 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22558 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24392 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24608 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24815 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22561 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24284 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24692 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24353 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24809 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24812 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24803 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24797 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22570 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24791 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22573 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24785 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22576 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24779 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22579 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24461 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24773 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22582 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24767 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22588 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24761 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22591 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24755 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22594 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24122 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24749 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24236 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24752 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22598 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24743 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22600 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24737 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24152 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22603 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24731 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22606 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24230 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24725 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24260 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22609 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24224 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24719 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22612 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24212 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22585 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24713 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22615 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24272 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24206 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24545 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24707 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24701 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22719 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24695 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24698 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24689 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24683 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24686 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24677 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22627 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24671 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22630 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24665 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22633 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24659 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22636 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24653 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22639 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24647 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22642 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24641 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24644 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24308 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24635 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24302 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22648 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24629 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22654 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24623 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24617 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22660 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24605 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24314 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24599 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24296 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22669 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24593 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24587 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24590 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24581 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24584 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24380 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24575 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24422 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22681 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24362 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24425 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24569 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24572 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24563 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22690 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24557 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24551 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24554 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24248 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24134 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24245 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24548 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24539 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24533 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22705 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24527 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22708 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24521 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24524 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22625 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22646 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24338 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24515 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22565 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22517 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24074 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24518 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24509 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22720 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24503 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24506 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24497 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22707 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24491 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22704 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22688 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22697 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24458 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24485 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22676 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22679 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24410 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24488 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22685 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22700 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24464 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24479 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22652 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22664 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24386 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24473 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24467 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24128 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24125 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24044 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24455 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24449 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24443 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22689 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24437 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24431 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24434 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24350 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24347 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24254 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24428 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24326 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24419 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24320 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24413 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24416 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24407 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24401 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24149 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24071 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24242 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24395 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22668 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24218 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24389 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24377 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24371 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24065 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24143 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24146 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19_adj_2144 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24365 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24368 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24359 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22714 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22713 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24356 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24266 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24335 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n5 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n4 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24329 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n2 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24332 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24323 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24059 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24317 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24137 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24140 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24311 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24305 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24299 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24293 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24053 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24131 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24287 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24290 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24281 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24275 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24278 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24269 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24263 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24257 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24251 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24239 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24233 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24227 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24221 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24047 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24050 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24041 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24215 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24209 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24119 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24203 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24035 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1871[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n24341 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n24344 
         , n20_adj_2346, n33, n19, n21, n11289, n36, n22745, n16, n17, n20621, 
         n15, n16_adj_2345, n22743, n21817, n10_adj_2348, n21858, n21888, 
         n21866, n20, n4391, o_reset_c_N_2069, rhd_done_config, n56, 
         \Controller_inst.n20651 , \Controller_inst.n48 , 
         \Controller_inst.n47_adj_2210 , \Controller_inst.n6922 , 
         \Controller_inst.n11450 , n12, n20691, \Controller_inst.n11445 , 
         o_RHD2132_SPI_CS_n_c, n10501, \Controller_inst.n50 , 
         \Controller_inst.n46 , \Controller_inst.n45 , 
         \Controller_inst.n29_adj_2170 , \Controller_inst.n15628 , 
         \Controller_inst.n22759 , \Controller_inst.n4_c , 
         \Controller_inst.n11448 , \Controller_inst.n11473 , 
         \Controller_inst.n15557 , \Controller_inst.n11468 , 
         \Controller_inst.n11478 , \Controller_inst.n167[4] , 
         \Controller_inst.n40 , \Controller_inst.n167[11] , 
         \Controller_inst.n44 , \Controller_inst.n41 , \Controller_inst.n42 , 
         \Controller_inst.n43 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n10_adj_2135 
         , \Controller_inst.n11453 , \Controller_inst.n15902 , 
         \Controller_inst.n10 , \Controller_inst.n21922 , 
         \Controller_inst.n46_adj_2199 , \Controller_inst.n21926 , 
         \Controller_inst.n21110 , \Controller_inst.n12469 , 
         \Controller_inst.int_STM32_TX_Ready_N_2091 , \Controller_inst.n11447 , 
         \Controller_inst.n6_adj_2173 , \Controller_inst.n18_adj_2176 , 
         \Controller_inst.n30_adj_2177 , \Controller_inst.n28 , 
         \Controller_inst.n27_adj_2179 , \Controller_inst.n20659 , 
         \Controller_inst.n20715 , \Controller_inst.n29_adj_2178 , 
         \Controller_inst.n20640 , \Controller_inst.n8_adj_2180 , 
         \Controller_inst.n6_adj_2181 , \Controller_inst.n5_adj_2182 , 
         \Controller_inst.n7 , \Controller_inst.n6_adj_2186 , 
         \Controller_inst.n8_adj_2187 , \Controller_inst.n10_adj_2189 , 
         \Controller_inst.n12_adj_2191 , \Controller_inst.n14_adj_2192 , 
         \Controller_inst.n16_adj_2193 , \Controller_inst.n21920 , 
         \Controller_inst.n21914 , \Controller_inst.n37_adj_2198 , 
         \Controller_inst.n21918 , \Controller_inst.n42_adj_2205 , 
         \Controller_inst.n40_adj_2206 , \Controller_inst.n39_adj_2208 , 
         \Controller_inst.n41_adj_2207 , \Controller_inst.n38 , 
         \Controller_inst.n43_adj_2209 , \Controller_inst.n181 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n1813 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n21809 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n2156 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n21825 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n16 , 
         \Controller_inst.SPI_Master_CS_STM32_1.n17 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16_adj_2146 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20_adj_2147 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22684 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[1] 
         , \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n502 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22712 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22619 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18_adj_2145 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22651 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n21842 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n13 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n11641 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n6 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[0] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n12 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6_adj_2133 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n10 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n20665 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6_adj_2134 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21747 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n17 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4277 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.full_flag_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9968 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21830 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21832 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15].sig_1626.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21836 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21900 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21838 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n5 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n10 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n30 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n8 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20644 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21785 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21932 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n2268 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20699 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10907 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21739 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21795 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21813 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21910 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21815 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21140 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21924 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20655 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n5 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21799 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n10 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1648.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1cmp_r[7] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n8 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20704 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12_adj_2124 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21753 
         , \reset_counter[8].sig_000.FeedThruLUT , n12538, 
         \Controller_inst.SPI_Master_CS_STM32_1.n57[9] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21151 , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12533 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12532 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.o_RHD2132_RX_DV_N_2085 
         , \Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_DV , 
         o_RHD2132_SPI_MOSI_c, 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.o_RHD2216_RX_DV_N_2087 
         , \Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_DV , 
         \Controller_inst.n9971 , \Controller_inst.n12470 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1932 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n32_2[0] , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1854[5] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12518 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21741 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n29 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[6] 
         , \Controller_inst.Controller_RHD_FIFO_2.n12463 , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge_N_2109 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21128 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9510 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12531 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n79 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[6] 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n54 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n67 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[6] 
         , \Controller_inst.Controller_RHD_FIFO_1.n12465 , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1301[1] 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[1] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1301[0] 
         , \Controller_inst.SPI_Master_CS_STM32_1.n57[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20645 , 
         \Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_4__N_1286[2] , 
         \Controller_inst.int_STM32_TX_Byte[0].sig_1523.FeedThruLUT , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[0] , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[0] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1871[3] 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9927 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n40 , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n3 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n6 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_mem_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_fifo_en_w 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n52 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_mem_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_fifo_en_w 
         , 
         \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk.sig_1011.FeedThruLUT 
         , int_STM32_SPI_Clk, \Controller_inst.n25532 , \o_reset_c_N_2069$n2 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12509 
         , n12536, 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n4 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_mem_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_fifo_en_w 
         , \Controller_inst.n20627 , GND_net, n12501, stop_counting, 
         \Controller_inst.n9894 , 
         \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9527 
         , 
         \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n48 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[0].sig_1721.FeedThruLUT 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n51 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_mem_r 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_fifo_en_w 
         , 
         \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n80 
         , i_clk_c, \pll_inst.lscc_pll_inst.feedback_w ;

  SLICE_0 SLICE_0( .DI1(\reset_counter_27__N_1[26] ), 
    .DI0(\reset_counter_27__N_1[25] ), .D1(n26502), .C1(\reset_counter[26] ), 
    .D0(n19278), .C0(\reset_counter[25] ), .CLK(pll_clk_int), .CIN0(n19278), 
    .CIN1(n26502), .Q0(\reset_counter[25] ), .Q1(\reset_counter[26] ), 
    .F0(\reset_counter_27__N_1[25] ), .F1(\reset_counter_27__N_1[26] ), 
    .COUT1(n19280), .COUT0(n26502));
  SLICE_1 SLICE_1( .DI1(\reset_counter_27__N_1[22] ), 
    .DI0(\reset_counter_27__N_1[21] ), .D1(n26496), .C1(\reset_counter[22] ), 
    .D0(n19274), .C0(\reset_counter[21] ), .CLK(pll_clk_int), .CIN0(n19274), 
    .CIN1(n26496), .Q0(\reset_counter[21] ), .Q1(\reset_counter[22] ), 
    .F0(\reset_counter_27__N_1[21] ), .F1(\reset_counter_27__N_1[22] ), 
    .COUT1(n19276), .COUT0(n26496));
  SLICE_2 SLICE_2( .DI1(\reset_counter_27__N_1[20] ), 
    .DI0(\reset_counter_27__N_1[19] ), .D1(n26493), .C1(\reset_counter[20] ), 
    .D0(n19272), .C0(\reset_counter[19] ), .CLK(pll_clk_int), .CIN0(n19272), 
    .CIN1(n26493), .Q0(\reset_counter[19] ), .Q1(\reset_counter[20] ), 
    .F0(\reset_counter_27__N_1[19] ), .F1(\reset_counter_27__N_1[20] ), 
    .COUT1(n19274), .COUT0(n26493));
  SLICE_3 SLICE_3( .DI1(\reset_counter_27__N_1[8] ), 
    .DI0(\reset_counter_27__N_1[7] ), .D1(n26475), .C1(\reset_counter[8] ), 
    .D0(n19260), .C0(\reset_counter[7] ), .CLK(pll_clk_int), .CIN0(n19260), 
    .CIN1(n26475), .Q0(\reset_counter[7] ), .Q1(\reset_counter[8] ), 
    .F0(\reset_counter_27__N_1[7] ), .F1(\reset_counter_27__N_1[8] ), 
    .COUT1(n19262), .COUT0(n26475));
  SLICE_4 SLICE_4( .DI1(\reset_counter_27__N_1[6] ), 
    .DI0(\reset_counter_27__N_1[5] ), .D1(n26472), .C1(\reset_counter[6] ), 
    .D0(n19258), .C0(\reset_counter[5] ), .CLK(pll_clk_int), .CIN0(n19258), 
    .CIN1(n26472), .Q0(\reset_counter[5] ), .Q1(\reset_counter[6] ), 
    .F0(\reset_counter_27__N_1[5] ), .F1(\reset_counter_27__N_1[6] ), 
    .COUT1(n19260), .COUT0(n26472));
  SLICE_5 SLICE_5( .DI1(\reset_counter_27__N_1[18] ), 
    .DI0(\reset_counter_27__N_1[17] ), .D1(n26490), .C1(\reset_counter[18] ), 
    .D0(n19270), .C0(\reset_counter[17] ), .CLK(pll_clk_int), .CIN0(n19270), 
    .CIN1(n26490), .Q0(\reset_counter[17] ), .Q1(\reset_counter[18] ), 
    .F0(\reset_counter_27__N_1[17] ), .F1(\reset_counter_27__N_1[18] ), 
    .COUT1(n19272), .COUT0(n26490));
  SLICE_6 SLICE_6( .DI1(\reset_counter_27__N_1[4] ), 
    .DI0(\reset_counter_27__N_1[3] ), .D1(n26469), .C1(\reset_counter[4] ), 
    .D0(n19256), .C0(\reset_counter[3] ), .CLK(pll_clk_int), .CIN0(n19256), 
    .CIN1(n26469), .Q0(\reset_counter[3] ), .Q1(\reset_counter[4] ), 
    .F0(\reset_counter_27__N_1[3] ), .F1(\reset_counter_27__N_1[4] ), 
    .COUT1(n19258), .COUT0(n26469));
  SLICE_7 SLICE_7( .DI1(\reset_counter_27__N_1[16] ), 
    .DI0(\reset_counter_27__N_1[15] ), .D1(n26487), .C1(\reset_counter[16] ), 
    .D0(n19268), .C0(\reset_counter[15] ), .CLK(pll_clk_int), .CIN0(n19268), 
    .CIN1(n26487), .Q0(\reset_counter[15] ), .Q1(\reset_counter[16] ), 
    .F0(\reset_counter_27__N_1[15] ), .F1(\reset_counter_27__N_1[16] ), 
    .COUT1(n19270), .COUT0(n26487));
  SLICE_8 SLICE_8( .DI1(\reset_counter_27__N_1[2] ), 
    .DI0(\reset_counter_27__N_1[1] ), .D1(n26442), .C1(\reset_counter[2] ), 
    .D0(n19254), .C0(\reset_counter[1] ), .CLK(pll_clk_int), .CIN0(n19254), 
    .CIN1(n26442), .Q0(\reset_counter[1] ), .Q1(\reset_counter[2] ), 
    .F0(\reset_counter_27__N_1[1] ), .F1(\reset_counter_27__N_1[2] ), 
    .COUT1(n19256), .COUT0(n26442));
  SLICE_9 SLICE_9( .DI1(\reset_counter_27__N_1[14] ), 
    .DI0(\reset_counter_27__N_1[13] ), .D1(n26484), .C1(\reset_counter[14] ), 
    .D0(n19266), .C0(\reset_counter[13] ), .CLK(pll_clk_int), .CIN0(n19266), 
    .CIN1(n26484), .Q0(\reset_counter[13] ), .Q1(\reset_counter[14] ), 
    .F0(\reset_counter_27__N_1[13] ), .F1(\reset_counter_27__N_1[14] ), 
    .COUT1(n19268), .COUT0(n26484));
  SLICE_10 SLICE_10( .DI0(\reset_counter_27__N_1[27] ), .D1(n26505), 
    .D0(n19280), .C0(\reset_counter[27] ), .CLK(pll_clk_int), .CIN0(n19280), 
    .CIN1(n26505), .Q0(\reset_counter[27] ), .F0(\reset_counter_27__N_1[27] ), 
    .COUT0(n26505));
  SLICE_11 SLICE_11( .DI1(\reset_counter_27__N_1[12] ), 
    .DI0(\reset_counter_27__N_1[11] ), .D1(n26481), .C1(\reset_counter[12] ), 
    .D0(n19264), .C0(\reset_counter[11] ), .CLK(pll_clk_int), .CIN0(n19264), 
    .CIN1(n26481), .Q0(\reset_counter[11] ), .Q1(\reset_counter[12] ), 
    .F0(\reset_counter_27__N_1[11] ), .F1(\reset_counter_27__N_1[12] ), 
    .COUT1(n19266), .COUT0(n26481));
  SLICE_12 SLICE_12( .DI1(\reset_counter_27__N_1[10] ), 
    .DI0(\reset_counter_27__N_1[9] ), .D1(n26478), .C1(\reset_counter[10] ), 
    .D0(n19262), .C0(\reset_counter[9] ), .CLK(pll_clk_int), .CIN0(n19262), 
    .CIN1(n26478), .Q0(\reset_counter[9] ), .Q1(\reset_counter[10] ), 
    .F0(\reset_counter_27__N_1[9] ), .F1(\reset_counter_27__N_1[10] ), 
    .COUT1(n19264), .COUT0(n26478));
  Controller_inst_SLICE_13 \Controller_inst.SLICE_13 ( 
    .D1(\Controller_inst.n26280 ), .B1(\Controller_inst.NUM_DATA[19] ), 
    .D0(\Controller_inst.n19299 ), .B0(\Controller_inst.NUM_DATA[18] ), 
    .CIN0(\Controller_inst.n19299 ), .CIN1(\Controller_inst.n26280 ), 
    .F0(\Controller_inst.n37 ), .F1(\Controller_inst.n39 ), 
    .COUT1(\Controller_inst.n19301 ), .COUT0(\Controller_inst.n26280 ));
  Controller_inst_SLICE_14 \Controller_inst.SLICE_14 ( 
    .DI1(\Controller_inst.n21_2[0] ), .D1(\Controller_inst.n26433 ), 
    .C1(\Controller_inst.data_array_send_count[0] ), 
    .B1(\Controller_inst.n16021 ), .CE(n6891), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .CIN1(\Controller_inst.n26433 ), 
    .Q1(\Controller_inst.data_array_send_count[0] ), 
    .F1(\Controller_inst.n21_2[0] ), .COUT1(\Controller_inst.n19453 ), 
    .COUT0(\Controller_inst.n26433 ));
  Controller_inst_SLICE_15 \Controller_inst.SLICE_15 ( 
    .D1(\Controller_inst.n26640 ), .D0(\Controller_inst.n19450 ), 
    .C0(\Controller_inst.full_cycle_count[31] ), 
    .CIN0(\Controller_inst.n19450 ), .CIN1(\Controller_inst.n26640 ), 
    .F0(\Controller_inst.n133[31] ), .COUT0(\Controller_inst.n26640 ));
  Controller_inst_SLICE_16 \Controller_inst.SLICE_16 ( 
    .D1(\Controller_inst.n26637 ), .C1(\Controller_inst.full_cycle_count[30] ), 
    .D0(\Controller_inst.n19448 ), .C0(\Controller_inst.full_cycle_count[29] ), 
    .CIN0(\Controller_inst.n19448 ), .CIN1(\Controller_inst.n26637 ), 
    .F0(\Controller_inst.n133[29] ), .F1(\Controller_inst.n133[30] ), 
    .COUT1(\Controller_inst.n19450 ), .COUT0(\Controller_inst.n26637 ));
  Controller_inst_SLICE_17 \Controller_inst.SLICE_17 ( 
    .D1(\Controller_inst.n26634 ), .C1(\Controller_inst.full_cycle_count[28] ), 
    .D0(\Controller_inst.n19446 ), .C0(\Controller_inst.full_cycle_count[27] ), 
    .CIN0(\Controller_inst.n19446 ), .CIN1(\Controller_inst.n26634 ), 
    .F0(\Controller_inst.n133[27] ), .F1(\Controller_inst.n133[28] ), 
    .COUT1(\Controller_inst.n19448 ), .COUT0(\Controller_inst.n26634 ));
  Controller_inst_SLICE_18 \Controller_inst.SLICE_18 ( 
    .D1(\Controller_inst.n26271 ), .B1(\Controller_inst.NUM_DATA[17] ), 
    .D0(\Controller_inst.n19297 ), .B0(\Controller_inst.NUM_DATA[16] ), 
    .CIN0(\Controller_inst.n19297 ), .CIN1(\Controller_inst.n26271 ), 
    .F0(\Controller_inst.n33 ), .F1(\Controller_inst.n35 ), 
    .COUT1(\Controller_inst.n19299 ), .COUT0(\Controller_inst.n26271 ));
  Controller_inst_SLICE_19 \Controller_inst.SLICE_19 ( 
    .D1(\Controller_inst.n26631 ), .C1(\Controller_inst.full_cycle_count[26] ), 
    .D0(\Controller_inst.n19444 ), .C0(\Controller_inst.full_cycle_count[25] ), 
    .CIN0(\Controller_inst.n19444 ), .CIN1(\Controller_inst.n26631 ), 
    .F0(\Controller_inst.n133[25] ), .F1(\Controller_inst.n133[26] ), 
    .COUT1(\Controller_inst.n19446 ), .COUT0(\Controller_inst.n26631 ));
  Controller_inst_SLICE_20 \Controller_inst.SLICE_20 ( 
    .D1(\Controller_inst.n26262 ), .B1(\Controller_inst.NUM_DATA[15] ), 
    .D0(\Controller_inst.n19295 ), .B0(\Controller_inst.NUM_DATA[14] ), 
    .CIN0(\Controller_inst.n19295 ), .CIN1(\Controller_inst.n26262 ), 
    .F0(\Controller_inst.n29 ), .F1(\Controller_inst.n31 ), 
    .COUT1(\Controller_inst.n19297 ), .COUT0(\Controller_inst.n26262 ));
  Controller_inst_SLICE_21 \Controller_inst.SLICE_21 ( 
    .D1(\Controller_inst.n26628 ), .C1(\Controller_inst.full_cycle_count[24] ), 
    .D0(\Controller_inst.n19442 ), .C0(\Controller_inst.full_cycle_count[23] ), 
    .CIN0(\Controller_inst.n19442 ), .CIN1(\Controller_inst.n26628 ), 
    .F0(\Controller_inst.n133[23] ), .F1(\Controller_inst.n133[24] ), 
    .COUT1(\Controller_inst.n19444 ), .COUT0(\Controller_inst.n26628 ));
  Controller_inst_SLICE_22 \Controller_inst.SLICE_22 ( 
    .D1(\Controller_inst.n26625 ), .C1(\Controller_inst.full_cycle_count[22] ), 
    .D0(\Controller_inst.n19440 ), .C0(\Controller_inst.full_cycle_count[21] ), 
    .CIN0(\Controller_inst.n19440 ), .CIN1(\Controller_inst.n26625 ), 
    .F0(\Controller_inst.n133[21] ), .F1(\Controller_inst.n133[22] ), 
    .COUT1(\Controller_inst.n19442 ), .COUT0(\Controller_inst.n26625 ));
  Controller_inst_SLICE_23 \Controller_inst.SLICE_23 ( 
    .D1(\Controller_inst.n26253 ), .B1(\Controller_inst.NUM_DATA[13] ), 
    .D0(\Controller_inst.n19293 ), .B0(\Controller_inst.NUM_DATA[12] ), 
    .CIN0(\Controller_inst.n19293 ), .CIN1(\Controller_inst.n26253 ), 
    .F0(\Controller_inst.n25_adj_2149 ), .F1(\Controller_inst.n27 ), 
    .COUT1(\Controller_inst.n19295 ), .COUT0(\Controller_inst.n26253 ));
  Controller_inst_SLICE_24 \Controller_inst.SLICE_24 ( 
    .D1(\Controller_inst.n26244 ), .B1(\Controller_inst.NUM_DATA[11] ), 
    .D0(\Controller_inst.n19291 ), .B0(\Controller_inst.NUM_DATA[10] ), 
    .CIN0(\Controller_inst.n19291 ), .CIN1(\Controller_inst.n26244 ), 
    .F0(\Controller_inst.n21 ), .F1(\Controller_inst.n23 ), 
    .COUT1(\Controller_inst.n19293 ), .COUT0(\Controller_inst.n26244 ));
  Controller_inst_SLICE_25 \Controller_inst.SLICE_25 ( 
    .D1(\Controller_inst.n26235 ), .B1(\Controller_inst.NUM_DATA[9] ), 
    .D0(\Controller_inst.n19289 ), .B0(\Controller_inst.NUM_DATA[8] ), 
    .CIN0(\Controller_inst.n19289 ), .CIN1(\Controller_inst.n26235 ), 
    .F0(\Controller_inst.n17 ), .F1(\Controller_inst.n19 ), 
    .COUT1(\Controller_inst.n19291 ), .COUT0(\Controller_inst.n26235 ));
  Controller_inst_SLICE_26 \Controller_inst.SLICE_26 ( 
    .D1(\Controller_inst.n26622 ), .C1(\Controller_inst.full_cycle_count[20] ), 
    .D0(\Controller_inst.n19438 ), .C0(\Controller_inst.full_cycle_count[19] ), 
    .CIN0(\Controller_inst.n19438 ), .CIN1(\Controller_inst.n26622 ), 
    .F0(\Controller_inst.n133[19] ), .F1(\Controller_inst.n133[20] ), 
    .COUT1(\Controller_inst.n19440 ), .COUT0(\Controller_inst.n26622 ));
  Controller_inst_SLICE_27 \Controller_inst.SLICE_27 ( 
    .D1(\Controller_inst.n26619 ), .C1(\Controller_inst.full_cycle_count[18] ), 
    .D0(\Controller_inst.n19436 ), .C0(\Controller_inst.full_cycle_count[17] ), 
    .CIN0(\Controller_inst.n19436 ), .CIN1(\Controller_inst.n26619 ), 
    .F0(\Controller_inst.n133[17] ), .F1(\Controller_inst.n133[18] ), 
    .COUT1(\Controller_inst.n19438 ), .COUT0(\Controller_inst.n26619 ));
  Controller_inst_SLICE_28 \Controller_inst.SLICE_28 ( 
    .D1(\Controller_inst.n26616 ), .C1(\Controller_inst.full_cycle_count[16] ), 
    .D0(\Controller_inst.n19434 ), .C0(\Controller_inst.full_cycle_count[15] ), 
    .CIN0(\Controller_inst.n19434 ), .CIN1(\Controller_inst.n26616 ), 
    .F0(\Controller_inst.n133[15] ), .F1(\Controller_inst.n133[16] ), 
    .COUT1(\Controller_inst.n19436 ), .COUT0(\Controller_inst.n26616 ));
  Controller_inst_SLICE_29 \Controller_inst.SLICE_29 ( 
    .D1(\Controller_inst.n26613 ), .C1(\Controller_inst.full_cycle_count[14] ), 
    .D0(\Controller_inst.n19432 ), .C0(\Controller_inst.full_cycle_count[13] ), 
    .CIN0(\Controller_inst.n19432 ), .CIN1(\Controller_inst.n26613 ), 
    .F0(\Controller_inst.n133[13] ), .F1(\Controller_inst.n133[14] ), 
    .COUT1(\Controller_inst.n19434 ), .COUT0(\Controller_inst.n26613 ));
  Controller_inst_SLICE_30 \Controller_inst.SLICE_30 ( 
    .D1(\Controller_inst.n26610 ), .C1(\Controller_inst.full_cycle_count[12] ), 
    .D0(\Controller_inst.n19430 ), .C0(\Controller_inst.full_cycle_count[11] ), 
    .CIN0(\Controller_inst.n19430 ), .CIN1(\Controller_inst.n26610 ), 
    .F0(\Controller_inst.n133[11] ), .F1(\Controller_inst.n133[12] ), 
    .COUT1(\Controller_inst.n19432 ), .COUT0(\Controller_inst.n26610 ));
  Controller_inst_SLICE_31 \Controller_inst.SLICE_31 ( 
    .D1(\Controller_inst.n26226 ), .B1(\Controller_inst.NUM_DATA[7] ), 
    .D0(\Controller_inst.n19287 ), .B0(\Controller_inst.NUM_DATA[6] ), 
    .CIN0(\Controller_inst.n19287 ), .CIN1(\Controller_inst.n26226 ), 
    .F0(\Controller_inst.n162[5] ), .F1(\Controller_inst.n162[6] ), 
    .COUT1(\Controller_inst.n19289 ), .COUT0(\Controller_inst.n26226 ));
  Controller_inst_SLICE_32 \Controller_inst.SLICE_32 ( 
    .D1(\Controller_inst.n26208 ), .B1(\Controller_inst.NUM_DATA[3] ), 
    .D0(\Controller_inst.n19283 ), .B0(\Controller_inst.NUM_DATA[2] ), 
    .CIN0(\Controller_inst.n19283 ), .CIN1(\Controller_inst.n26208 ), 
    .F0(\Controller_inst.n162[1] ), .F1(\Controller_inst.n162[2] ), 
    .COUT1(\Controller_inst.n19285 ), .COUT0(\Controller_inst.n26208 ));
  Controller_inst_SLICE_33 \Controller_inst.SLICE_33 ( 
    .D1(\Controller_inst.n26202 ), .C1(VCC_net), 
    .B1(\Controller_inst.NUM_DATA[1] ), .CIN1(\Controller_inst.n26202 ), 
    .F1(\Controller_inst.n162[0] ), .COUT1(\Controller_inst.n19283 ), 
    .COUT0(\Controller_inst.n26202 ));
  Controller_inst_SLICE_34 \Controller_inst.SLICE_34 ( 
    .D1(\Controller_inst.n26607 ), .C1(\Controller_inst.full_cycle_count[10] ), 
    .D0(\Controller_inst.n19428 ), .C0(\Controller_inst.full_cycle_count[9] ), 
    .CIN0(\Controller_inst.n19428 ), .CIN1(\Controller_inst.n26607 ), 
    .F0(\Controller_inst.n133[9] ), .F1(\Controller_inst.n133[10] ), 
    .COUT1(\Controller_inst.n19430 ), .COUT0(\Controller_inst.n26607 ));
  Controller_inst_SLICE_35 \Controller_inst.SLICE_35 ( 
    .D1(\Controller_inst.n26604 ), .C1(\Controller_inst.full_cycle_count[8] ), 
    .D0(\Controller_inst.n19426 ), .C0(\Controller_inst.full_cycle_count[7] ), 
    .CIN0(\Controller_inst.n19426 ), .CIN1(\Controller_inst.n26604 ), 
    .F0(\Controller_inst.n133[7] ), .F1(\Controller_inst.n133[8] ), 
    .COUT1(\Controller_inst.n19428 ), .COUT0(\Controller_inst.n26604 ));
  Controller_inst_SLICE_36 \Controller_inst.SLICE_36 ( 
    .D1(\Controller_inst.n26601 ), .C1(\Controller_inst.full_cycle_count[6] ), 
    .D0(\Controller_inst.n19424 ), .C0(\Controller_inst.full_cycle_count[5] ), 
    .CIN0(\Controller_inst.n19424 ), .CIN1(\Controller_inst.n26601 ), 
    .F0(\Controller_inst.n133[5] ), .F1(\Controller_inst.n133[6] ), 
    .COUT1(\Controller_inst.n19426 ), .COUT0(\Controller_inst.n26601 ));
  Controller_inst_SLICE_37 \Controller_inst.SLICE_37 ( 
    .D1(\Controller_inst.n26598 ), .C1(\Controller_inst.full_cycle_count[4] ), 
    .D0(\Controller_inst.n19422 ), .C0(\Controller_inst.full_cycle_count[3] ), 
    .CIN0(\Controller_inst.n19422 ), .CIN1(\Controller_inst.n26598 ), 
    .F0(\Controller_inst.n133[3] ), .F1(\Controller_inst.n133[4] ), 
    .COUT1(\Controller_inst.n19424 ), .COUT0(\Controller_inst.n26598 ));
  Controller_inst_SLICE_38 \Controller_inst.SLICE_38 ( 
    .D1(\Controller_inst.n26595 ), .C1(\Controller_inst.full_cycle_count[2] ), 
    .D0(\Controller_inst.n19420 ), .C0(\Controller_inst.full_cycle_count[1] ), 
    .CIN0(\Controller_inst.n19420 ), .CIN1(\Controller_inst.n26595 ), 
    .F0(\Controller_inst.n133[1] ), .F1(\Controller_inst.n133[2] ), 
    .COUT1(\Controller_inst.n19422 ), .COUT0(\Controller_inst.n26595 ));
  Controller_inst_SLICE_39 \Controller_inst.SLICE_39 ( 
    .D1(\Controller_inst.n26430 ), .C1(\Controller_inst.full_cycle_count[0] ), 
    .B1(VCC_net), .CIN1(\Controller_inst.n26430 ), 
    .F1(\Controller_inst.n133[0] ), .COUT1(\Controller_inst.n19420 ), 
    .COUT0(\Controller_inst.n26430 ));
  Controller_inst_SLICE_40 \Controller_inst.SLICE_40 ( 
    .D1(\Controller_inst.n26742 ), .D0(\Controller_inst.n19521 ), 
    .C0(\Controller_inst.stm32_counter[31] ), .CIN0(\Controller_inst.n19521 ), 
    .CIN1(\Controller_inst.n26742 ), .F0(\Controller_inst.n133_adj_2341[31] ), 
    .COUT0(\Controller_inst.n26742 ));
  Controller_inst_SLICE_41 \Controller_inst.SLICE_41 ( 
    .D1(\Controller_inst.n26739 ), .C1(\Controller_inst.stm32_counter[30] ), 
    .D0(\Controller_inst.n19519 ), .C0(\Controller_inst.stm32_counter[29] ), 
    .CIN0(\Controller_inst.n19519 ), .CIN1(\Controller_inst.n26739 ), 
    .F0(\Controller_inst.n133_adj_2341[29] ), 
    .F1(\Controller_inst.n133_adj_2341[30] ), .COUT1(\Controller_inst.n19521 ), 
    .COUT0(\Controller_inst.n26739 ));
  Controller_inst_SLICE_42 \Controller_inst.SLICE_42 ( 
    .D1(\Controller_inst.n26736 ), .C1(\Controller_inst.stm32_counter[28] ), 
    .D0(\Controller_inst.n19517 ), .C0(\Controller_inst.stm32_counter[27] ), 
    .CIN0(\Controller_inst.n19517 ), .CIN1(\Controller_inst.n26736 ), 
    .F0(\Controller_inst.n133_adj_2341[27] ), 
    .F1(\Controller_inst.n133_adj_2341[28] ), .COUT1(\Controller_inst.n19519 ), 
    .COUT0(\Controller_inst.n26736 ));
  Controller_inst_SLICE_43 \Controller_inst.SLICE_43 ( 
    .D1(\Controller_inst.n26733 ), .C1(\Controller_inst.stm32_counter[26] ), 
    .D0(\Controller_inst.n19515 ), .C0(\Controller_inst.stm32_counter[25] ), 
    .CIN0(\Controller_inst.n19515 ), .CIN1(\Controller_inst.n26733 ), 
    .F0(\Controller_inst.n133_adj_2341[25] ), 
    .F1(\Controller_inst.n133_adj_2341[26] ), .COUT1(\Controller_inst.n19517 ), 
    .COUT0(\Controller_inst.n26733 ));
  Controller_inst_SLICE_44 \Controller_inst.SLICE_44 ( 
    .D1(\Controller_inst.n26730 ), .C1(\Controller_inst.stm32_counter[24] ), 
    .D0(\Controller_inst.n19513 ), .C0(\Controller_inst.stm32_counter[23] ), 
    .CIN0(\Controller_inst.n19513 ), .CIN1(\Controller_inst.n26730 ), 
    .F0(\Controller_inst.n133_adj_2341[23] ), 
    .F1(\Controller_inst.n133_adj_2341[24] ), .COUT1(\Controller_inst.n19515 ), 
    .COUT0(\Controller_inst.n26730 ));
  Controller_inst_SLICE_45 \Controller_inst.SLICE_45 ( 
    .D1(\Controller_inst.n26727 ), .C1(\Controller_inst.stm32_counter[22] ), 
    .D0(\Controller_inst.n19511 ), .C0(\Controller_inst.stm32_counter[21] ), 
    .CIN0(\Controller_inst.n19511 ), .CIN1(\Controller_inst.n26727 ), 
    .F0(\Controller_inst.n133_adj_2341[21] ), 
    .F1(\Controller_inst.n133_adj_2341[22] ), .COUT1(\Controller_inst.n19513 ), 
    .COUT0(\Controller_inst.n26727 ));
  Controller_inst_SLICE_46 \Controller_inst.SLICE_46 ( 
    .D1(\Controller_inst.n26724 ), .C1(\Controller_inst.stm32_counter[20] ), 
    .D0(\Controller_inst.n19509 ), .C0(\Controller_inst.stm32_counter[19] ), 
    .CIN0(\Controller_inst.n19509 ), .CIN1(\Controller_inst.n26724 ), 
    .F0(\Controller_inst.n133_adj_2341[19] ), 
    .F1(\Controller_inst.n133_adj_2341[20] ), .COUT1(\Controller_inst.n19511 ), 
    .COUT0(\Controller_inst.n26724 ));
  Controller_inst_SLICE_47 \Controller_inst.SLICE_47 ( 
    .D1(\Controller_inst.n26721 ), .C1(\Controller_inst.stm32_counter[18] ), 
    .D0(\Controller_inst.n19507 ), .C0(\Controller_inst.stm32_counter[17] ), 
    .CIN0(\Controller_inst.n19507 ), .CIN1(\Controller_inst.n26721 ), 
    .F0(\Controller_inst.n133_adj_2341[17] ), 
    .F1(\Controller_inst.n133_adj_2341[18] ), .COUT1(\Controller_inst.n19509 ), 
    .COUT0(\Controller_inst.n26721 ));
  Controller_inst_SLICE_48 \Controller_inst.SLICE_48 ( 
    .D1(\Controller_inst.n26718 ), .C1(\Controller_inst.stm32_counter[16] ), 
    .D0(\Controller_inst.n19505 ), .C0(\Controller_inst.stm32_counter[15] ), 
    .CIN0(\Controller_inst.n19505 ), .CIN1(\Controller_inst.n26718 ), 
    .F0(\Controller_inst.n133_adj_2341[15] ), 
    .F1(\Controller_inst.n133_adj_2341[16] ), .COUT1(\Controller_inst.n19507 ), 
    .COUT0(\Controller_inst.n26718 ));
  Controller_inst_SLICE_49 \Controller_inst.SLICE_49 ( 
    .D1(\Controller_inst.n26715 ), .C1(\Controller_inst.stm32_counter[14] ), 
    .D0(\Controller_inst.n19503 ), .C0(\Controller_inst.stm32_counter[13] ), 
    .CIN0(\Controller_inst.n19503 ), .CIN1(\Controller_inst.n26715 ), 
    .F0(\Controller_inst.n133_adj_2341[13] ), 
    .F1(\Controller_inst.n133_adj_2341[14] ), .COUT1(\Controller_inst.n19505 ), 
    .COUT0(\Controller_inst.n26715 ));
  Controller_inst_SLICE_50 \Controller_inst.SLICE_50 ( 
    .D1(\Controller_inst.n26712 ), .C1(\Controller_inst.stm32_counter[12] ), 
    .D0(\Controller_inst.n19501 ), .C0(\Controller_inst.stm32_counter[11] ), 
    .CIN0(\Controller_inst.n19501 ), .CIN1(\Controller_inst.n26712 ), 
    .F0(\Controller_inst.n133_adj_2341[11] ), 
    .F1(\Controller_inst.n133_adj_2341[12] ), .COUT1(\Controller_inst.n19503 ), 
    .COUT0(\Controller_inst.n26712 ));
  Controller_inst_SLICE_51 \Controller_inst.SLICE_51 ( 
    .D1(\Controller_inst.n26709 ), .C1(\Controller_inst.stm32_counter[10] ), 
    .D0(\Controller_inst.n19499 ), .C0(\Controller_inst.stm32_counter[9] ), 
    .CIN0(\Controller_inst.n19499 ), .CIN1(\Controller_inst.n26709 ), 
    .F0(\Controller_inst.n133_adj_2341[9] ), 
    .F1(\Controller_inst.n133_adj_2341[10] ), .COUT1(\Controller_inst.n19501 ), 
    .COUT0(\Controller_inst.n26709 ));
  Controller_inst_SLICE_52 \Controller_inst.SLICE_52 ( 
    .D1(\Controller_inst.n26706 ), .C1(\Controller_inst.stm32_counter[8] ), 
    .D0(\Controller_inst.n19497 ), .C0(\Controller_inst.stm32_counter[7] ), 
    .CIN0(\Controller_inst.n19497 ), .CIN1(\Controller_inst.n26706 ), 
    .F0(\Controller_inst.n133_adj_2341[7] ), 
    .F1(\Controller_inst.n133_adj_2341[8] ), .COUT1(\Controller_inst.n19499 ), 
    .COUT0(\Controller_inst.n26706 ));
  Controller_inst_SLICE_53 \Controller_inst.SLICE_53 ( 
    .D1(\Controller_inst.n26703 ), .C1(\Controller_inst.stm32_counter[6] ), 
    .D0(\Controller_inst.n19495 ), .C0(\Controller_inst.stm32_counter[5] ), 
    .CIN0(\Controller_inst.n19495 ), .CIN1(\Controller_inst.n26703 ), 
    .F0(\Controller_inst.n133_adj_2341[5] ), 
    .F1(\Controller_inst.n133_adj_2341[6] ), .COUT1(\Controller_inst.n19497 ), 
    .COUT0(\Controller_inst.n26703 ));
  Controller_inst_SLICE_54 \Controller_inst.SLICE_54 ( 
    .D1(\Controller_inst.n26700 ), .C1(\Controller_inst.n28_adj_2238 ), 
    .D0(\Controller_inst.n19493 ), .C0(\Controller_inst.stm32_counter[3] ), 
    .CIN0(\Controller_inst.n19493 ), .CIN1(\Controller_inst.n26700 ), 
    .F0(\Controller_inst.n133_adj_2341[3] ), 
    .F1(\Controller_inst.n133_adj_2341[4] ), .COUT1(\Controller_inst.n19495 ), 
    .COUT0(\Controller_inst.n26700 ));
  Controller_inst_SLICE_55 \Controller_inst.SLICE_55 ( 
    .D1(\Controller_inst.n26697 ), .C1(\Controller_inst.stm32_counter[2] ), 
    .D0(\Controller_inst.n19491 ), .C0(\Controller_inst.stm32_counter[1] ), 
    .CIN0(\Controller_inst.n19491 ), .CIN1(\Controller_inst.n26697 ), 
    .F0(\Controller_inst.n133_adj_2341[1] ), 
    .F1(\Controller_inst.n133_adj_2341[2] ), .COUT1(\Controller_inst.n19493 ), 
    .COUT0(\Controller_inst.n26697 ));
  Controller_inst_SLICE_56 \Controller_inst.SLICE_56 ( 
    .D1(\Controller_inst.n26439 ), .C1(\Controller_inst.stm32_counter[0] ), 
    .B1(VCC_net), .CIN1(\Controller_inst.n26439 ), 
    .F1(\Controller_inst.n133_adj_2341[0] ), .COUT1(\Controller_inst.n19491 ), 
    .COUT0(\Controller_inst.n26439 ));
  Controller_inst_SLICE_57 \Controller_inst.SLICE_57 ( 
    .D1(\Controller_inst.n26694 ), .D0(\Controller_inst.n19488 ), 
    .C0(\Controller_inst.rhd_index[31] ), .CIN0(\Controller_inst.n19488 ), 
    .CIN1(\Controller_inst.n26694 ), .F0(\Controller_inst.n133_adj_2342[31] ), 
    .COUT0(\Controller_inst.n26694 ));
  Controller_inst_SLICE_58 \Controller_inst.SLICE_58 ( 
    .D1(\Controller_inst.n26691 ), .C1(\Controller_inst.rhd_index[30] ), 
    .D0(\Controller_inst.n19486 ), .C0(\Controller_inst.rhd_index[29] ), 
    .CIN0(\Controller_inst.n19486 ), .CIN1(\Controller_inst.n26691 ), 
    .F0(\Controller_inst.n133_adj_2342[29] ), 
    .F1(\Controller_inst.n133_adj_2342[30] ), .COUT1(\Controller_inst.n19488 ), 
    .COUT0(\Controller_inst.n26691 ));
  Controller_inst_SLICE_59 \Controller_inst.SLICE_59 ( 
    .D1(\Controller_inst.n26688 ), .C1(\Controller_inst.rhd_index[28] ), 
    .D0(\Controller_inst.n19484 ), .C0(\Controller_inst.rhd_index[27] ), 
    .CIN0(\Controller_inst.n19484 ), .CIN1(\Controller_inst.n26688 ), 
    .F0(\Controller_inst.n133_adj_2342[27] ), 
    .F1(\Controller_inst.n133_adj_2342[28] ), .COUT1(\Controller_inst.n19486 ), 
    .COUT0(\Controller_inst.n26688 ));
  Controller_inst_SLICE_60 \Controller_inst.SLICE_60 ( 
    .D1(\Controller_inst.n26685 ), .C1(\Controller_inst.rhd_index[26] ), 
    .D0(\Controller_inst.n19482 ), .C0(\Controller_inst.rhd_index[25] ), 
    .CIN0(\Controller_inst.n19482 ), .CIN1(\Controller_inst.n26685 ), 
    .F0(\Controller_inst.n133_adj_2342[25] ), 
    .F1(\Controller_inst.n133_adj_2342[26] ), .COUT1(\Controller_inst.n19484 ), 
    .COUT0(\Controller_inst.n26685 ));
  Controller_inst_SLICE_61 \Controller_inst.SLICE_61 ( 
    .D1(\Controller_inst.n26682 ), .C1(\Controller_inst.rhd_index[24] ), 
    .D0(\Controller_inst.n19480 ), .C0(\Controller_inst.rhd_index[23] ), 
    .CIN0(\Controller_inst.n19480 ), .CIN1(\Controller_inst.n26682 ), 
    .F0(\Controller_inst.n133_adj_2342[23] ), 
    .F1(\Controller_inst.n133_adj_2342[24] ), .COUT1(\Controller_inst.n19482 ), 
    .COUT0(\Controller_inst.n26682 ));
  Controller_inst_SLICE_62 \Controller_inst.SLICE_62 ( 
    .D1(\Controller_inst.n26679 ), .C1(\Controller_inst.rhd_index[22] ), 
    .D0(\Controller_inst.n19478 ), .C0(\Controller_inst.rhd_index[21] ), 
    .CIN0(\Controller_inst.n19478 ), .CIN1(\Controller_inst.n26679 ), 
    .F0(\Controller_inst.n133_adj_2342[21] ), 
    .F1(\Controller_inst.n133_adj_2342[22] ), .COUT1(\Controller_inst.n19480 ), 
    .COUT0(\Controller_inst.n26679 ));
  Controller_inst_SLICE_63 \Controller_inst.SLICE_63 ( 
    .D1(\Controller_inst.n26676 ), .C1(\Controller_inst.rhd_index[20] ), 
    .D0(\Controller_inst.n19476 ), .C0(\Controller_inst.rhd_index[19] ), 
    .CIN0(\Controller_inst.n19476 ), .CIN1(\Controller_inst.n26676 ), 
    .F0(\Controller_inst.n133_adj_2342[19] ), 
    .F1(\Controller_inst.n133_adj_2342[20] ), .COUT1(\Controller_inst.n19478 ), 
    .COUT0(\Controller_inst.n26676 ));
  Controller_inst_SLICE_64 \Controller_inst.SLICE_64 ( 
    .D1(\Controller_inst.n26673 ), .C1(\Controller_inst.rhd_index[18] ), 
    .D0(\Controller_inst.n19474 ), .C0(\Controller_inst.rhd_index[17] ), 
    .CIN0(\Controller_inst.n19474 ), .CIN1(\Controller_inst.n26673 ), 
    .F0(\Controller_inst.n133_adj_2342[17] ), 
    .F1(\Controller_inst.n133_adj_2342[18] ), .COUT1(\Controller_inst.n19476 ), 
    .COUT0(\Controller_inst.n26673 ));
  Controller_inst_SLICE_65 \Controller_inst.SLICE_65 ( 
    .D1(\Controller_inst.n26670 ), .C1(\Controller_inst.rhd_index[16] ), 
    .D0(\Controller_inst.n19472 ), .C0(\Controller_inst.rhd_index[15] ), 
    .CIN0(\Controller_inst.n19472 ), .CIN1(\Controller_inst.n26670 ), 
    .F0(\Controller_inst.n133_adj_2342[15] ), 
    .F1(\Controller_inst.n133_adj_2342[16] ), .COUT1(\Controller_inst.n19474 ), 
    .COUT0(\Controller_inst.n26670 ));
  Controller_inst_SLICE_66 \Controller_inst.SLICE_66 ( 
    .D1(\Controller_inst.n26667 ), .C1(\Controller_inst.rhd_index[14] ), 
    .D0(\Controller_inst.n19470 ), .C0(\Controller_inst.rhd_index[13] ), 
    .CIN0(\Controller_inst.n19470 ), .CIN1(\Controller_inst.n26667 ), 
    .F0(\Controller_inst.n133_adj_2342[13] ), 
    .F1(\Controller_inst.n133_adj_2342[14] ), .COUT1(\Controller_inst.n19472 ), 
    .COUT0(\Controller_inst.n26667 ));
  Controller_inst_SLICE_67 \Controller_inst.SLICE_67 ( 
    .D1(\Controller_inst.n26664 ), .C1(\Controller_inst.rhd_index[12] ), 
    .D0(\Controller_inst.n19468 ), .C0(\Controller_inst.rhd_index[11] ), 
    .CIN0(\Controller_inst.n19468 ), .CIN1(\Controller_inst.n26664 ), 
    .F0(\Controller_inst.n133_adj_2342[11] ), 
    .F1(\Controller_inst.n133_adj_2342[12] ), .COUT1(\Controller_inst.n19470 ), 
    .COUT0(\Controller_inst.n26664 ));
  Controller_inst_SLICE_68 \Controller_inst.SLICE_68 ( 
    .D1(\Controller_inst.n26661 ), .C1(\Controller_inst.rhd_index[10] ), 
    .D0(\Controller_inst.n19466 ), .C0(\Controller_inst.rhd_index[9] ), 
    .CIN0(\Controller_inst.n19466 ), .CIN1(\Controller_inst.n26661 ), 
    .F0(\Controller_inst.n133_adj_2342[9] ), 
    .F1(\Controller_inst.n133_adj_2342[10] ), .COUT1(\Controller_inst.n19468 ), 
    .COUT0(\Controller_inst.n26661 ));
  Controller_inst_SLICE_69 \Controller_inst.SLICE_69 ( 
    .D1(\Controller_inst.n26658 ), .C1(\Controller_inst.rhd_index[8] ), 
    .D0(\Controller_inst.n19464 ), .C0(\Controller_inst.rhd_index[7] ), 
    .CIN0(\Controller_inst.n19464 ), .CIN1(\Controller_inst.n26658 ), 
    .F0(\Controller_inst.n133_adj_2342[7] ), 
    .F1(\Controller_inst.n133_adj_2342[8] ), .COUT1(\Controller_inst.n19466 ), 
    .COUT0(\Controller_inst.n26658 ));
  Controller_inst_SLICE_70 \Controller_inst.SLICE_70 ( 
    .D1(\Controller_inst.n26655 ), .C1(\Controller_inst.rhd_index[6] ), 
    .D0(\Controller_inst.n19462 ), .C0(\Controller_inst.rhd_index[5] ), 
    .CIN0(\Controller_inst.n19462 ), .CIN1(\Controller_inst.n26655 ), 
    .F0(\Controller_inst.n133_adj_2342[5] ), 
    .F1(\Controller_inst.n133_adj_2342[6] ), .COUT1(\Controller_inst.n19464 ), 
    .COUT0(\Controller_inst.n26655 ));
  Controller_inst_SLICE_71 \Controller_inst.SLICE_71 ( 
    .D1(\Controller_inst.n26652 ), .C1(\Controller_inst.rhd_index[4] ), 
    .D0(\Controller_inst.n19460 ), .C0(\Controller_inst.rhd_index[3] ), 
    .CIN0(\Controller_inst.n19460 ), .CIN1(\Controller_inst.n26652 ), 
    .F0(\Controller_inst.n133_adj_2342[3] ), 
    .F1(\Controller_inst.n133_adj_2342[4] ), .COUT1(\Controller_inst.n19462 ), 
    .COUT0(\Controller_inst.n26652 ));
  Controller_inst_SLICE_72 \Controller_inst.SLICE_72 ( 
    .D1(\Controller_inst.n26649 ), .C1(\Controller_inst.rhd_index[2] ), 
    .D0(\Controller_inst.n19458 ), .C0(\Controller_inst.rhd_index[1] ), 
    .CIN0(\Controller_inst.n19458 ), .CIN1(\Controller_inst.n26649 ), 
    .F0(\Controller_inst.n133_adj_2342[1] ), 
    .F1(\Controller_inst.n133_adj_2342[2] ), .COUT1(\Controller_inst.n19460 ), 
    .COUT0(\Controller_inst.n26649 ));
  Controller_inst_SLICE_73 \Controller_inst.SLICE_73 ( 
    .D1(\Controller_inst.n26436 ), .C1(\Controller_inst.rhd_index[0] ), 
    .B1(VCC_net), .CIN1(\Controller_inst.n26436 ), 
    .F1(\Controller_inst.n133_adj_2342[0] ), .COUT1(\Controller_inst.n19458 ), 
    .COUT0(\Controller_inst.n26436 ));
  Controller_inst_SLICE_74 \Controller_inst.SLICE_74 ( 
    .DI0(\Controller_inst.n21_2[3] ), .D1(\Controller_inst.n26646 ), 
    .D0(\Controller_inst.n19455 ), 
    .C0(\Controller_inst.data_array_send_count[3] ), .CE(n6891), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .CIN0(\Controller_inst.n19455 ), 
    .CIN1(\Controller_inst.n26646 ), 
    .Q0(\Controller_inst.data_array_send_count[3] ), 
    .F0(\Controller_inst.n21_2[3] ), .COUT0(\Controller_inst.n26646 ));
  Controller_inst_SLICE_75 \Controller_inst.SLICE_75 ( 
    .D1(\Controller_inst.n26217 ), .B1(\Controller_inst.NUM_DATA[5] ), 
    .D0(\Controller_inst.n19285 ), .B0(\Controller_inst.NUM_DATA[4] ), 
    .CIN0(\Controller_inst.n19285 ), .CIN1(\Controller_inst.n26217 ), 
    .F0(\Controller_inst.n162[3] ), .F1(\Controller_inst.n162[4] ), 
    .COUT1(\Controller_inst.n19287 ), .COUT0(\Controller_inst.n26217 ));
  Controller_inst_SLICE_76 \Controller_inst.SLICE_76 ( 
    .D1(\Controller_inst.n26334 ), .B1(\Controller_inst.NUM_DATA[31] ), 
    .D0(\Controller_inst.n19311 ), .B0(\Controller_inst.NUM_DATA[30] ), 
    .CIN0(\Controller_inst.n19311 ), .CIN1(\Controller_inst.n26334 ), 
    .F0(\Controller_inst.n61 ), .F1(\Controller_inst.n162[30] ), 
    .COUT0(\Controller_inst.n26334 ));
  Controller_inst_SLICE_77 \Controller_inst.SLICE_77 ( 
    .D1(\Controller_inst.n26325 ), .B1(\Controller_inst.NUM_DATA[29] ), 
    .D0(\Controller_inst.n19309 ), .B0(\Controller_inst.NUM_DATA[28] ), 
    .CIN0(\Controller_inst.n19309 ), .CIN1(\Controller_inst.n26325 ), 
    .F0(\Controller_inst.n57 ), .F1(\Controller_inst.n59_adj_2197 ), 
    .COUT1(\Controller_inst.n19311 ), .COUT0(\Controller_inst.n26325 ));
  Controller_inst_SLICE_78 \Controller_inst.SLICE_78 ( 
    .DI1(\Controller_inst.n21_2[2] ), .DI0(\Controller_inst.n21_2[1] ), 
    .D1(\Controller_inst.n26643 ), 
    .C1(\Controller_inst.data_array_send_count[2] ), 
    .D0(\Controller_inst.n19453 ), 
    .C0(\Controller_inst.data_array_send_count[1] ), .CE(n6891), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .CIN0(\Controller_inst.n19453 ), 
    .CIN1(\Controller_inst.n26643 ), 
    .Q0(\Controller_inst.data_array_send_count[1] ), 
    .Q1(\Controller_inst.data_array_send_count[2] ), 
    .F0(\Controller_inst.n21_2[1] ), .F1(\Controller_inst.n21_2[2] ), 
    .COUT1(\Controller_inst.n19455 ), .COUT0(\Controller_inst.n26643 ));
  Controller_inst_SLICE_79 \Controller_inst.SLICE_79 ( 
    .D1(\Controller_inst.n26316 ), .B1(\Controller_inst.NUM_DATA[27] ), 
    .D0(\Controller_inst.n19307 ), .B0(\Controller_inst.NUM_DATA[26] ), 
    .CIN0(\Controller_inst.n19307 ), .CIN1(\Controller_inst.n26316 ), 
    .F0(\Controller_inst.n53 ), .F1(\Controller_inst.n55 ), 
    .COUT1(\Controller_inst.n19309 ), .COUT0(\Controller_inst.n26316 ));
  Controller_inst_SLICE_80 \Controller_inst.SLICE_80 ( 
    .D1(\Controller_inst.n26307 ), .B1(\Controller_inst.NUM_DATA[25] ), 
    .D0(\Controller_inst.n19305 ), .B0(\Controller_inst.NUM_DATA[24] ), 
    .CIN0(\Controller_inst.n19305 ), .CIN1(\Controller_inst.n26307 ), 
    .F0(\Controller_inst.n49 ), .F1(\Controller_inst.n51_adj_2201 ), 
    .COUT1(\Controller_inst.n19307 ), .COUT0(\Controller_inst.n26307 ));
  Controller_inst_SLICE_81 \Controller_inst.SLICE_81 ( 
    .D1(\Controller_inst.n26298 ), .B1(\Controller_inst.NUM_DATA[23] ), 
    .D0(\Controller_inst.n19303 ), .B0(\Controller_inst.NUM_DATA[22] ), 
    .CIN0(\Controller_inst.n19303 ), .CIN1(\Controller_inst.n26298 ), 
    .F0(\Controller_inst.n45_adj_2200 ), .F1(\Controller_inst.n47_adj_2194 ), 
    .COUT1(\Controller_inst.n19305 ), .COUT0(\Controller_inst.n26298 ));
  Controller_inst_SLICE_82 \Controller_inst.SLICE_82 ( 
    .D1(\Controller_inst.n26289 ), .B1(\Controller_inst.NUM_DATA[21] ), 
    .D0(\Controller_inst.n19301 ), .B0(\Controller_inst.NUM_DATA[20] ), 
    .CIN0(\Controller_inst.n19301 ), .CIN1(\Controller_inst.n26289 ), 
    .F0(\Controller_inst.n41_adj_2195 ), .F1(\Controller_inst.n43_adj_2196 ), 
    .COUT1(\Controller_inst.n19303 ), .COUT0(\Controller_inst.n26289 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_83 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_83 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n26583 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[9] ), .B1(VCC_net), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n19409 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[8] ), .B0(VCC_net), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n19409 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n26583 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[8] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[9] ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n26583 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_84 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_84 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n26580 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[7] ), .B1(VCC_net), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n19407 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[6] ), .B0(VCC_net), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n19407 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n26580 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[6] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[7] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n19409 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n26580 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_85 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_85 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n26577 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[5] ), .B1(VCC_net), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n19405 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[4] ), .B0(VCC_net), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n19405 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n26577 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[4] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[5] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n19407 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n26577 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_86 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_86 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n26574 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[3] ), .B1(VCC_net), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n19403 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[2] ), .B0(VCC_net), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.n19403 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n26574 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[2] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[3] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n19405 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n26574 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_87 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_87 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n26424 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[1] ), .B1(VCC_net), 
    .D0(VCC_net), .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.int_STM32_TX_Ready_N_2090 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.n26424 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n45[0] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n45[1] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.n19403 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.n26424 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_88 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_88 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26517 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19376 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19376 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26517 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[7] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[8] ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26517 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_89 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_89 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26514 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19374 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19374 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26514 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[5] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[6] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19376 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26514 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_90 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_90 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26511 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19372 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19372 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26511 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[3] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[4] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19374 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26511 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_91 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_91 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26508 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19370 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19370 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26508 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[1] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[2] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19372 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26508 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_92 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_92 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26349 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26349 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[0] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19370 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26349 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_93 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_93 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26409 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19357 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19357 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26409 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[9] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[10] ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26409 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_94 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_94 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26406 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19355 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19355 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26406 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[7] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[8] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19357 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26406 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_95 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_95 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26403 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19353 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19353 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26403 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[5] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[6] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19355 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26403 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_96 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_96 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26400 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19351 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19351 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26400 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[3] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[4] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19353 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26400 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_97 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_97 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26397 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19349 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] ), 
    .CIN0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19349 ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26397 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[1] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[2] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19351 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26397 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_98 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_98 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26394 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] ), 
    .CIN1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26394 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[0] ), 
    .COUT1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19349 ), 
    .COUT0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n26394 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_99 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_99 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n26352 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[1] )
    , .D0(VCC_net), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n15 ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[0] )
    , .CIN1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n26352 ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[1] ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[2] ), 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n19380 ), 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n26352 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_100 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_100 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n26526 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[7] )
    , .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n19384 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[6] )
    , .CIN0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n19384 ), 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n26526 ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[7] ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[8] ), 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n26526 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_101 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_101 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n26523 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[5] )
    , .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n19382 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[4] )
    , .CIN0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n19382 ), 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n26523 ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[5] ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[6] ), 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n19384 ), 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n26523 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_102 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_102 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n26520 ), 
    .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[3] )
    , .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n19380 ), 
    .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[2] )
    , .CIN0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n19380 ), 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n26520 ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[3] ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[4] ), 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n19382 ), 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n26520 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_103 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_103 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26571 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19400 )
    , .C0(\Controller_inst.r_SPI_Clk_Count[5] ), 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19400 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26571 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[5] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26571 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_104 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_104 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26568 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19398 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[3] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19398 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26568 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[4] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19400 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26568 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_105 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_105 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26529 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19337 )
    , .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19337 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26529 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n37[5] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26529 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_106 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_106 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26565 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19396 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19396 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26565 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[2] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19398 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26565 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_107 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_107 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26418 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19335 )
    , .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19335 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26418 )
    , .F0(\Controller_inst.n37_2[3] ), .F1(\Controller_inst.n37_2[4] ), 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19337 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26418 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_108 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_108 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26421 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9714 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26421 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[0] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19396 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26421 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_109 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_109 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26415 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19333 )
    , .C0(VCC_net), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19333 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26415 )
    , .F0(\Controller_inst.n37_2[1] ), .F1(\Controller_inst.n37_2[2] ), 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19335 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26415 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_110 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_110 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26412 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26412 )
    , .F1(\Controller_inst.n37_2[0] ), 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n19333 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n26412 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_111
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_111 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26562 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9237 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19392 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9235 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[6] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19392 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26562 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[6] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[7] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26562 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_112
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_112 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26559 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9233 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19390 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9231 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[4] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19390 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26559 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[4] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[5] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19392 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26559 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_113
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_113 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26541 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19330 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19330 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26541 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26541 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_114
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_114 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26538 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19328 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19328 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26538 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19330 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26538 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_115
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_115 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26535 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19326 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19326 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26535 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19328 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26535 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_116
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_116 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26532 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19324 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19324 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26532 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19326 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26532 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_117
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_117 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26556 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9229 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19388 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9227 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[2] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19388 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26556 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[2] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[3] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19390 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26556 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_118
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_118 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26391 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9225 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[1] )
    , .D0(VCC_net), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9222 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[0] )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26391 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19388 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26391 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_119
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_119 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26370 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0] )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26370 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19324 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26370 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_120
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_120 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26367 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19321 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19321 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26367 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26367 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_121
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_121 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26364 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19319 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19319 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26364 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19321 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26364 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_122
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_122 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26361 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19317 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19317 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26361 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19319 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26361 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_123
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_123 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26358 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19315 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19315 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26358 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19317 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26358 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_124
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_124 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26355 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0] )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26355 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19315 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26355 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_125 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_125 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26592 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19417 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n2264 )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19417 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26592 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[5] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26592 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_126 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_126 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26589 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n2264 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19415 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n2264 )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19415 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26589 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[4] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19417 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26589 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_127 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_127 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26586 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n2264 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19413 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n2264 )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19413 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26586 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[2] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19415 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26586 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_128 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_128 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26427 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n2264 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26427 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[0] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n19413 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n26427 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_129
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_129 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26553 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19367 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19367 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26553 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26553 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_130
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_130 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26550 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19365 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19365 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26550 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19367 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26550 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_131
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_131 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26547 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19363 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19363 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26547 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19365 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26547 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_132
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_132 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26544 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19361 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19361 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26544 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19363 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26544 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_133
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_133 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26388 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0] )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26388 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19361 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26388 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_134
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_134 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26385 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19346 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19346 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26385 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26385 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_135
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_135 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26382 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19344 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19344 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26382 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19346 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26382 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_136
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_136 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26379 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19342 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19342 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26379 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19344 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26379 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_137
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_137 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26376 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19340 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1] )
    , 
    .CIN0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19340 )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26376 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19342 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26376 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_138
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_138 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26373 )
    , .C1(VCC_net), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0] )
    , 
    .CIN1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26373 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] )
    , 
    .COUT1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n19340 )
    , 
    .COUT0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n26373 )
    );
  SLICE_139 SLICE_139( .DI1(\reset_counter_27__N_1[24] ), 
    .DI0(\reset_counter_27__N_1[23] ), .D1(n26499), .C1(\reset_counter[24] ), 
    .D0(n19276), .C0(\reset_counter[23] ), .CLK(pll_clk_int), .CIN0(n19276), 
    .CIN1(n26499), .Q0(\reset_counter[23] ), .Q1(\reset_counter[24] ), 
    .F0(\reset_counter_27__N_1[23] ), .F1(\reset_counter_27__N_1[24] ), 
    .COUT1(n19278), .COUT0(n26499));
  SLICE_140 SLICE_140( .DI1(\reset_counter_27__N_1[0] ), .D1(n26346), 
    .C1(\reset_counter[0] ), .B1(n6848), .CLK(pll_clk_int), .CIN1(n26346), 
    .Q1(\reset_counter[0] ), .F1(\reset_counter_27__N_1[0] ), .COUT1(n19254), 
    .COUT0(n26346));
  SLICE_145 SLICE_145( .DI1(\o_reset_c_N_2069$n0 ), 
    .DI0(\o_reset_c_N_2069$n1 ), .D1(n14), .C1(n9), .B1(n10), 
    .A1(\reset_counter[15] ), .D0(n9), .C0(n14), .B0(\reset_counter[15] ), 
    .A0(n10), .CLK(pll_clk_int), .Q0(maxfan_replicated_net_1104), 
    .Q1(maxfan_replicated_net_999), .F0(\o_reset_c_N_2069$n1 ), 
    .F1(\o_reset_c_N_2069$n0 ));
  Controller_inst_SLICE_146 \Controller_inst.SLICE_146 ( 
    .DI1(\Controller_inst.temp_buffer[434].sig_512.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[433].sig_001.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[434] ), 
    .D0(\Controller_inst.temp_buffer[433] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[433] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[434] ), 
    .F0(\Controller_inst.temp_buffer[433].sig_001.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[434].sig_512.FeedThruLUT ));
  Controller_inst_SLICE_147 \Controller_inst.SLICE_147 ( 
    .DI0(\Controller_inst.temp_buffer[432].sig_002.FeedThruLUT ), 
    .C0(\Controller_inst.temp_buffer[432] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[432] ), 
    .F0(\Controller_inst.temp_buffer[432].sig_002.FeedThruLUT ));
  Controller_inst_SLICE_148 \Controller_inst.SLICE_148 ( 
    .DI1(\Controller_inst.temp_buffer[430].sig_004.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[431].sig_003.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[430] ), 
    .D0(\Controller_inst.temp_buffer[431] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[431] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[430] ), 
    .F0(\Controller_inst.temp_buffer[431].sig_003.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[430].sig_004.FeedThruLUT ));
  Controller_inst_SLICE_151 \Controller_inst.SLICE_151 ( 
    .DI1(\Controller_inst.temp_buffer[424].sig_010.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[429].sig_005.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[424] ), 
    .C0(\Controller_inst.temp_buffer[429] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[429] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[424] ), 
    .F0(\Controller_inst.temp_buffer[429].sig_005.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[424].sig_010.FeedThruLUT ));
  Controller_inst_SLICE_152 \Controller_inst.SLICE_152 ( 
    .DI1(\Controller_inst.temp_buffer[427].sig_007.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[428].sig_006.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[427] ), 
    .C0(\Controller_inst.temp_buffer[428] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[428] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[427] ), 
    .F0(\Controller_inst.temp_buffer[428].sig_006.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[427].sig_007.FeedThruLUT ));
  Controller_inst_SLICE_154 \Controller_inst.SLICE_154 ( 
    .DI1(\Controller_inst.temp_buffer[425].sig_009.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[426].sig_008.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[425] ), 
    .D0(\Controller_inst.temp_buffer[426] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[426] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[425] ), 
    .F0(\Controller_inst.temp_buffer[426].sig_008.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[425].sig_009.FeedThruLUT ));
  Controller_inst_SLICE_157 \Controller_inst.SLICE_157 ( 
    .DI1(\Controller_inst.temp_buffer[44].sig_420.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[43].sig_011.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[44] ), 
    .D0(\Controller_inst.temp_buffer[43] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[43] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[44] ), 
    .F0(\Controller_inst.temp_buffer[43].sig_011.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[44].sig_420.FeedThruLUT ));
  Controller_inst_SLICE_158 \Controller_inst.SLICE_158 ( 
    .DI1(\Controller_inst.temp_buffer[422].sig_013.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[423].sig_012.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[422] ), 
    .D0(\Controller_inst.temp_buffer[423] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[423] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[422] ), 
    .F0(\Controller_inst.temp_buffer[423].sig_012.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[422].sig_013.FeedThruLUT ));
  Controller_inst_SLICE_160 \Controller_inst.SLICE_160 ( 
    .DI1(\Controller_inst.n20895 ), .DI0(\Controller_inst.RGB1_OUT_c_N_2073 ), 
    .D1(\Controller_inst.n21147 ), .C1(\Controller_inst.first_rhd2216_packet ), 
    .B1(o_Controller_Mode_c_0), .A1(o_Controller_Mode_c_1), .D0(RGB1_OUT_c), 
    .C0(o_Controller_Mode_c_0), .B0(o_Controller_Mode_c_1), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(RGB1_OUT_c), 
    .Q1(\Controller_inst.first_rhd2216_packet ), 
    .F0(\Controller_inst.RGB1_OUT_c_N_2073 ), .F1(\Controller_inst.n20895 ));
  Controller_inst_SLICE_163 \Controller_inst.SLICE_163 ( 
    .DI0(\Controller_inst.n9386 ), .D0(n51), 
    .C0(\Controller_inst.init_FIFO_RHD2216_Read ), 
    .B0(\Controller_inst.n22755 ), .A0(\Controller_inst.stm32_state[0] ), 
    .CE(\Controller_inst.n20891 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2216_RE ), .F0(\Controller_inst.n9386 ));
  Controller_inst_SLICE_164 \Controller_inst.SLICE_164 ( 
    .DI0(\Controller_inst.temp_buffer[421].sig_014.FeedThruLUT ), 
    .C0(\Controller_inst.temp_buffer[421] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[421] ), 
    .F0(\Controller_inst.temp_buffer[421].sig_014.FeedThruLUT ));
  Controller_inst_SLICE_165 \Controller_inst.SLICE_165 ( 
    .DI1(\Controller_inst.temp_buffer[419].sig_018.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[420].sig_015.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[419] ), 
    .D0(\Controller_inst.temp_buffer[420] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[420] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[419] ), 
    .F0(\Controller_inst.temp_buffer[420].sig_015.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[419].sig_018.FeedThruLUT ));
  Controller_inst_SLICE_166 \Controller_inst.SLICE_166 ( 
    .DI0(\Controller_inst.temp_buffer[2].sig_016.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[2] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[2] ), 
    .F0(\Controller_inst.temp_buffer[2].sig_016.FeedThruLUT ));
  Controller_inst_SLICE_167 \Controller_inst.SLICE_167 ( 
    .DI1(\Controller_inst.temp_buffer[0].sig_1710.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[1].sig_017.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[0] ), 
    .D0(\Controller_inst.temp_buffer[1] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[1] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[0] ), 
    .F0(\Controller_inst.temp_buffer[1].sig_017.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[0].sig_1710.FeedThruLUT ));
  Controller_inst_SLICE_169 \Controller_inst.SLICE_169 ( 
    .DI0(\Controller_inst.temp_buffer[418].sig_019.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[418] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[418] ), 
    .F0(\Controller_inst.temp_buffer[418].sig_019.FeedThruLUT ));
  Controller_inst_SLICE_170 \Controller_inst.SLICE_170 ( 
    .DI0(\Controller_inst.temp_buffer[417].sig_020.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[417] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[417] ), 
    .F0(\Controller_inst.temp_buffer[417].sig_020.FeedThruLUT ));
  Controller_inst_SLICE_171 \Controller_inst.SLICE_171 ( 
    .DI0(\Controller_inst.temp_buffer[416].sig_021.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[416] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[416] ), 
    .F0(\Controller_inst.temp_buffer[416].sig_021.FeedThruLUT ));
  Controller_inst_SLICE_172 \Controller_inst.SLICE_172 ( 
    .DI1(\Controller_inst.temp_buffer[414].sig_023.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[415].sig_022.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[414] ), 
    .D0(\Controller_inst.temp_buffer[415] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[415] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[414] ), 
    .F0(\Controller_inst.temp_buffer[415].sig_022.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[414].sig_023.FeedThruLUT ));
  Controller_inst_SLICE_174 \Controller_inst.SLICE_174 ( 
    .DI1(\Controller_inst.temp_buffer[338].sig_426.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[337].sig_024.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[338] ), 
    .D0(\Controller_inst.temp_buffer[337] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[337] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[338] ), 
    .F0(\Controller_inst.temp_buffer[337].sig_024.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[338].sig_426.FeedThruLUT ));
  Controller_inst_SLICE_175 \Controller_inst.SLICE_175 ( 
    .DI1(\Controller_inst.temp_buffer[412].sig_026.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[413].sig_025.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[412] ), 
    .D0(\Controller_inst.temp_buffer[413] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[413] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[412] ), 
    .F0(\Controller_inst.temp_buffer[413].sig_025.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[412].sig_026.FeedThruLUT ));
  Controller_inst_SLICE_177 \Controller_inst.SLICE_177 ( 
    .DI1(\Controller_inst.temp_buffer[410].sig_028.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[411].sig_027.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[410] ), 
    .C0(\Controller_inst.temp_buffer[411] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[411] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[410] ), 
    .F0(\Controller_inst.temp_buffer[411].sig_027.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[410].sig_028.FeedThruLUT ));
  Controller_inst_SLICE_179 \Controller_inst.SLICE_179 ( 
    .DI1(\Controller_inst.temp_buffer[324].sig_087.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[336].sig_029.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[324] ), 
    .C0(\Controller_inst.temp_buffer[336] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[336] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[324] ), 
    .F0(\Controller_inst.temp_buffer[336].sig_029.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[324].sig_087.FeedThruLUT ));
  Controller_inst_SLICE_180 \Controller_inst.SLICE_180 ( 
    .DI0(\Controller_inst.temp_buffer[409].sig_030.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[409] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[409] ), 
    .F0(\Controller_inst.temp_buffer[409].sig_030.FeedThruLUT ));
  Controller_inst_SLICE_181 \Controller_inst.SLICE_181 ( 
    .DI1(\Controller_inst.n9892 ), .DI0(\Controller_inst.n15685 ), 
    .D1(\Controller_inst.int_FIFO_RHD2216_Q[1] ), .C1(\Controller_inst.n6276 ), 
    .B1(\Controller_inst.n10954 ), 
    .A1(\Controller_inst.int_FIFO_RHD2132_Q[1] ), .D0(n1378), 
    .C0(\Controller_inst.n10954 ), .B0(\Controller_inst.stm32_state[0] ), 
    .CE(n11664), .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[0] ), 
    .Q1(\Controller_inst.temp_buffer[1] ), .F0(\Controller_inst.n15685 ), 
    .F1(\Controller_inst.n9892 ));
  Controller_inst_SLICE_182 \Controller_inst.SLICE_182 ( 
    .DI1(\Controller_inst.temp_buffer[210].sig_424.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[209].sig_031.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[210] ), 
    .C0(\Controller_inst.temp_buffer[209] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[209] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[210] ), 
    .F0(\Controller_inst.temp_buffer[209].sig_031.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[210].sig_424.FeedThruLUT ));
  Controller_inst_SLICE_183 \Controller_inst.SLICE_183 ( 
    .DI0(\Controller_inst.temp_buffer[335].sig_032.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[335] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[335] ), 
    .F0(\Controller_inst.temp_buffer[335].sig_032.FeedThruLUT ));
  Controller_inst_SLICE_184 \Controller_inst.SLICE_184 ( 
    .DI1(\Controller_inst.temp_buffer[207].sig_034.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[208].sig_033.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[207] ), 
    .D0(\Controller_inst.temp_buffer[208] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[208] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[207] ), 
    .F0(\Controller_inst.temp_buffer[208].sig_033.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[207].sig_034.FeedThruLUT ));
  Controller_inst_SLICE_186 \Controller_inst.SLICE_186 ( 
    .DI1(\Controller_inst.temp_buffer[407].sig_046.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[408].sig_035.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[407] ), 
    .D0(\Controller_inst.temp_buffer[408] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[408] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[407] ), 
    .F0(\Controller_inst.temp_buffer[408].sig_035.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[407].sig_046.FeedThruLUT ));
  Controller_inst_SLICE_187 \Controller_inst.SLICE_187 ( 
    .DI0(\Controller_inst.temp_buffer[206].sig_036.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[206] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[206] ), 
    .F0(\Controller_inst.temp_buffer[206].sig_036.FeedThruLUT ));
  Controller_inst_SLICE_188 \Controller_inst.SLICE_188 ( 
    .DI1(\Controller_inst.temp_buffer[204].sig_038.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[205].sig_037.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[204] ), 
    .D0(\Controller_inst.temp_buffer[205] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[205] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[204] ), 
    .F0(\Controller_inst.temp_buffer[205].sig_037.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[204].sig_038.FeedThruLUT ));
  Controller_inst_SLICE_190 \Controller_inst.SLICE_190 ( 
    .DI1(\Controller_inst.temp_buffer[202].sig_040.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[203].sig_039.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[202] ), 
    .D0(\Controller_inst.temp_buffer[203] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[203] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[202] ), 
    .F0(\Controller_inst.temp_buffer[203].sig_039.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[202].sig_040.FeedThruLUT ));
  Controller_inst_SLICE_192 \Controller_inst.SLICE_192 ( 
    .DI1(\Controller_inst.temp_buffer[200].sig_042.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[201].sig_041.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[200] ), 
    .D0(\Controller_inst.temp_buffer[201] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[201] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[200] ), 
    .F0(\Controller_inst.temp_buffer[201].sig_041.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[200].sig_042.FeedThruLUT ));
  Controller_inst_SLICE_194 \Controller_inst.SLICE_194 ( 
    .DI1(\Controller_inst.temp_buffer[198].sig_044.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[199].sig_043.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[198] ), 
    .D0(\Controller_inst.temp_buffer[199] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[199] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[198] ), 
    .F0(\Controller_inst.temp_buffer[199].sig_043.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[198].sig_044.FeedThruLUT ));
  Controller_inst_SLICE_196 \Controller_inst.SLICE_196 ( 
    .DI1(\Controller_inst.temp_buffer[196].sig_047.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[197].sig_045.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[196] ), 
    .C0(\Controller_inst.temp_buffer[197] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[197] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[196] ), 
    .F0(\Controller_inst.temp_buffer[197].sig_045.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[196].sig_047.FeedThruLUT ));
  Controller_inst_SLICE_199 \Controller_inst.SLICE_199 ( 
    .DI0(\Controller_inst.temp_buffer[195].sig_048.FeedThruLUT ), 
    .C0(\Controller_inst.temp_buffer[195] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[195] ), 
    .F0(\Controller_inst.temp_buffer[195].sig_048.FeedThruLUT ));
  Controller_inst_SLICE_200 \Controller_inst.SLICE_200 ( 
    .DI1(\Controller_inst.temp_buffer[193].sig_050.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[194].sig_049.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[193] ), 
    .D0(\Controller_inst.temp_buffer[194] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[194] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[193] ), 
    .F0(\Controller_inst.temp_buffer[194].sig_049.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[193].sig_050.FeedThruLUT ));
  Controller_inst_SLICE_202 \Controller_inst.SLICE_202 ( 
    .DI1(\Controller_inst.temp_buffer[191].sig_053.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[192].sig_051.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[191] ), 
    .D0(\Controller_inst.temp_buffer[192] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[192] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[191] ), 
    .F0(\Controller_inst.temp_buffer[192].sig_051.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[191].sig_053.FeedThruLUT ));
  Controller_inst_SLICE_203 \Controller_inst.SLICE_203 ( 
    .DI1(\Controller_inst.temp_buffer[405].sig_056.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[406].sig_052.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[405] ), 
    .D0(\Controller_inst.temp_buffer[406] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[406] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[405] ), 
    .F0(\Controller_inst.temp_buffer[406].sig_052.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[405].sig_056.FeedThruLUT ));
  Controller_inst_SLICE_205 \Controller_inst.SLICE_205 ( 
    .DI0(\Controller_inst.temp_buffer[190].sig_054.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[190] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[190] ), 
    .F0(\Controller_inst.temp_buffer[190].sig_054.FeedThruLUT ));
  Controller_inst_SLICE_206 \Controller_inst.SLICE_206 ( 
    .DI1(\Controller_inst.temp_buffer[333].sig_070.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[334].sig_055.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[333] ), 
    .D0(\Controller_inst.temp_buffer[334] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[334] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[333] ), 
    .F0(\Controller_inst.temp_buffer[334].sig_055.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[333].sig_070.FeedThruLUT ));
  Controller_inst_SLICE_208 \Controller_inst.SLICE_208 ( 
    .DI0(\Controller_inst.n9406 ), .D0(\Controller_inst.n7847 ), 
    .C0(o_Controller_Mode_c_1), .B0(o_Controller_Mode_c_0), 
    .CE(\Controller_inst.n11648 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(RGB0_OUT_c), .F0(\Controller_inst.n9406 ));
  Controller_inst_SLICE_209 \Controller_inst.SLICE_209 ( 
    .DI1(\Controller_inst.temp_buffer[188].sig_058.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[189].sig_057.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[188] ), 
    .C0(\Controller_inst.temp_buffer[189] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[189] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[188] ), 
    .F0(\Controller_inst.temp_buffer[189].sig_057.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[188].sig_058.FeedThruLUT ));
  Controller_inst_SLICE_211 \Controller_inst.SLICE_211 ( 
    .DI0(\Controller_inst.temp_buffer[404].sig_059.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[404] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[404] ), 
    .F0(\Controller_inst.temp_buffer[404].sig_059.FeedThruLUT ));
  Controller_inst_SLICE_212 \Controller_inst.SLICE_212 ( 
    .DI1(\Controller_inst.temp_buffer[186].sig_061.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[187].sig_060.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[186] ), 
    .D0(\Controller_inst.temp_buffer[187] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[187] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[186] ), 
    .F0(\Controller_inst.temp_buffer[187].sig_060.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[186].sig_061.FeedThruLUT ));
  Controller_inst_SLICE_214 \Controller_inst.SLICE_214 ( 
    .DI1(\Controller_inst.temp_buffer[184].sig_064.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[185].sig_062.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[184] ), 
    .D0(\Controller_inst.temp_buffer[185] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[185] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[184] ), 
    .F0(\Controller_inst.temp_buffer[185].sig_062.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[184].sig_064.FeedThruLUT ));
  Controller_inst_SLICE_215 \Controller_inst.SLICE_215 ( 
    .DI1(\Controller_inst.temp_buffer[401].sig_072.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[403].sig_063.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[401] ), 
    .D0(\Controller_inst.temp_buffer[403] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[403] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[401] ), 
    .F0(\Controller_inst.temp_buffer[403].sig_063.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[401].sig_072.FeedThruLUT ));
  Controller_inst_SLICE_217 \Controller_inst.SLICE_217 ( 
    .DI0(\Controller_inst.temp_buffer[402].sig_065.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[402] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[402] ), 
    .F0(\Controller_inst.temp_buffer[402].sig_065.FeedThruLUT ));
  Controller_inst_SLICE_218 \Controller_inst.SLICE_218 ( 
    .DI0(\Controller_inst.temp_buffer[183].sig_066.FeedThruLUT ), 
    .C0(\Controller_inst.temp_buffer[183] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[183] ), 
    .F0(\Controller_inst.temp_buffer[183].sig_066.FeedThruLUT ));
  Controller_inst_SLICE_219 \Controller_inst.SLICE_219 ( 
    .DI1(\Controller_inst.temp_buffer[181].sig_068.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[182].sig_067.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[181] ), 
    .D0(\Controller_inst.temp_buffer[182] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[182] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[181] ), 
    .F0(\Controller_inst.temp_buffer[182].sig_067.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[181].sig_068.FeedThruLUT ));
  Controller_inst_SLICE_222 \Controller_inst.SLICE_222 ( 
    .DI1(\Controller_inst.n15955 ), 
    .DI0(\Controller_inst.rhd_index[0].sig_069.FeedThruLUT ), 
    .D1(\Controller_inst.rhd_index[2] ), .C1(\Controller_inst.rhd_index[3] ), 
    .B1(\Controller_inst.rhd_index[1] ), .A1(\Controller_inst.rhd_index[0] ), 
    .D0(\Controller_inst.rhd_index[0] ), .CE(n6893), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_RHD2216_TX_Byte[8] ), 
    .Q1(\Controller_inst.int_RHD2216_TX_Byte[9] ), 
    .F0(\Controller_inst.rhd_index[0].sig_069.FeedThruLUT ), 
    .F1(\Controller_inst.n15955 ));
  Controller_inst_SLICE_223 \Controller_inst.SLICE_223 ( 
    .DI1(\Controller_inst.n15652 ), .DI0(\Controller_inst.n21130 ), 
    .D1(\rhd_state[0] ), .C1(\Controller_inst.int_RHD2216_TX_Ready ), 
    .B1(\rhd_state[1] ), .D0(\Controller_inst.n13523 ), 
    .C0(\Controller_inst.n1868[0] ), .B0(\Controller_inst.int_RHD2216_TX_DV ), 
    .A0(\rhd_state[1] ), .CE(n2154), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\rhd_state[0] ), .Q1(\rhd_state[1] ), .F0(\Controller_inst.n21130 ), 
    .F1(\Controller_inst.n15652 ));
  Controller_inst_SLICE_224 \Controller_inst.SLICE_224 ( 
    .DI1(\Controller_inst.n167_adj_2344[31] ), 
    .DI0(\Controller_inst.n167_adj_2344[0] ), .D1(\Controller_inst.n133[31] ), 
    .C1(\Controller_inst.n7847 ), .D0(\Controller_inst.n133[0] ), 
    .B0(\Controller_inst.n7847 ), .CE(n5), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[0] ), 
    .Q1(\Controller_inst.full_cycle_count[31] ), 
    .F0(\Controller_inst.n167_adj_2344[0] ), 
    .F1(\Controller_inst.n167_adj_2344[31] ));
  Controller_inst_SLICE_225 \Controller_inst.SLICE_225 ( 
    .DI1(\Controller_inst.n167_adj_2343[1] ), 
    .DI0(\Controller_inst.n167_adj_2343[0] ), 
    .D1(\Controller_inst.n133_adj_2342[1] ), .C1(n7791), 
    .D0(\Controller_inst.n133_adj_2342[0] ), .B0(n7791), .CE(n4), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[0] ), 
    .Q1(\Controller_inst.rhd_index[1] ), 
    .F0(\Controller_inst.n167_adj_2343[0] ), 
    .F1(\Controller_inst.n167_adj_2343[1] ));
  Controller_inst_SLICE_226 \Controller_inst.SLICE_226 ( 
    .DI1(\Controller_inst.n167[1] ), .DI0(\Controller_inst.n167[0] ), 
    .D1(\Controller_inst.n133_adj_2341[1] ), .C1(n1378), .D0(n1378), 
    .C0(\Controller_inst.n133_adj_2341[0] ), .CE(n4_adj_2347), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.stm32_counter[0] ), 
    .Q1(\Controller_inst.stm32_counter[1] ), .F0(\Controller_inst.n167[0] ), 
    .F1(\Controller_inst.n167[1] ));
  Controller_inst_SLICE_228 \Controller_inst.SLICE_228 ( 
    .DI1(\Controller_inst.temp_buffer[331].sig_075.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[332].sig_071.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[331] ), 
    .D0(\Controller_inst.temp_buffer[332] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[332] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[331] ), 
    .F0(\Controller_inst.temp_buffer[332].sig_071.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[331].sig_075.FeedThruLUT ));
  Controller_inst_SLICE_230 \Controller_inst.SLICE_230 ( 
    .DI1(\Controller_inst.temp_buffer[399].sig_079.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[400].sig_073.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[399] ), 
    .D0(\Controller_inst.temp_buffer[400] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[400] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[399] ), 
    .F0(\Controller_inst.temp_buffer[400].sig_073.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[399].sig_079.FeedThruLUT ));
  Controller_inst_SLICE_231 \Controller_inst.SLICE_231 ( 
    .DI1(\Controller_inst.temp_buffer[179].sig_086.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[180].sig_074.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[179] ), 
    .C0(\Controller_inst.temp_buffer[180] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[180] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[179] ), 
    .F0(\Controller_inst.temp_buffer[180].sig_074.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[179].sig_086.FeedThruLUT ));
  Controller_inst_SLICE_233 \Controller_inst.SLICE_233 ( 
    .DI0(\Controller_inst.temp_buffer[330].sig_076.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[330] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[330] ), 
    .F0(\Controller_inst.temp_buffer[330].sig_076.FeedThruLUT ));
  Controller_inst_SLICE_234 \Controller_inst.SLICE_234 ( 
    .DI1(\Controller_inst.temp_buffer[328].sig_078.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[329].sig_077.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[328] ), 
    .D0(\Controller_inst.temp_buffer[329] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[329] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[328] ), 
    .F0(\Controller_inst.temp_buffer[329].sig_077.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[328].sig_078.FeedThruLUT ));
  Controller_inst_SLICE_237 \Controller_inst.SLICE_237 ( 
    .DI1(\Controller_inst.temp_buffer[397].sig_084.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[398].sig_080.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[397] ), 
    .D0(\Controller_inst.temp_buffer[398] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[398] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[397] ), 
    .F0(\Controller_inst.temp_buffer[398].sig_080.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[397].sig_084.FeedThruLUT ));
  Controller_inst_SLICE_238 \Controller_inst.SLICE_238 ( 
    .DI1(\Controller_inst.temp_buffer[326].sig_082.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[327].sig_081.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[326] ), 
    .D0(\Controller_inst.temp_buffer[327] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[327] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[326] ), 
    .F0(\Controller_inst.temp_buffer[327].sig_081.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[326].sig_082.FeedThruLUT ));
  Controller_inst_SLICE_240 \Controller_inst.SLICE_240 ( 
    .DI0(\Controller_inst.temp_buffer[325].sig_083.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[325] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[325] ), 
    .F0(\Controller_inst.temp_buffer[325].sig_083.FeedThruLUT ));
  Controller_inst_SLICE_242 \Controller_inst.SLICE_242 ( 
    .DI1(\Controller_inst.temp_buffer[395].sig_091.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[396].sig_085.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[395] ), 
    .C0(\Controller_inst.temp_buffer[396] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[396] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[395] ), 
    .F0(\Controller_inst.temp_buffer[396].sig_085.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[395].sig_091.FeedThruLUT ));
  Controller_inst_SLICE_245 \Controller_inst.SLICE_245 ( 
    .DI1(\Controller_inst.temp_buffer[322].sig_089.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[323].sig_088.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[322] ), 
    .D0(\Controller_inst.temp_buffer[323] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[323] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[322] ), 
    .F0(\Controller_inst.temp_buffer[323].sig_088.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[322].sig_089.FeedThruLUT ));
  Controller_inst_SLICE_247 \Controller_inst.SLICE_247 ( 
    .DI1(\Controller_inst.temp_buffer[320].sig_098.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[321].sig_090.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[320] ), 
    .C0(\Controller_inst.temp_buffer[321] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[321] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[320] ), 
    .F0(\Controller_inst.temp_buffer[321].sig_090.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[320].sig_098.FeedThruLUT ));
  Controller_inst_SLICE_249 \Controller_inst.SLICE_249 ( 
    .DI1(\Controller_inst.temp_buffer[393].sig_102.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[394].sig_092.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[393] ), 
    .D0(\Controller_inst.temp_buffer[394] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[394] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[393] ), 
    .F0(\Controller_inst.temp_buffer[394].sig_092.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[393].sig_102.FeedThruLUT ));
  Controller_inst_SLICE_250 \Controller_inst.SLICE_250 ( 
    .DI1(\Controller_inst.temp_buffer[177].sig_094.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[178].sig_093.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[177] ), 
    .D0(\Controller_inst.temp_buffer[178] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[178] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[177] ), 
    .F0(\Controller_inst.temp_buffer[178].sig_093.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[177].sig_094.FeedThruLUT ));
  Controller_inst_SLICE_252 \Controller_inst.SLICE_252 ( 
    .DI0(\Controller_inst.temp_buffer[176].sig_095.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[176] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[176] ), 
    .F0(\Controller_inst.temp_buffer[176].sig_095.FeedThruLUT ));
  Controller_inst_SLICE_253 \Controller_inst.SLICE_253 ( 
    .DI1(\Controller_inst.temp_buffer[174].sig_097.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[175].sig_096.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[174] ), 
    .D0(\Controller_inst.temp_buffer[175] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[175] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[174] ), 
    .F0(\Controller_inst.temp_buffer[175].sig_096.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[174].sig_097.FeedThruLUT ));
  Controller_inst_SLICE_256 \Controller_inst.SLICE_256 ( 
    .DI1(\Controller_inst.temp_buffer[318].sig_100.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[319].sig_099.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[318] ), 
    .D0(\Controller_inst.temp_buffer[319] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[319] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[318] ), 
    .F0(\Controller_inst.temp_buffer[319].sig_099.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[318].sig_100.FeedThruLUT ));
  Controller_inst_SLICE_258 \Controller_inst.SLICE_258 ( 
    .DI1(\Controller_inst.temp_buffer[316].sig_111.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[317].sig_101.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[316] ), 
    .D0(\Controller_inst.temp_buffer[317] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[317] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[316] ), 
    .F0(\Controller_inst.temp_buffer[317].sig_101.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[316].sig_111.FeedThruLUT ));
  Controller_inst_SLICE_260 \Controller_inst.SLICE_260 ( 
    .DI1(\Controller_inst.temp_buffer[391].sig_115.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[392].sig_103.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[391] ), 
    .D0(\Controller_inst.temp_buffer[392] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[392] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[391] ), 
    .F0(\Controller_inst.temp_buffer[392].sig_103.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[391].sig_115.FeedThruLUT ));
  Controller_inst_SLICE_261 \Controller_inst.SLICE_261 ( 
    .DI1(\Controller_inst.temp_buffer[510].sig_105.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[511].sig_104.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[510] ), 
    .D0(\Controller_inst.temp_buffer[511] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[511] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[510] ), 
    .F0(\Controller_inst.temp_buffer[511].sig_104.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[510].sig_105.FeedThruLUT ));
  Controller_inst_SLICE_263 \Controller_inst.SLICE_263 ( 
    .DI1(\Controller_inst.temp_buffer[172].sig_107.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[173].sig_106.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[172] ), 
    .D0(\Controller_inst.temp_buffer[173] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[173] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[172] ), 
    .F0(\Controller_inst.temp_buffer[173].sig_106.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[172].sig_107.FeedThruLUT ));
  Controller_inst_SLICE_265 \Controller_inst.SLICE_265 ( 
    .DI0(\Controller_inst.temp_buffer[171].sig_108.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[171] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[171] ), 
    .F0(\Controller_inst.temp_buffer[171].sig_108.FeedThruLUT ));
  Controller_inst_SLICE_266 \Controller_inst.SLICE_266 ( 
    .DI1(\Controller_inst.temp_buffer[169].sig_110.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[170].sig_109.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[169] ), 
    .D0(\Controller_inst.temp_buffer[170] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[170] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[169] ), 
    .F0(\Controller_inst.temp_buffer[170].sig_109.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[169].sig_110.FeedThruLUT ));
  Controller_inst_SLICE_269 \Controller_inst.SLICE_269 ( 
    .DI1(\Controller_inst.temp_buffer[314].sig_113.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[315].sig_112.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[314] ), 
    .D0(\Controller_inst.temp_buffer[315] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[315] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[314] ), 
    .F0(\Controller_inst.temp_buffer[315].sig_112.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[314].sig_113.FeedThruLUT ));
  Controller_inst_SLICE_271 \Controller_inst.SLICE_271 ( 
    .DI1(\Controller_inst.temp_buffer[312].sig_123.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[313].sig_114.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[312] ), 
    .D0(\Controller_inst.temp_buffer[313] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[313] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[312] ), 
    .F0(\Controller_inst.temp_buffer[313].sig_114.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[312].sig_123.FeedThruLUT ));
  Controller_inst_SLICE_273 \Controller_inst.SLICE_273 ( 
    .DI1(\Controller_inst.temp_buffer[389].sig_127.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[390].sig_116.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[389] ), 
    .D0(\Controller_inst.temp_buffer[390] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[390] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[389] ), 
    .F0(\Controller_inst.temp_buffer[390].sig_116.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[389].sig_127.FeedThruLUT ));
  Controller_inst_SLICE_274 \Controller_inst.SLICE_274 ( 
    .DI1(\Controller_inst.temp_buffer[508].sig_129.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[509].sig_117.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[508] ), 
    .D0(\Controller_inst.temp_buffer[509] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[509] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[508] ), 
    .F0(\Controller_inst.temp_buffer[509].sig_117.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[508].sig_129.FeedThruLUT ));
  Controller_inst_SLICE_275 \Controller_inst.SLICE_275 ( 
    .DI1(\Controller_inst.temp_buffer[167].sig_119.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[168].sig_118.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[167] ), 
    .D0(\Controller_inst.temp_buffer[168] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[168] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[167] ), 
    .F0(\Controller_inst.temp_buffer[168].sig_118.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[167].sig_119.FeedThruLUT ));
  Controller_inst_SLICE_277 \Controller_inst.SLICE_277 ( 
    .DI0(\Controller_inst.temp_buffer[166].sig_120.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[166] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[166] ), 
    .F0(\Controller_inst.temp_buffer[166].sig_120.FeedThruLUT ));
  Controller_inst_SLICE_278 \Controller_inst.SLICE_278 ( 
    .DI1(\Controller_inst.temp_buffer[164].sig_122.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[165].sig_121.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[164] ), 
    .D0(\Controller_inst.temp_buffer[165] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[165] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[164] ), 
    .F0(\Controller_inst.temp_buffer[165].sig_121.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[164].sig_122.FeedThruLUT ));
  Controller_inst_SLICE_281 \Controller_inst.SLICE_281 ( 
    .DI1(\Controller_inst.temp_buffer[310].sig_125.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[311].sig_124.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[310] ), 
    .D0(\Controller_inst.temp_buffer[311] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[311] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[310] ), 
    .F0(\Controller_inst.temp_buffer[311].sig_124.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[310].sig_125.FeedThruLUT ));
  Controller_inst_SLICE_283 \Controller_inst.SLICE_283 ( 
    .DI1(\Controller_inst.temp_buffer[308].sig_135.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[309].sig_126.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[308] ), 
    .D0(\Controller_inst.temp_buffer[309] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[309] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[308] ), 
    .F0(\Controller_inst.temp_buffer[309].sig_126.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[308].sig_135.FeedThruLUT ));
  Controller_inst_SLICE_285 \Controller_inst.SLICE_285 ( 
    .DI1(\Controller_inst.temp_buffer[387].sig_139.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[388].sig_128.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[387] ), 
    .D0(\Controller_inst.temp_buffer[388] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[388] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[387] ), 
    .F0(\Controller_inst.temp_buffer[388].sig_128.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[387].sig_139.FeedThruLUT ));
  Controller_inst_SLICE_287 \Controller_inst.SLICE_287 ( 
    .DI1(\Controller_inst.temp_buffer[162].sig_131.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[163].sig_130.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[162] ), 
    .D0(\Controller_inst.temp_buffer[163] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[163] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[162] ), 
    .F0(\Controller_inst.temp_buffer[163].sig_130.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[162].sig_131.FeedThruLUT ));
  Controller_inst_SLICE_289 \Controller_inst.SLICE_289 ( 
    .DI0(\Controller_inst.temp_buffer[161].sig_132.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[161] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[161] ), 
    .F0(\Controller_inst.temp_buffer[161].sig_132.FeedThruLUT ));
  Controller_inst_SLICE_290 \Controller_inst.SLICE_290 ( 
    .DI1(\Controller_inst.temp_buffer[159].sig_134.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[160].sig_133.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[159] ), 
    .D0(\Controller_inst.temp_buffer[160] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[160] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[159] ), 
    .F0(\Controller_inst.temp_buffer[160].sig_133.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[159].sig_134.FeedThruLUT ));
  Controller_inst_SLICE_293 \Controller_inst.SLICE_293 ( 
    .DI1(\Controller_inst.temp_buffer[306].sig_137.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[307].sig_136.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[306] ), 
    .D0(\Controller_inst.temp_buffer[307] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[307] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[306] ), 
    .F0(\Controller_inst.temp_buffer[307].sig_136.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[306].sig_137.FeedThruLUT ));
  Controller_inst_SLICE_295 \Controller_inst.SLICE_295 ( 
    .DI1(\Controller_inst.temp_buffer[304].sig_147.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[305].sig_138.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[304] ), 
    .D0(\Controller_inst.temp_buffer[305] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[305] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[304] ), 
    .F0(\Controller_inst.temp_buffer[305].sig_138.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[304].sig_147.FeedThruLUT ));
  Controller_inst_SLICE_297 \Controller_inst.SLICE_297 ( 
    .DI1(\Controller_inst.temp_buffer[385].sig_151.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[386].sig_140.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[385] ), 
    .D0(\Controller_inst.temp_buffer[386] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[386] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[385] ), 
    .F0(\Controller_inst.temp_buffer[386].sig_140.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[385].sig_151.FeedThruLUT ));
  Controller_inst_SLICE_298 \Controller_inst.SLICE_298 ( 
    .DI1(\Controller_inst.temp_buffer[506].sig_153.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[507].sig_141.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[506] ), 
    .D0(\Controller_inst.temp_buffer[507] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[507] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[506] ), 
    .F0(\Controller_inst.temp_buffer[507].sig_141.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[506].sig_153.FeedThruLUT ));
  Controller_inst_SLICE_299 \Controller_inst.SLICE_299 ( 
    .DI1(\Controller_inst.temp_buffer[157].sig_143.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[158].sig_142.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[157] ), 
    .D0(\Controller_inst.temp_buffer[158] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[158] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[157] ), 
    .F0(\Controller_inst.temp_buffer[158].sig_142.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[157].sig_143.FeedThruLUT ));
  Controller_inst_SLICE_301 \Controller_inst.SLICE_301 ( 
    .DI0(\Controller_inst.temp_buffer[156].sig_144.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[156] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[156] ), 
    .F0(\Controller_inst.temp_buffer[156].sig_144.FeedThruLUT ));
  Controller_inst_SLICE_302 \Controller_inst.SLICE_302 ( 
    .DI1(\Controller_inst.temp_buffer[154].sig_146.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[155].sig_145.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[154] ), 
    .D0(\Controller_inst.temp_buffer[155] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[155] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[154] ), 
    .F0(\Controller_inst.temp_buffer[155].sig_145.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[154].sig_146.FeedThruLUT ));
  Controller_inst_SLICE_305 \Controller_inst.SLICE_305 ( 
    .DI1(\Controller_inst.temp_buffer[302].sig_149.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[303].sig_148.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[302] ), 
    .D0(\Controller_inst.temp_buffer[303] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[303] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[302] ), 
    .F0(\Controller_inst.temp_buffer[303].sig_148.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[302].sig_149.FeedThruLUT ));
  Controller_inst_SLICE_307 \Controller_inst.SLICE_307 ( 
    .DI1(\Controller_inst.temp_buffer[300].sig_159.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[301].sig_150.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[300] ), 
    .D0(\Controller_inst.temp_buffer[301] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[301] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[300] ), 
    .F0(\Controller_inst.temp_buffer[301].sig_150.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[300].sig_159.FeedThruLUT ));
  Controller_inst_SLICE_309 \Controller_inst.SLICE_309 ( 
    .DI1(\Controller_inst.temp_buffer[383].sig_163.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[384].sig_152.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[383] ), 
    .D0(\Controller_inst.temp_buffer[384] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[384] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[383] ), 
    .F0(\Controller_inst.temp_buffer[384].sig_152.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[383].sig_163.FeedThruLUT ));
  Controller_inst_SLICE_311 \Controller_inst.SLICE_311 ( 
    .DI1(\Controller_inst.temp_buffer[152].sig_155.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[153].sig_154.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[152] ), 
    .D0(\Controller_inst.temp_buffer[153] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[153] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[152] ), 
    .F0(\Controller_inst.temp_buffer[153].sig_154.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[152].sig_155.FeedThruLUT ));
  Controller_inst_SLICE_313 \Controller_inst.SLICE_313 ( 
    .DI0(\Controller_inst.temp_buffer[151].sig_156.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[151] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[151] ), 
    .F0(\Controller_inst.temp_buffer[151].sig_156.FeedThruLUT ));
  Controller_inst_SLICE_314 \Controller_inst.SLICE_314 ( 
    .DI1(\Controller_inst.temp_buffer[149].sig_158.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[150].sig_157.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[149] ), 
    .D0(\Controller_inst.temp_buffer[150] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[150] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[149] ), 
    .F0(\Controller_inst.temp_buffer[150].sig_157.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[149].sig_158.FeedThruLUT ));
  Controller_inst_SLICE_317 \Controller_inst.SLICE_317 ( 
    .DI1(\Controller_inst.temp_buffer[298].sig_161.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[299].sig_160.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[298] ), 
    .C0(\Controller_inst.temp_buffer[299] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[299] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[298] ), 
    .F0(\Controller_inst.temp_buffer[299].sig_160.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[298].sig_161.FeedThruLUT ));
  Controller_inst_SLICE_319 \Controller_inst.SLICE_319 ( 
    .DI1(\Controller_inst.temp_buffer[296].sig_171.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[297].sig_162.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[296] ), 
    .D0(\Controller_inst.temp_buffer[297] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[297] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[296] ), 
    .F0(\Controller_inst.temp_buffer[297].sig_162.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[296].sig_171.FeedThruLUT ));
  Controller_inst_SLICE_321 \Controller_inst.SLICE_321 ( 
    .DI1(\Controller_inst.temp_buffer[381].sig_175.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[382].sig_164.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[381] ), 
    .C0(\Controller_inst.temp_buffer[382] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[382] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[381] ), 
    .F0(\Controller_inst.temp_buffer[382].sig_164.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[381].sig_175.FeedThruLUT ));
  Controller_inst_SLICE_322 \Controller_inst.SLICE_322 ( 
    .DI1(\Controller_inst.temp_buffer[504].sig_177.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[505].sig_165.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[504] ), 
    .D0(\Controller_inst.temp_buffer[505] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[505] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[504] ), 
    .F0(\Controller_inst.temp_buffer[505].sig_165.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[504].sig_177.FeedThruLUT ));
  Controller_inst_SLICE_323 \Controller_inst.SLICE_323 ( 
    .DI1(\Controller_inst.temp_buffer[147].sig_167.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[148].sig_166.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[147] ), 
    .D0(\Controller_inst.temp_buffer[148] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[148] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[147] ), 
    .F0(\Controller_inst.temp_buffer[148].sig_166.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[147].sig_167.FeedThruLUT ));
  Controller_inst_SLICE_325 \Controller_inst.SLICE_325 ( 
    .DI0(\Controller_inst.temp_buffer[146].sig_168.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[146] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[146] ), 
    .F0(\Controller_inst.temp_buffer[146].sig_168.FeedThruLUT ));
  Controller_inst_SLICE_326 \Controller_inst.SLICE_326 ( 
    .DI1(\Controller_inst.temp_buffer[144].sig_170.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[145].sig_169.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[144] ), 
    .D0(\Controller_inst.temp_buffer[145] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[145] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[144] ), 
    .F0(\Controller_inst.temp_buffer[145].sig_169.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[144].sig_170.FeedThruLUT ));
  Controller_inst_SLICE_329 \Controller_inst.SLICE_329 ( 
    .DI1(\Controller_inst.temp_buffer[294].sig_173.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[295].sig_172.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[294] ), 
    .D0(\Controller_inst.temp_buffer[295] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[295] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[294] ), 
    .F0(\Controller_inst.temp_buffer[295].sig_172.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[294].sig_173.FeedThruLUT ));
  Controller_inst_SLICE_331 \Controller_inst.SLICE_331 ( 
    .DI1(\Controller_inst.temp_buffer[292].sig_183.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[293].sig_174.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[292] ), 
    .D0(\Controller_inst.temp_buffer[293] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[293] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[292] ), 
    .F0(\Controller_inst.temp_buffer[293].sig_174.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[292].sig_183.FeedThruLUT ));
  Controller_inst_SLICE_333 \Controller_inst.SLICE_333 ( 
    .DI1(\Controller_inst.temp_buffer[379].sig_187.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[380].sig_176.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[379] ), 
    .D0(\Controller_inst.temp_buffer[380] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[380] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[379] ), 
    .F0(\Controller_inst.temp_buffer[380].sig_176.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[379].sig_187.FeedThruLUT ));
  Controller_inst_SLICE_335 \Controller_inst.SLICE_335 ( 
    .DI1(\Controller_inst.temp_buffer[142].sig_179.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[143].sig_178.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[142] ), 
    .D0(\Controller_inst.temp_buffer[143] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[143] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[142] ), 
    .F0(\Controller_inst.temp_buffer[143].sig_178.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[142].sig_179.FeedThruLUT ));
  Controller_inst_SLICE_337 \Controller_inst.SLICE_337 ( 
    .DI1(\Controller_inst.temp_buffer[140].sig_181.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[141].sig_180.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[140] ), 
    .D0(\Controller_inst.temp_buffer[141] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[141] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[140] ), 
    .F0(\Controller_inst.temp_buffer[141].sig_180.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[140].sig_181.FeedThruLUT ));
  Controller_inst_SLICE_339 \Controller_inst.SLICE_339 ( 
    .DI1(\Controller_inst.temp_buffer[138].sig_190.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[139].sig_182.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[138] ), 
    .D0(\Controller_inst.temp_buffer[139] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[139] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[138] ), 
    .F0(\Controller_inst.temp_buffer[139].sig_182.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[138].sig_190.FeedThruLUT ));
  Controller_inst_SLICE_341 \Controller_inst.SLICE_341 ( 
    .DI1(\Controller_inst.temp_buffer[290].sig_185.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[291].sig_184.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[290] ), 
    .D0(\Controller_inst.temp_buffer[291] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[291] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[290] ), 
    .F0(\Controller_inst.temp_buffer[291].sig_184.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[290].sig_185.FeedThruLUT ));
  Controller_inst_SLICE_343 \Controller_inst.SLICE_343 ( 
    .DI1(\Controller_inst.temp_buffer[288].sig_195.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[289].sig_186.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[288] ), 
    .D0(\Controller_inst.temp_buffer[289] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[289] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[288] ), 
    .F0(\Controller_inst.temp_buffer[289].sig_186.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[288].sig_195.FeedThruLUT ));
  Controller_inst_SLICE_345 \Controller_inst.SLICE_345 ( 
    .DI1(\Controller_inst.temp_buffer[377].sig_199.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[378].sig_188.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[377] ), 
    .D0(\Controller_inst.temp_buffer[378] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[378] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[377] ), 
    .F0(\Controller_inst.temp_buffer[378].sig_188.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[377].sig_199.FeedThruLUT ));
  Controller_inst_SLICE_346 \Controller_inst.SLICE_346 ( 
    .DI1(\Controller_inst.temp_buffer[502].sig_201.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[503].sig_189.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[502] ), 
    .D0(\Controller_inst.temp_buffer[503] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[503] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[502] ), 
    .F0(\Controller_inst.temp_buffer[503].sig_189.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[502].sig_201.FeedThruLUT ));
  Controller_inst_SLICE_348 \Controller_inst.SLICE_348 ( 
    .DI0(\Controller_inst.temp_buffer[137].sig_191.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[137] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[137] ), 
    .F0(\Controller_inst.temp_buffer[137].sig_191.FeedThruLUT ));
  Controller_inst_SLICE_349 \Controller_inst.SLICE_349 ( 
    .DI1(\Controller_inst.temp_buffer[135].sig_193.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[136].sig_192.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[135] ), 
    .D0(\Controller_inst.temp_buffer[136] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[136] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[135] ), 
    .F0(\Controller_inst.temp_buffer[136].sig_192.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[135].sig_193.FeedThruLUT ));
  Controller_inst_SLICE_351 \Controller_inst.SLICE_351 ( 
    .DI1(\Controller_inst.temp_buffer[133].sig_202.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[134].sig_194.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[133] ), 
    .D0(\Controller_inst.temp_buffer[134] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[134] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[133] ), 
    .F0(\Controller_inst.temp_buffer[134].sig_194.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[133].sig_202.FeedThruLUT ));
  Controller_inst_SLICE_353 \Controller_inst.SLICE_353 ( 
    .DI1(\Controller_inst.temp_buffer[286].sig_197.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[287].sig_196.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[286] ), 
    .D0(\Controller_inst.temp_buffer[287] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[287] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[286] ), 
    .F0(\Controller_inst.temp_buffer[287].sig_196.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[286].sig_197.FeedThruLUT ));
  Controller_inst_SLICE_355 \Controller_inst.SLICE_355 ( 
    .DI1(\Controller_inst.temp_buffer[284].sig_207.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[285].sig_198.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[284] ), 
    .D0(\Controller_inst.temp_buffer[285] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[285] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[284] ), 
    .F0(\Controller_inst.temp_buffer[285].sig_198.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[284].sig_207.FeedThruLUT ));
  Controller_inst_SLICE_357 \Controller_inst.SLICE_357 ( 
    .DI1(\Controller_inst.temp_buffer[375].sig_211.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[376].sig_200.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[375] ), 
    .D0(\Controller_inst.temp_buffer[376] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[376] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[375] ), 
    .F0(\Controller_inst.temp_buffer[376].sig_200.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[375].sig_211.FeedThruLUT ));
  Controller_inst_SLICE_360 \Controller_inst.SLICE_360 ( 
    .DI0(\Controller_inst.temp_buffer[132].sig_203.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[132] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[132] ), 
    .F0(\Controller_inst.temp_buffer[132].sig_203.FeedThruLUT ));
  Controller_inst_SLICE_361 \Controller_inst.SLICE_361 ( 
    .DI1(\Controller_inst.temp_buffer[130].sig_205.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[131].sig_204.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[130] ), 
    .D0(\Controller_inst.temp_buffer[131] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[131] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[130] ), 
    .F0(\Controller_inst.temp_buffer[131].sig_204.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[130].sig_205.FeedThruLUT ));
  Controller_inst_SLICE_363 \Controller_inst.SLICE_363 ( 
    .DI1(\Controller_inst.temp_buffer[128].sig_214.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[129].sig_206.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[128] ), 
    .D0(\Controller_inst.temp_buffer[129] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[129] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[128] ), 
    .F0(\Controller_inst.temp_buffer[129].sig_206.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[128].sig_214.FeedThruLUT ));
  Controller_inst_SLICE_365 \Controller_inst.SLICE_365 ( 
    .DI1(\Controller_inst.temp_buffer[282].sig_209.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[283].sig_208.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[282] ), 
    .D0(\Controller_inst.temp_buffer[283] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[283] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[282] ), 
    .F0(\Controller_inst.temp_buffer[283].sig_208.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[282].sig_209.FeedThruLUT ));
  Controller_inst_SLICE_367 \Controller_inst.SLICE_367 ( 
    .DI1(\Controller_inst.temp_buffer[280].sig_219.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[281].sig_210.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[280] ), 
    .D0(\Controller_inst.temp_buffer[281] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[281] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[280] ), 
    .F0(\Controller_inst.temp_buffer[281].sig_210.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[280].sig_219.FeedThruLUT ));
  Controller_inst_SLICE_369 \Controller_inst.SLICE_369 ( 
    .DI1(\Controller_inst.temp_buffer[373].sig_223.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[374].sig_212.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[373] ), 
    .D0(\Controller_inst.temp_buffer[374] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[374] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[373] ), 
    .F0(\Controller_inst.temp_buffer[374].sig_212.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[373].sig_223.FeedThruLUT ));
  Controller_inst_SLICE_370 \Controller_inst.SLICE_370 ( 
    .DI1(\Controller_inst.temp_buffer[500].sig_225.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[501].sig_213.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[500] ), 
    .D0(\Controller_inst.temp_buffer[501] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[501] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[500] ), 
    .F0(\Controller_inst.temp_buffer[501].sig_213.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[500].sig_225.FeedThruLUT ));
  Controller_inst_SLICE_372 \Controller_inst.SLICE_372 ( 
    .DI0(\Controller_inst.temp_buffer[127].sig_215.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[127] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[127] ), 
    .F0(\Controller_inst.temp_buffer[127].sig_215.FeedThruLUT ));
  Controller_inst_SLICE_373 \Controller_inst.SLICE_373 ( 
    .DI0(\Controller_inst.temp_buffer[126].sig_216.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[126] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[126] ), 
    .F0(\Controller_inst.temp_buffer[126].sig_216.FeedThruLUT ));
  Controller_inst_SLICE_374 \Controller_inst.SLICE_374 ( 
    .DI1(\Controller_inst.temp_buffer[124].sig_218.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[125].sig_217.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[124] ), 
    .D0(\Controller_inst.temp_buffer[125] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[125] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[124] ), 
    .F0(\Controller_inst.temp_buffer[125].sig_217.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[124].sig_218.FeedThruLUT ));
  Controller_inst_SLICE_377 \Controller_inst.SLICE_377 ( 
    .DI1(\Controller_inst.temp_buffer[278].sig_221.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[279].sig_220.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[278] ), 
    .D0(\Controller_inst.temp_buffer[279] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[279] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[278] ), 
    .F0(\Controller_inst.temp_buffer[279].sig_220.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[278].sig_221.FeedThruLUT ));
  Controller_inst_SLICE_379 \Controller_inst.SLICE_379 ( 
    .DI1(\Controller_inst.temp_buffer[276].sig_232.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[277].sig_222.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[276] ), 
    .D0(\Controller_inst.temp_buffer[277] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[277] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[276] ), 
    .F0(\Controller_inst.temp_buffer[277].sig_222.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[276].sig_232.FeedThruLUT ));
  Controller_inst_SLICE_381 \Controller_inst.SLICE_381 ( 
    .DI1(\Controller_inst.temp_buffer[371].sig_236.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[372].sig_224.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[371] ), 
    .D0(\Controller_inst.temp_buffer[372] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[372] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[371] ), 
    .F0(\Controller_inst.temp_buffer[372].sig_224.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[371].sig_236.FeedThruLUT ));
  Controller_inst_SLICE_383 \Controller_inst.SLICE_383 ( 
    .DI1(\Controller_inst.temp_buffer[498].sig_238.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[499].sig_226.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[498] ), 
    .D0(\Controller_inst.temp_buffer[499] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[499] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[498] ), 
    .F0(\Controller_inst.temp_buffer[499].sig_226.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[498].sig_238.FeedThruLUT ));
  Controller_inst_SLICE_384 \Controller_inst.SLICE_384 ( 
    .DI1(\Controller_inst.temp_buffer[122].sig_228.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[123].sig_227.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[122] ), 
    .D0(\Controller_inst.temp_buffer[123] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[123] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[122] ), 
    .F0(\Controller_inst.temp_buffer[123].sig_227.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[122].sig_228.FeedThruLUT ));
  Controller_inst_SLICE_386 \Controller_inst.SLICE_386 ( 
    .DI1(\Controller_inst.temp_buffer[120].sig_230.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[121].sig_229.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[120] ), 
    .D0(\Controller_inst.temp_buffer[121] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[121] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[120] ), 
    .F0(\Controller_inst.temp_buffer[121].sig_229.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[120].sig_230.FeedThruLUT ));
  Controller_inst_SLICE_388 \Controller_inst.SLICE_388 ( 
    .DI1(\Controller_inst.temp_buffer[118].sig_239.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[119].sig_231.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[118] ), 
    .D0(\Controller_inst.temp_buffer[119] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[119] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[118] ), 
    .F0(\Controller_inst.temp_buffer[119].sig_231.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[118].sig_239.FeedThruLUT ));
  Controller_inst_SLICE_390 \Controller_inst.SLICE_390 ( 
    .DI1(\Controller_inst.temp_buffer[274].sig_234.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[275].sig_233.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[274] ), 
    .D0(\Controller_inst.temp_buffer[275] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[275] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[274] ), 
    .F0(\Controller_inst.temp_buffer[275].sig_233.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[274].sig_234.FeedThruLUT ));
  Controller_inst_SLICE_392 \Controller_inst.SLICE_392 ( 
    .DI1(\Controller_inst.temp_buffer[272].sig_244.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[273].sig_235.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[272] ), 
    .D0(\Controller_inst.temp_buffer[273] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[273] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[272] ), 
    .F0(\Controller_inst.temp_buffer[273].sig_235.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[272].sig_244.FeedThruLUT ));
  Controller_inst_SLICE_394 \Controller_inst.SLICE_394 ( 
    .DI1(\Controller_inst.temp_buffer[369].sig_248.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[370].sig_237.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[369] ), 
    .D0(\Controller_inst.temp_buffer[370] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[370] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[369] ), 
    .F0(\Controller_inst.temp_buffer[370].sig_237.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[369].sig_248.FeedThruLUT ));
  Controller_inst_SLICE_397 \Controller_inst.SLICE_397 ( 
    .DI0(\Controller_inst.temp_buffer[117].sig_240.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[117] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[117] ), 
    .F0(\Controller_inst.temp_buffer[117].sig_240.FeedThruLUT ));
  Controller_inst_SLICE_398 \Controller_inst.SLICE_398 ( 
    .DI1(\Controller_inst.temp_buffer[115].sig_242.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[116].sig_241.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[115] ), 
    .D0(\Controller_inst.temp_buffer[116] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[116] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[115] ), 
    .F0(\Controller_inst.temp_buffer[116].sig_241.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[115].sig_242.FeedThruLUT ));
  Controller_inst_SLICE_400 \Controller_inst.SLICE_400 ( 
    .DI1(\Controller_inst.temp_buffer[113].sig_251.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[114].sig_243.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[113] ), 
    .D0(\Controller_inst.temp_buffer[114] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[114] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[113] ), 
    .F0(\Controller_inst.temp_buffer[114].sig_243.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[113].sig_251.FeedThruLUT ));
  Controller_inst_SLICE_402 \Controller_inst.SLICE_402 ( 
    .DI1(\Controller_inst.temp_buffer[270].sig_246.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[271].sig_245.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[270] ), 
    .D0(\Controller_inst.temp_buffer[271] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[271] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[270] ), 
    .F0(\Controller_inst.temp_buffer[271].sig_245.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[270].sig_246.FeedThruLUT ));
  Controller_inst_SLICE_404 \Controller_inst.SLICE_404 ( 
    .DI1(\Controller_inst.temp_buffer[268].sig_256.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[269].sig_247.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[268] ), 
    .D0(\Controller_inst.temp_buffer[269] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[269] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[268] ), 
    .F0(\Controller_inst.temp_buffer[269].sig_247.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[268].sig_256.FeedThruLUT ));
  Controller_inst_SLICE_406 \Controller_inst.SLICE_406 ( 
    .DI1(\Controller_inst.temp_buffer[367].sig_260.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[368].sig_249.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[367] ), 
    .D0(\Controller_inst.temp_buffer[368] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[368] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[367] ), 
    .F0(\Controller_inst.temp_buffer[368].sig_249.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[367].sig_260.FeedThruLUT ));
  Controller_inst_SLICE_407 \Controller_inst.SLICE_407 ( 
    .DI1(\Controller_inst.temp_buffer[496].sig_262.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[497].sig_250.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[496] ), 
    .D0(\Controller_inst.temp_buffer[497] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[497] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[496] ), 
    .F0(\Controller_inst.temp_buffer[497].sig_250.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[496].sig_262.FeedThruLUT ));
  Controller_inst_SLICE_409 \Controller_inst.SLICE_409 ( 
    .DI0(\Controller_inst.temp_buffer[112].sig_252.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[112] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[112] ), 
    .F0(\Controller_inst.temp_buffer[112].sig_252.FeedThruLUT ));
  Controller_inst_SLICE_410 \Controller_inst.SLICE_410 ( 
    .DI1(\Controller_inst.temp_buffer[110].sig_254.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[111].sig_253.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[110] ), 
    .D0(\Controller_inst.temp_buffer[111] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[111] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[110] ), 
    .F0(\Controller_inst.temp_buffer[111].sig_253.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[110].sig_254.FeedThruLUT ));
  Controller_inst_SLICE_412 \Controller_inst.SLICE_412 ( 
    .DI1(\Controller_inst.temp_buffer[108].sig_263.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[109].sig_255.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[108] ), 
    .D0(\Controller_inst.temp_buffer[109] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[109] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[108] ), 
    .F0(\Controller_inst.temp_buffer[109].sig_255.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[108].sig_263.FeedThruLUT ));
  Controller_inst_SLICE_414 \Controller_inst.SLICE_414 ( 
    .DI1(\Controller_inst.temp_buffer[266].sig_258.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[267].sig_257.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[266] ), 
    .D0(\Controller_inst.temp_buffer[267] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[267] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[266] ), 
    .F0(\Controller_inst.temp_buffer[267].sig_257.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[266].sig_258.FeedThruLUT ));
  Controller_inst_SLICE_416 \Controller_inst.SLICE_416 ( 
    .DI1(\Controller_inst.temp_buffer[264].sig_268.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[265].sig_259.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[264] ), 
    .D0(\Controller_inst.temp_buffer[265] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[265] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[264] ), 
    .F0(\Controller_inst.temp_buffer[265].sig_259.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[264].sig_268.FeedThruLUT ));
  Controller_inst_SLICE_418 \Controller_inst.SLICE_418 ( 
    .DI1(\Controller_inst.temp_buffer[365].sig_272.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[366].sig_261.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[365] ), 
    .D0(\Controller_inst.temp_buffer[366] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[366] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[365] ), 
    .F0(\Controller_inst.temp_buffer[366].sig_261.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[365].sig_272.FeedThruLUT ));
  Controller_inst_SLICE_421 \Controller_inst.SLICE_421 ( 
    .DI0(\Controller_inst.temp_buffer[107].sig_264.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[107] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[107] ), 
    .F0(\Controller_inst.temp_buffer[107].sig_264.FeedThruLUT ));
  Controller_inst_SLICE_422 \Controller_inst.SLICE_422 ( 
    .DI1(\Controller_inst.temp_buffer[105].sig_266.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[106].sig_265.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[105] ), 
    .D0(\Controller_inst.temp_buffer[106] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[106] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[105] ), 
    .F0(\Controller_inst.temp_buffer[106].sig_265.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[105].sig_266.FeedThruLUT ));
  Controller_inst_SLICE_424 \Controller_inst.SLICE_424 ( 
    .DI1(\Controller_inst.temp_buffer[103].sig_275.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[104].sig_267.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[103] ), 
    .D0(\Controller_inst.temp_buffer[104] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[104] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[103] ), 
    .F0(\Controller_inst.temp_buffer[104].sig_267.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[103].sig_275.FeedThruLUT ));
  Controller_inst_SLICE_426 \Controller_inst.SLICE_426 ( 
    .DI1(\Controller_inst.temp_buffer[262].sig_270.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[263].sig_269.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[262] ), 
    .D0(\Controller_inst.temp_buffer[263] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[263] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[262] ), 
    .F0(\Controller_inst.temp_buffer[263].sig_269.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[262].sig_270.FeedThruLUT ));
  Controller_inst_SLICE_428 \Controller_inst.SLICE_428 ( 
    .DI1(\Controller_inst.temp_buffer[260].sig_280.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[261].sig_271.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[260] ), 
    .D0(\Controller_inst.temp_buffer[261] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[261] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[260] ), 
    .F0(\Controller_inst.temp_buffer[261].sig_271.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[260].sig_280.FeedThruLUT ));
  Controller_inst_SLICE_430 \Controller_inst.SLICE_430 ( 
    .DI1(\Controller_inst.temp_buffer[363].sig_284.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[364].sig_273.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[363] ), 
    .D0(\Controller_inst.temp_buffer[364] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[364] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[363] ), 
    .F0(\Controller_inst.temp_buffer[364].sig_273.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[363].sig_284.FeedThruLUT ));
  Controller_inst_SLICE_431 \Controller_inst.SLICE_431 ( 
    .DI1(\Controller_inst.temp_buffer[494].sig_286.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[495].sig_274.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[494] ), 
    .D0(\Controller_inst.temp_buffer[495] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[495] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[494] ), 
    .F0(\Controller_inst.temp_buffer[495].sig_274.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[494].sig_286.FeedThruLUT ));
  Controller_inst_SLICE_433 \Controller_inst.SLICE_433 ( 
    .DI0(\Controller_inst.temp_buffer[102].sig_276.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[102] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[102] ), 
    .F0(\Controller_inst.temp_buffer[102].sig_276.FeedThruLUT ));
  Controller_inst_SLICE_434 \Controller_inst.SLICE_434 ( 
    .DI0(\Controller_inst.temp_buffer[101].sig_277.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[101] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[101] ), 
    .F0(\Controller_inst.temp_buffer[101].sig_277.FeedThruLUT ));
  Controller_inst_SLICE_435 \Controller_inst.SLICE_435 ( 
    .DI1(\Controller_inst.temp_buffer[99].sig_279.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[100].sig_278.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[99] ), 
    .D0(\Controller_inst.temp_buffer[100] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[100] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[99] ), 
    .F0(\Controller_inst.temp_buffer[100].sig_278.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[99].sig_279.FeedThruLUT ));
  Controller_inst_SLICE_438 \Controller_inst.SLICE_438 ( 
    .DI1(\Controller_inst.temp_buffer[258].sig_282.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[259].sig_281.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[258] ), 
    .D0(\Controller_inst.temp_buffer[259] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[259] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[258] ), 
    .F0(\Controller_inst.temp_buffer[259].sig_281.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[258].sig_282.FeedThruLUT ));
  Controller_inst_SLICE_440 \Controller_inst.SLICE_440 ( 
    .DI1(\Controller_inst.temp_buffer[256].sig_293.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[257].sig_283.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[256] ), 
    .D0(\Controller_inst.temp_buffer[257] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[257] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[256] ), 
    .F0(\Controller_inst.temp_buffer[257].sig_283.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[256].sig_293.FeedThruLUT ));
  Controller_inst_SLICE_442 \Controller_inst.SLICE_442 ( 
    .DI1(\Controller_inst.temp_buffer[361].sig_297.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[362].sig_285.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[361] ), 
    .D0(\Controller_inst.temp_buffer[362] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[362] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[361] ), 
    .F0(\Controller_inst.temp_buffer[362].sig_285.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[361].sig_297.FeedThruLUT ));
  Controller_inst_SLICE_444 \Controller_inst.SLICE_444 ( 
    .DI1(\Controller_inst.temp_buffer[492].sig_299.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[493].sig_287.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[492] ), 
    .D0(\Controller_inst.temp_buffer[493] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[493] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[492] ), 
    .F0(\Controller_inst.temp_buffer[493].sig_287.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[492].sig_299.FeedThruLUT ));
  Controller_inst_SLICE_445 \Controller_inst.SLICE_445 ( 
    .DI1(\Controller_inst.temp_buffer[97].sig_289.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[98].sig_288.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[97] ), 
    .D0(\Controller_inst.temp_buffer[98] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[98] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[97] ), 
    .F0(\Controller_inst.temp_buffer[98].sig_288.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[97].sig_289.FeedThruLUT ));
  Controller_inst_SLICE_447 \Controller_inst.SLICE_447 ( 
    .DI1(\Controller_inst.temp_buffer[95].sig_291.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[96].sig_290.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[95] ), 
    .D0(\Controller_inst.temp_buffer[96] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[96] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[95] ), 
    .F0(\Controller_inst.temp_buffer[96].sig_290.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[95].sig_291.FeedThruLUT ));
  Controller_inst_SLICE_449 \Controller_inst.SLICE_449 ( 
    .DI1(\Controller_inst.temp_buffer[93].sig_300.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[94].sig_292.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[93] ), 
    .D0(\Controller_inst.temp_buffer[94] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[94] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[93] ), 
    .F0(\Controller_inst.temp_buffer[94].sig_292.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[93].sig_300.FeedThruLUT ));
  Controller_inst_SLICE_451 \Controller_inst.SLICE_451 ( 
    .DI1(\Controller_inst.temp_buffer[254].sig_295.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[255].sig_294.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[254] ), 
    .D0(\Controller_inst.temp_buffer[255] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[255] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[254] ), 
    .F0(\Controller_inst.temp_buffer[255].sig_294.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[254].sig_295.FeedThruLUT ));
  Controller_inst_SLICE_453 \Controller_inst.SLICE_453 ( 
    .DI1(\Controller_inst.temp_buffer[252].sig_305.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[253].sig_296.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[252] ), 
    .D0(\Controller_inst.temp_buffer[253] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[253] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[252] ), 
    .F0(\Controller_inst.temp_buffer[253].sig_296.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[252].sig_305.FeedThruLUT ));
  Controller_inst_SLICE_455 \Controller_inst.SLICE_455 ( 
    .DI1(\Controller_inst.temp_buffer[359].sig_309.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[360].sig_298.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[359] ), 
    .D0(\Controller_inst.temp_buffer[360] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[360] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[359] ), 
    .F0(\Controller_inst.temp_buffer[360].sig_298.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[359].sig_309.FeedThruLUT ));
  Controller_inst_SLICE_458 \Controller_inst.SLICE_458 ( 
    .DI0(\Controller_inst.temp_buffer[92].sig_301.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[92] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[92] ), 
    .F0(\Controller_inst.temp_buffer[92].sig_301.FeedThruLUT ));
  Controller_inst_SLICE_459 \Controller_inst.SLICE_459 ( 
    .DI1(\Controller_inst.temp_buffer[90].sig_303.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[91].sig_302.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[90] ), 
    .D0(\Controller_inst.temp_buffer[91] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[91] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[90] ), 
    .F0(\Controller_inst.temp_buffer[91].sig_302.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[90].sig_303.FeedThruLUT ));
  Controller_inst_SLICE_461 \Controller_inst.SLICE_461 ( 
    .DI1(\Controller_inst.temp_buffer[88].sig_318.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[89].sig_304.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[88] ), 
    .D0(\Controller_inst.temp_buffer[89] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[89] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[88] ), 
    .F0(\Controller_inst.temp_buffer[89].sig_304.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[88].sig_318.FeedThruLUT ));
  Controller_inst_SLICE_463 \Controller_inst.SLICE_463 ( 
    .DI1(\Controller_inst.temp_buffer[250].sig_307.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[251].sig_306.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[250] ), 
    .D0(\Controller_inst.temp_buffer[251] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[251] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[250] ), 
    .F0(\Controller_inst.temp_buffer[251].sig_306.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[250].sig_307.FeedThruLUT ));
  Controller_inst_SLICE_465 \Controller_inst.SLICE_465 ( 
    .DI1(\Controller_inst.temp_buffer[248].sig_312.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[249].sig_308.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[248] ), 
    .D0(\Controller_inst.temp_buffer[249] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[249] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[248] ), 
    .F0(\Controller_inst.temp_buffer[249].sig_308.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[248].sig_312.FeedThruLUT ));
  Controller_inst_SLICE_467 \Controller_inst.SLICE_467 ( 
    .DI1(\Controller_inst.temp_buffer[357].sig_315.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[358].sig_310.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[357] ), 
    .D0(\Controller_inst.temp_buffer[358] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[358] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[357] ), 
    .F0(\Controller_inst.temp_buffer[358].sig_310.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[357].sig_315.FeedThruLUT ));
  Controller_inst_SLICE_468 \Controller_inst.SLICE_468 ( 
    .DI1(\Controller_inst.temp_buffer[490].sig_317.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[491].sig_311.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[490] ), 
    .D0(\Controller_inst.temp_buffer[491] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[491] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[490] ), 
    .F0(\Controller_inst.temp_buffer[491].sig_311.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[490].sig_317.FeedThruLUT ));
  Controller_inst_SLICE_470 \Controller_inst.SLICE_470 ( 
    .DI0(\Controller_inst.temp_buffer[247].sig_313.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[247] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[247] ), 
    .F0(\Controller_inst.temp_buffer[247].sig_313.FeedThruLUT ));
  Controller_inst_SLICE_471 \Controller_inst.SLICE_471 ( 
    .DI1(\Controller_inst.temp_buffer[245].sig_323.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[246].sig_314.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[245] ), 
    .D0(\Controller_inst.temp_buffer[246] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[246] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[245] ), 
    .F0(\Controller_inst.temp_buffer[246].sig_314.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[245].sig_323.FeedThruLUT ));
  Controller_inst_SLICE_473 \Controller_inst.SLICE_473 ( 
    .DI1(\Controller_inst.temp_buffer[355].sig_327.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[356].sig_316.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[355] ), 
    .D0(\Controller_inst.temp_buffer[356] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[356] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[355] ), 
    .F0(\Controller_inst.temp_buffer[356].sig_316.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[355].sig_327.FeedThruLUT ));
  Controller_inst_SLICE_476 \Controller_inst.SLICE_476 ( 
    .DI0(\Controller_inst.temp_buffer[87].sig_319.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[87] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[87] ), 
    .F0(\Controller_inst.temp_buffer[87].sig_319.FeedThruLUT ));
  Controller_inst_SLICE_477 \Controller_inst.SLICE_477 ( 
    .DI1(\Controller_inst.temp_buffer[85].sig_321.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[86].sig_320.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[85] ), 
    .D0(\Controller_inst.temp_buffer[86] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[86] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[85] ), 
    .F0(\Controller_inst.temp_buffer[86].sig_320.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[85].sig_321.FeedThruLUT ));
  Controller_inst_SLICE_479 \Controller_inst.SLICE_479 ( 
    .DI1(\Controller_inst.temp_buffer[83].sig_330.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[84].sig_322.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[83] ), 
    .D0(\Controller_inst.temp_buffer[84] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[84] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[83] ), 
    .F0(\Controller_inst.temp_buffer[84].sig_322.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[83].sig_330.FeedThruLUT ));
  Controller_inst_SLICE_481 \Controller_inst.SLICE_481 ( 
    .DI1(\Controller_inst.temp_buffer[243].sig_325.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[244].sig_324.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[243] ), 
    .D0(\Controller_inst.temp_buffer[244] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[244] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[243] ), 
    .F0(\Controller_inst.temp_buffer[244].sig_324.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[243].sig_325.FeedThruLUT ));
  Controller_inst_SLICE_483 \Controller_inst.SLICE_483 ( 
    .DI1(\Controller_inst.temp_buffer[241].sig_335.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[242].sig_326.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[241] ), 
    .D0(\Controller_inst.temp_buffer[242] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[242] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[241] ), 
    .F0(\Controller_inst.temp_buffer[242].sig_326.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[241].sig_335.FeedThruLUT ));
  Controller_inst_SLICE_485 \Controller_inst.SLICE_485 ( 
    .DI1(\Controller_inst.temp_buffer[353].sig_339.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[354].sig_328.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[353] ), 
    .D0(\Controller_inst.temp_buffer[354] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[354] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[353] ), 
    .F0(\Controller_inst.temp_buffer[354].sig_328.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[353].sig_339.FeedThruLUT ));
  Controller_inst_SLICE_486 \Controller_inst.SLICE_486 ( 
    .DI1(\Controller_inst.temp_buffer[488].sig_341.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[489].sig_329.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[488] ), 
    .D0(\Controller_inst.temp_buffer[489] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[489] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[488] ), 
    .F0(\Controller_inst.temp_buffer[489].sig_329.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[488].sig_341.FeedThruLUT ));
  Controller_inst_SLICE_488 \Controller_inst.SLICE_488 ( 
    .DI0(\Controller_inst.temp_buffer[82].sig_331.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[82] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[82] ), 
    .F0(\Controller_inst.temp_buffer[82].sig_331.FeedThruLUT ));
  Controller_inst_SLICE_489 \Controller_inst.SLICE_489 ( 
    .DI0(\Controller_inst.temp_buffer[81].sig_332.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[81] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[81] ), 
    .F0(\Controller_inst.temp_buffer[81].sig_332.FeedThruLUT ));
  Controller_inst_SLICE_490 \Controller_inst.SLICE_490 ( 
    .DI1(\Controller_inst.temp_buffer[79].sig_334.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[80].sig_333.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[79] ), 
    .D0(\Controller_inst.temp_buffer[80] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[80] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[79] ), 
    .F0(\Controller_inst.temp_buffer[80].sig_333.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[79].sig_334.FeedThruLUT ));
  Controller_inst_SLICE_493 \Controller_inst.SLICE_493 ( 
    .DI1(\Controller_inst.temp_buffer[239].sig_337.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[240].sig_336.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[239] ), 
    .C0(\Controller_inst.temp_buffer[240] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[240] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[239] ), 
    .F0(\Controller_inst.temp_buffer[240].sig_336.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[239].sig_337.FeedThruLUT ));
  Controller_inst_SLICE_495 \Controller_inst.SLICE_495 ( 
    .DI1(\Controller_inst.temp_buffer[237].sig_348.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[238].sig_338.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[237] ), 
    .D0(\Controller_inst.temp_buffer[238] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[238] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[237] ), 
    .F0(\Controller_inst.temp_buffer[238].sig_338.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[237].sig_348.FeedThruLUT ));
  Controller_inst_SLICE_497 \Controller_inst.SLICE_497 ( 
    .DI1(\Controller_inst.temp_buffer[351].sig_352.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[352].sig_340.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[351] ), 
    .D0(\Controller_inst.temp_buffer[352] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[352] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[351] ), 
    .F0(\Controller_inst.temp_buffer[352].sig_340.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[351].sig_352.FeedThruLUT ));
  Controller_inst_SLICE_499 \Controller_inst.SLICE_499 ( 
    .DI1(\Controller_inst.temp_buffer[486].sig_354.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[487].sig_342.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[486] ), 
    .D0(\Controller_inst.temp_buffer[487] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[487] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[486] ), 
    .F0(\Controller_inst.temp_buffer[487].sig_342.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[486].sig_354.FeedThruLUT ));
  Controller_inst_SLICE_500 \Controller_inst.SLICE_500 ( 
    .DI1(\Controller_inst.temp_buffer[77].sig_344.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[78].sig_343.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[77] ), 
    .D0(\Controller_inst.temp_buffer[78] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[78] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[77] ), 
    .F0(\Controller_inst.temp_buffer[78].sig_343.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[77].sig_344.FeedThruLUT ));
  Controller_inst_SLICE_502 \Controller_inst.SLICE_502 ( 
    .DI1(\Controller_inst.temp_buffer[75].sig_346.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[76].sig_345.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[75] ), 
    .D0(\Controller_inst.temp_buffer[76] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[76] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[75] ), 
    .F0(\Controller_inst.temp_buffer[76].sig_345.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[75].sig_346.FeedThruLUT ));
  Controller_inst_SLICE_504 \Controller_inst.SLICE_504 ( 
    .DI1(\Controller_inst.temp_buffer[73].sig_355.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[74].sig_347.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[73] ), 
    .D0(\Controller_inst.temp_buffer[74] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[74] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[73] ), 
    .F0(\Controller_inst.temp_buffer[74].sig_347.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[73].sig_355.FeedThruLUT ));
  Controller_inst_SLICE_506 \Controller_inst.SLICE_506 ( 
    .DI1(\Controller_inst.temp_buffer[235].sig_350.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[236].sig_349.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[235] ), 
    .D0(\Controller_inst.temp_buffer[236] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[236] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[235] ), 
    .F0(\Controller_inst.temp_buffer[236].sig_349.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[235].sig_350.FeedThruLUT ));
  Controller_inst_SLICE_508 \Controller_inst.SLICE_508 ( 
    .DI1(\Controller_inst.temp_buffer[233].sig_360.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[234].sig_351.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[233] ), 
    .D0(\Controller_inst.temp_buffer[234] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[234] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[233] ), 
    .F0(\Controller_inst.temp_buffer[234].sig_351.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[233].sig_360.FeedThruLUT ));
  Controller_inst_SLICE_510 \Controller_inst.SLICE_510 ( 
    .DI1(\Controller_inst.temp_buffer[349].sig_364.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[350].sig_353.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[349] ), 
    .D0(\Controller_inst.temp_buffer[350] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[350] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[349] ), 
    .F0(\Controller_inst.temp_buffer[350].sig_353.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[349].sig_364.FeedThruLUT ));
  Controller_inst_SLICE_513 \Controller_inst.SLICE_513 ( 
    .DI0(\Controller_inst.temp_buffer[72].sig_356.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[72] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[72] ), 
    .F0(\Controller_inst.temp_buffer[72].sig_356.FeedThruLUT ));
  Controller_inst_SLICE_514 \Controller_inst.SLICE_514 ( 
    .DI1(\Controller_inst.temp_buffer[70].sig_358.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[71].sig_357.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[70] ), 
    .D0(\Controller_inst.temp_buffer[71] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[71] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[70] ), 
    .F0(\Controller_inst.temp_buffer[71].sig_357.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[70].sig_358.FeedThruLUT ));
  Controller_inst_SLICE_516 \Controller_inst.SLICE_516 ( 
    .DI1(\Controller_inst.temp_buffer[68].sig_367.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[69].sig_359.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[68] ), 
    .D0(\Controller_inst.temp_buffer[69] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[69] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[68] ), 
    .F0(\Controller_inst.temp_buffer[69].sig_359.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[68].sig_367.FeedThruLUT ));
  Controller_inst_SLICE_518 \Controller_inst.SLICE_518 ( 
    .DI1(\Controller_inst.temp_buffer[231].sig_362.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[232].sig_361.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[231] ), 
    .D0(\Controller_inst.temp_buffer[232] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[232] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[231] ), 
    .F0(\Controller_inst.temp_buffer[232].sig_361.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[231].sig_362.FeedThruLUT ));
  Controller_inst_SLICE_520 \Controller_inst.SLICE_520 ( 
    .DI1(\Controller_inst.temp_buffer[229].sig_372.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[230].sig_363.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[229] ), 
    .D0(\Controller_inst.temp_buffer[230] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[230] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[229] ), 
    .F0(\Controller_inst.temp_buffer[230].sig_363.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[229].sig_372.FeedThruLUT ));
  Controller_inst_SLICE_522 \Controller_inst.SLICE_522 ( 
    .DI1(\Controller_inst.temp_buffer[347].sig_376.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[348].sig_365.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[347] ), 
    .D0(\Controller_inst.temp_buffer[348] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[348] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[347] ), 
    .F0(\Controller_inst.temp_buffer[348].sig_365.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[347].sig_376.FeedThruLUT ));
  Controller_inst_SLICE_523 \Controller_inst.SLICE_523 ( 
    .DI1(\Controller_inst.temp_buffer[484].sig_378.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[485].sig_366.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[484] ), 
    .D0(\Controller_inst.temp_buffer[485] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[485] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[484] ), 
    .F0(\Controller_inst.temp_buffer[485].sig_366.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[484].sig_378.FeedThruLUT ));
  Controller_inst_SLICE_525 \Controller_inst.SLICE_525 ( 
    .DI0(\Controller_inst.temp_buffer[67].sig_368.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[67] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[67] ), 
    .F0(\Controller_inst.temp_buffer[67].sig_368.FeedThruLUT ));
  Controller_inst_SLICE_526 \Controller_inst.SLICE_526 ( 
    .DI1(\Controller_inst.temp_buffer[65].sig_370.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[66].sig_369.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[65] ), 
    .D0(\Controller_inst.temp_buffer[66] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[66] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[65] ), 
    .F0(\Controller_inst.temp_buffer[66].sig_369.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[65].sig_370.FeedThruLUT ));
  Controller_inst_SLICE_528 \Controller_inst.SLICE_528 ( 
    .DI1(\Controller_inst.temp_buffer[63].sig_379.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[64].sig_371.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[63] ), 
    .D0(\Controller_inst.temp_buffer[64] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[64] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[63] ), 
    .F0(\Controller_inst.temp_buffer[64].sig_371.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[63].sig_379.FeedThruLUT ));
  Controller_inst_SLICE_530 \Controller_inst.SLICE_530 ( 
    .DI1(\Controller_inst.temp_buffer[227].sig_374.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[228].sig_373.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[227] ), 
    .D0(\Controller_inst.temp_buffer[228] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[228] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[227] ), 
    .F0(\Controller_inst.temp_buffer[228].sig_373.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[227].sig_374.FeedThruLUT ));
  Controller_inst_SLICE_532 \Controller_inst.SLICE_532 ( 
    .DI1(\Controller_inst.temp_buffer[225].sig_384.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[226].sig_375.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[225] ), 
    .D0(\Controller_inst.temp_buffer[226] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[226] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[225] ), 
    .F0(\Controller_inst.temp_buffer[226].sig_375.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[225].sig_384.FeedThruLUT ));
  Controller_inst_SLICE_534 \Controller_inst.SLICE_534 ( 
    .DI1(\Controller_inst.temp_buffer[345].sig_388.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[346].sig_377.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[345] ), 
    .D0(\Controller_inst.temp_buffer[346] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[346] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[345] ), 
    .F0(\Controller_inst.temp_buffer[346].sig_377.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[345].sig_388.FeedThruLUT ));
  Controller_inst_SLICE_537 \Controller_inst.SLICE_537 ( 
    .DI0(\Controller_inst.temp_buffer[62].sig_380.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[62] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[62] ), 
    .F0(\Controller_inst.temp_buffer[62].sig_380.FeedThruLUT ));
  Controller_inst_SLICE_538 \Controller_inst.SLICE_538 ( 
    .DI0(\Controller_inst.temp_buffer[61].sig_381.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[61] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[61] ), 
    .F0(\Controller_inst.temp_buffer[61].sig_381.FeedThruLUT ));
  Controller_inst_SLICE_539 \Controller_inst.SLICE_539 ( 
    .DI1(\Controller_inst.temp_buffer[59].sig_383.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[60].sig_382.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[59] ), 
    .D0(\Controller_inst.temp_buffer[60] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[60] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[59] ), 
    .F0(\Controller_inst.temp_buffer[60].sig_382.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[59].sig_383.FeedThruLUT ));
  Controller_inst_SLICE_542 \Controller_inst.SLICE_542 ( 
    .DI1(\Controller_inst.temp_buffer[223].sig_386.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[224].sig_385.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[223] ), 
    .C0(\Controller_inst.temp_buffer[224] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[224] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[223] ), 
    .F0(\Controller_inst.temp_buffer[224].sig_385.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[223].sig_386.FeedThruLUT ));
  Controller_inst_SLICE_544 \Controller_inst.SLICE_544 ( 
    .DI1(\Controller_inst.temp_buffer[221].sig_397.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[222].sig_387.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[221] ), 
    .D0(\Controller_inst.temp_buffer[222] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[222] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[221] ), 
    .F0(\Controller_inst.temp_buffer[222].sig_387.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[221].sig_397.FeedThruLUT ));
  Controller_inst_SLICE_546 \Controller_inst.SLICE_546 ( 
    .DI1(\Controller_inst.temp_buffer[343].sig_401.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[344].sig_389.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[343] ), 
    .D0(\Controller_inst.temp_buffer[344] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[344] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[343] ), 
    .F0(\Controller_inst.temp_buffer[344].sig_389.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[343].sig_401.FeedThruLUT ));
  Controller_inst_SLICE_547 \Controller_inst.SLICE_547 ( 
    .DI1(\Controller_inst.temp_buffer[482].sig_391.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[483].sig_390.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[482] ), 
    .D0(\Controller_inst.temp_buffer[483] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[483] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[482] ), 
    .F0(\Controller_inst.temp_buffer[483].sig_390.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[482].sig_391.FeedThruLUT ));
  Controller_inst_SLICE_549 \Controller_inst.SLICE_549 ( 
    .DI1(\Controller_inst.temp_buffer[57].sig_393.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[58].sig_392.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[57] ), 
    .D0(\Controller_inst.temp_buffer[58] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[58] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[57] ), 
    .F0(\Controller_inst.temp_buffer[58].sig_392.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[57].sig_393.FeedThruLUT ));
  Controller_inst_SLICE_551 \Controller_inst.SLICE_551 ( 
    .DI1(\Controller_inst.temp_buffer[55].sig_395.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[56].sig_394.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[55] ), 
    .D0(\Controller_inst.temp_buffer[56] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[56] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[55] ), 
    .F0(\Controller_inst.temp_buffer[56].sig_394.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[55].sig_395.FeedThruLUT ));
  Controller_inst_SLICE_553 \Controller_inst.SLICE_553 ( 
    .DI1(\Controller_inst.temp_buffer[53].sig_404.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[54].sig_396.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[53] ), 
    .D0(\Controller_inst.temp_buffer[54] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[54] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[53] ), 
    .F0(\Controller_inst.temp_buffer[54].sig_396.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[53].sig_404.FeedThruLUT ));
  Controller_inst_SLICE_555 \Controller_inst.SLICE_555 ( 
    .DI1(\Controller_inst.temp_buffer[219].sig_399.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[220].sig_398.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[219] ), 
    .D0(\Controller_inst.temp_buffer[220] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[220] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[219] ), 
    .F0(\Controller_inst.temp_buffer[220].sig_398.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[219].sig_399.FeedThruLUT ));
  Controller_inst_SLICE_557 \Controller_inst.SLICE_557 ( 
    .DI1(\Controller_inst.temp_buffer[217].sig_409.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[218].sig_400.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[217] ), 
    .D0(\Controller_inst.temp_buffer[218] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[218] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[217] ), 
    .F0(\Controller_inst.temp_buffer[218].sig_400.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[217].sig_409.FeedThruLUT ));
  Controller_inst_SLICE_559 \Controller_inst.SLICE_559 ( 
    .DI1(\Controller_inst.temp_buffer[341].sig_413.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[342].sig_402.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[341] ), 
    .D0(\Controller_inst.temp_buffer[342] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[342] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[341] ), 
    .F0(\Controller_inst.temp_buffer[342].sig_402.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[341].sig_413.FeedThruLUT ));
  Controller_inst_SLICE_560 \Controller_inst.SLICE_560 ( 
    .DI1(\Controller_inst.temp_buffer[480].sig_415.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[481].sig_403.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[480] ), 
    .D0(\Controller_inst.temp_buffer[481] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[481] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[480] ), 
    .F0(\Controller_inst.temp_buffer[481].sig_403.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[480].sig_415.FeedThruLUT ));
  Controller_inst_SLICE_562 \Controller_inst.SLICE_562 ( 
    .DI0(\Controller_inst.temp_buffer[52].sig_405.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[52] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[52] ), 
    .F0(\Controller_inst.temp_buffer[52].sig_405.FeedThruLUT ));
  Controller_inst_SLICE_563 \Controller_inst.SLICE_563 ( 
    .DI1(\Controller_inst.temp_buffer[50].sig_407.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[51].sig_406.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[50] ), 
    .D0(\Controller_inst.temp_buffer[51] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[51] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[50] ), 
    .F0(\Controller_inst.temp_buffer[51].sig_406.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[50].sig_407.FeedThruLUT ));
  Controller_inst_SLICE_565 \Controller_inst.SLICE_565 ( 
    .DI1(\Controller_inst.temp_buffer[48].sig_416.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[49].sig_408.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[48] ), 
    .D0(\Controller_inst.temp_buffer[49] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[49] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[48] ), 
    .F0(\Controller_inst.temp_buffer[49].sig_408.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[48].sig_416.FeedThruLUT ));
  Controller_inst_SLICE_567 \Controller_inst.SLICE_567 ( 
    .DI1(\Controller_inst.temp_buffer[215].sig_411.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[216].sig_410.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[215] ), 
    .D0(\Controller_inst.temp_buffer[216] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[216] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[215] ), 
    .F0(\Controller_inst.temp_buffer[216].sig_410.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[215].sig_411.FeedThruLUT ));
  Controller_inst_SLICE_569 \Controller_inst.SLICE_569 ( 
    .DI1(\Controller_inst.temp_buffer[213].sig_421.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[214].sig_412.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[213] ), 
    .D0(\Controller_inst.temp_buffer[214] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[214] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[213] ), 
    .F0(\Controller_inst.temp_buffer[214].sig_412.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[213].sig_421.FeedThruLUT ));
  Controller_inst_SLICE_571 \Controller_inst.SLICE_571 ( 
    .DI1(\Controller_inst.temp_buffer[339].sig_425.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[340].sig_414.FeedThruLUT ), 
    .B1(\Controller_inst.temp_buffer[339] ), 
    .D0(\Controller_inst.temp_buffer[340] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[340] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[339] ), 
    .F0(\Controller_inst.temp_buffer[340].sig_414.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[339].sig_425.FeedThruLUT ));
  Controller_inst_SLICE_574 \Controller_inst.SLICE_574 ( 
    .DI0(\Controller_inst.temp_buffer[47].sig_417.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[47] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[47] ), 
    .F0(\Controller_inst.temp_buffer[47].sig_417.FeedThruLUT ));
  Controller_inst_SLICE_575 \Controller_inst.SLICE_575 ( 
    .DI1(\Controller_inst.temp_buffer[45].sig_419.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[46].sig_418.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[45] ), 
    .D0(\Controller_inst.temp_buffer[46] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[46] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[45] ), 
    .F0(\Controller_inst.temp_buffer[46].sig_418.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[45].sig_419.FeedThruLUT ));
  Controller_inst_SLICE_579 \Controller_inst.SLICE_579 ( 
    .DI1(\Controller_inst.temp_buffer[211].sig_423.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[212].sig_422.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[211] ), 
    .D0(\Controller_inst.temp_buffer[212] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[212] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[211] ), 
    .F0(\Controller_inst.temp_buffer[212].sig_422.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[211].sig_423.FeedThruLUT ));
  Controller_inst_SLICE_584 \Controller_inst.SLICE_584 ( 
    .DI1(\Controller_inst.temp_buffer[478].sig_428.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[479].sig_427.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[478] ), 
    .C0(\Controller_inst.temp_buffer[479] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[479] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[478] ), 
    .F0(\Controller_inst.temp_buffer[479].sig_427.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[478].sig_428.FeedThruLUT ));
  Controller_inst_SLICE_586 \Controller_inst.SLICE_586 ( 
    .DI0(\Controller_inst.temp_buffer[477].sig_429.FeedThruLUT ), 
    .C0(\Controller_inst.temp_buffer[477] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[477] ), 
    .F0(\Controller_inst.temp_buffer[477].sig_429.FeedThruLUT ));
  Controller_inst_SLICE_587 \Controller_inst.SLICE_587 ( 
    .DI1(\Controller_inst.temp_buffer[475].sig_431.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[476].sig_430.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[475] ), 
    .D0(\Controller_inst.temp_buffer[476] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[476] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[475] ), 
    .F0(\Controller_inst.temp_buffer[476].sig_430.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[475].sig_431.FeedThruLUT ));
  Controller_inst_SLICE_589 \Controller_inst.SLICE_589 ( 
    .DI1(\Controller_inst.temp_buffer[473].sig_434.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[474].sig_432.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[473] ), 
    .D0(\Controller_inst.temp_buffer[474] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[474] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[473] ), 
    .F0(\Controller_inst.temp_buffer[474].sig_432.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[473].sig_434.FeedThruLUT ));
  Controller_inst_SLICE_590 \Controller_inst.SLICE_590 ( 
    .DI0(\Controller_inst.temp_buffer[42].sig_433.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[42] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[42] ), 
    .F0(\Controller_inst.temp_buffer[42].sig_433.FeedThruLUT ));
  Controller_inst_SLICE_592 \Controller_inst.SLICE_592 ( 
    .DI0(\Controller_inst.temp_buffer[41].sig_435.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[41] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[41] ), 
    .F0(\Controller_inst.temp_buffer[41].sig_435.FeedThruLUT ));
  Controller_inst_SLICE_593 \Controller_inst.SLICE_593 ( 
    .DI1(\Controller_inst.temp_buffer[471].sig_438.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[472].sig_436.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[471] ), 
    .D0(\Controller_inst.temp_buffer[472] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[472] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[471] ), 
    .F0(\Controller_inst.temp_buffer[472].sig_436.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[471].sig_438.FeedThruLUT ));
  Controller_inst_SLICE_594 \Controller_inst.SLICE_594 ( 
    .DI1(\Controller_inst.temp_buffer[39].sig_439.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[40].sig_437.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[39] ), 
    .C0(\Controller_inst.temp_buffer[40] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[40] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[39] ), 
    .F0(\Controller_inst.temp_buffer[40].sig_437.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[39].sig_439.FeedThruLUT ));
  Controller_inst_SLICE_597 \Controller_inst.SLICE_597 ( 
    .DI1(\Controller_inst.temp_buffer[469].sig_442.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[470].sig_440.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[469] ), 
    .C0(\Controller_inst.temp_buffer[470] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[470] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[469] ), 
    .F0(\Controller_inst.temp_buffer[470].sig_440.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[469].sig_442.FeedThruLUT ));
  Controller_inst_SLICE_598 \Controller_inst.SLICE_598 ( 
    .DI1(\Controller_inst.temp_buffer[37].sig_443.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[38].sig_441.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[37] ), 
    .D0(\Controller_inst.temp_buffer[38] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[38] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[37] ), 
    .F0(\Controller_inst.temp_buffer[38].sig_441.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[37].sig_443.FeedThruLUT ));
  Controller_inst_SLICE_601 \Controller_inst.SLICE_601 ( 
    .DI1(\Controller_inst.temp_buffer[467].sig_446.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[468].sig_444.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[467] ), 
    .C0(\Controller_inst.temp_buffer[468] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[468] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[467] ), 
    .F0(\Controller_inst.temp_buffer[468].sig_444.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[467].sig_446.FeedThruLUT ));
  Controller_inst_SLICE_602 \Controller_inst.SLICE_602 ( 
    .DI1(\Controller_inst.temp_buffer[35].sig_447.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[36].sig_445.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[35] ), 
    .D0(\Controller_inst.temp_buffer[36] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[36] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[35] ), 
    .F0(\Controller_inst.temp_buffer[36].sig_445.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[35].sig_447.FeedThruLUT ));
  Controller_inst_SLICE_605 \Controller_inst.SLICE_605 ( 
    .DI1(\Controller_inst.temp_buffer[465].sig_450.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[466].sig_448.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[465] ), 
    .D0(\Controller_inst.temp_buffer[466] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[466] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[465] ), 
    .F0(\Controller_inst.temp_buffer[466].sig_448.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[465].sig_450.FeedThruLUT ));
  Controller_inst_SLICE_606 \Controller_inst.SLICE_606 ( 
    .DI1(\Controller_inst.temp_buffer[33].sig_451.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[34].sig_449.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[33] ), 
    .D0(\Controller_inst.temp_buffer[34] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[34] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[33] ), 
    .F0(\Controller_inst.temp_buffer[34].sig_449.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[33].sig_451.FeedThruLUT ));
  Controller_inst_SLICE_609 \Controller_inst.SLICE_609 ( 
    .DI1(\Controller_inst.temp_buffer[463].sig_454.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[464].sig_452.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[463] ), 
    .D0(\Controller_inst.temp_buffer[464] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[464] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[463] ), 
    .F0(\Controller_inst.temp_buffer[464].sig_452.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[463].sig_454.FeedThruLUT ));
  Controller_inst_SLICE_610 \Controller_inst.SLICE_610 ( 
    .DI1(\Controller_inst.temp_buffer[31].sig_455.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[32].sig_453.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[31] ), 
    .D0(\Controller_inst.temp_buffer[32] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[32] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[31] ), 
    .F0(\Controller_inst.temp_buffer[32].sig_453.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[31].sig_455.FeedThruLUT ));
  Controller_inst_SLICE_613 \Controller_inst.SLICE_613 ( 
    .DI1(\Controller_inst.temp_buffer[461].sig_458.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[462].sig_456.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[461] ), 
    .D0(\Controller_inst.temp_buffer[462] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[462] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[461] ), 
    .F0(\Controller_inst.temp_buffer[462].sig_456.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[461].sig_458.FeedThruLUT ));
  Controller_inst_SLICE_614 \Controller_inst.SLICE_614 ( 
    .DI1(\Controller_inst.temp_buffer[29].sig_459.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[30].sig_457.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[29] ), 
    .D0(\Controller_inst.temp_buffer[30] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[30] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[29] ), 
    .F0(\Controller_inst.temp_buffer[30].sig_457.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[29].sig_459.FeedThruLUT ));
  Controller_inst_SLICE_617 \Controller_inst.SLICE_617 ( 
    .DI1(\Controller_inst.temp_buffer[459].sig_462.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[460].sig_460.FeedThruLUT ), 
    .B1(\Controller_inst.temp_buffer[459] ), 
    .B0(\Controller_inst.temp_buffer[460] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[460] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[459] ), 
    .F0(\Controller_inst.temp_buffer[460].sig_460.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[459].sig_462.FeedThruLUT ));
  Controller_inst_SLICE_618 \Controller_inst.SLICE_618 ( 
    .DI1(\Controller_inst.temp_buffer[27].sig_463.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[28].sig_461.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[27] ), 
    .D0(\Controller_inst.temp_buffer[28] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[28] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[27] ), 
    .F0(\Controller_inst.temp_buffer[28].sig_461.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[27].sig_463.FeedThruLUT ));
  Controller_inst_SLICE_621 \Controller_inst.SLICE_621 ( 
    .DI1(\Controller_inst.temp_buffer[457].sig_466.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[458].sig_464.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[457] ), 
    .C0(\Controller_inst.temp_buffer[458] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[458] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[457] ), 
    .F0(\Controller_inst.temp_buffer[458].sig_464.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[457].sig_466.FeedThruLUT ));
  Controller_inst_SLICE_622 \Controller_inst.SLICE_622 ( 
    .DI1(\Controller_inst.temp_buffer[25].sig_467.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[26].sig_465.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[25] ), 
    .D0(\Controller_inst.temp_buffer[26] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[26] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[25] ), 
    .F0(\Controller_inst.temp_buffer[26].sig_465.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[25].sig_467.FeedThruLUT ));
  Controller_inst_SLICE_625 \Controller_inst.SLICE_625 ( 
    .DI1(\Controller_inst.temp_buffer[455].sig_470.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[456].sig_468.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[455] ), 
    .D0(\Controller_inst.temp_buffer[456] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[456] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[455] ), 
    .F0(\Controller_inst.temp_buffer[456].sig_468.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[455].sig_470.FeedThruLUT ));
  Controller_inst_SLICE_626 \Controller_inst.SLICE_626 ( 
    .DI1(\Controller_inst.temp_buffer[23].sig_471.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[24].sig_469.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[23] ), 
    .D0(\Controller_inst.temp_buffer[24] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[24] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[23] ), 
    .F0(\Controller_inst.temp_buffer[24].sig_469.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[23].sig_471.FeedThruLUT ));
  Controller_inst_SLICE_629 \Controller_inst.SLICE_629 ( 
    .DI1(\Controller_inst.temp_buffer[453].sig_474.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[454].sig_472.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[453] ), 
    .D0(\Controller_inst.temp_buffer[454] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[454] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[453] ), 
    .F0(\Controller_inst.temp_buffer[454].sig_472.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[453].sig_474.FeedThruLUT ));
  Controller_inst_SLICE_630 \Controller_inst.SLICE_630 ( 
    .DI1(\Controller_inst.temp_buffer[21].sig_475.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[22].sig_473.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[21] ), 
    .D0(\Controller_inst.temp_buffer[22] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[22] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[21] ), 
    .F0(\Controller_inst.temp_buffer[22].sig_473.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[21].sig_475.FeedThruLUT ));
  Controller_inst_SLICE_633 \Controller_inst.SLICE_633 ( 
    .DI1(\Controller_inst.temp_buffer[451].sig_478.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[452].sig_476.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[451] ), 
    .D0(\Controller_inst.temp_buffer[452] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[452] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[451] ), 
    .F0(\Controller_inst.temp_buffer[452].sig_476.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[451].sig_478.FeedThruLUT ));
  Controller_inst_SLICE_634 \Controller_inst.SLICE_634 ( 
    .DI1(\Controller_inst.temp_buffer[19].sig_479.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[20].sig_477.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[19] ), 
    .D0(\Controller_inst.temp_buffer[20] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[20] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[19] ), 
    .F0(\Controller_inst.temp_buffer[20].sig_477.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[19].sig_479.FeedThruLUT ));
  Controller_inst_SLICE_637 \Controller_inst.SLICE_637 ( 
    .DI1(\Controller_inst.temp_buffer[449].sig_482.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[450].sig_480.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[449] ), 
    .D0(\Controller_inst.temp_buffer[450] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[450] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[449] ), 
    .F0(\Controller_inst.temp_buffer[450].sig_480.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[449].sig_482.FeedThruLUT ));
  Controller_inst_SLICE_638 \Controller_inst.SLICE_638 ( 
    .DI1(\Controller_inst.temp_buffer[17].sig_483.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[18].sig_481.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[17] ), 
    .C0(\Controller_inst.temp_buffer[18] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[18] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[17] ), 
    .F0(\Controller_inst.temp_buffer[18].sig_481.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[17].sig_483.FeedThruLUT ));
  Controller_inst_SLICE_641 \Controller_inst.SLICE_641 ( 
    .DI1(\Controller_inst.temp_buffer[447].sig_486.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[448].sig_484.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[447] ), 
    .D0(\Controller_inst.temp_buffer[448] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[448] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[447] ), 
    .F0(\Controller_inst.temp_buffer[448].sig_484.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[447].sig_486.FeedThruLUT ));
  Controller_inst_SLICE_642 \Controller_inst.SLICE_642 ( 
    .DI1(\Controller_inst.temp_buffer[15].sig_487.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[16].sig_485.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[15] ), 
    .D0(\Controller_inst.temp_buffer[16] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[16] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[15] ), 
    .F0(\Controller_inst.temp_buffer[16].sig_485.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[15].sig_487.FeedThruLUT ));
  Controller_inst_SLICE_645 \Controller_inst.SLICE_645 ( 
    .DI1(\Controller_inst.temp_buffer[445].sig_490.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[446].sig_488.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[445] ), 
    .D0(\Controller_inst.temp_buffer[446] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[446] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[445] ), 
    .F0(\Controller_inst.temp_buffer[446].sig_488.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[445].sig_490.FeedThruLUT ));
  Controller_inst_SLICE_646 \Controller_inst.SLICE_646 ( 
    .DI1(\Controller_inst.temp_buffer[13].sig_491.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[14].sig_489.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[13] ), 
    .C0(\Controller_inst.temp_buffer[14] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[14] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[13] ), 
    .F0(\Controller_inst.temp_buffer[14].sig_489.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[13].sig_491.FeedThruLUT ));
  Controller_inst_SLICE_649 \Controller_inst.SLICE_649 ( 
    .DI1(\Controller_inst.temp_buffer[443].sig_494.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[444].sig_492.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[443] ), 
    .D0(\Controller_inst.temp_buffer[444] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[444] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[443] ), 
    .F0(\Controller_inst.temp_buffer[444].sig_492.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[443].sig_494.FeedThruLUT ));
  Controller_inst_SLICE_650 \Controller_inst.SLICE_650 ( 
    .DI1(\Controller_inst.temp_buffer[11].sig_495.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[12].sig_493.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[11] ), 
    .D0(\Controller_inst.temp_buffer[12] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[12] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[11] ), 
    .F0(\Controller_inst.temp_buffer[12].sig_493.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[11].sig_495.FeedThruLUT ));
  Controller_inst_SLICE_653 \Controller_inst.SLICE_653 ( 
    .DI1(\Controller_inst.temp_buffer[441].sig_498.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[442].sig_496.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[441] ), 
    .D0(\Controller_inst.temp_buffer[442] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[442] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[441] ), 
    .F0(\Controller_inst.temp_buffer[442].sig_496.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[441].sig_498.FeedThruLUT ));
  Controller_inst_SLICE_654 \Controller_inst.SLICE_654 ( 
    .DI1(\Controller_inst.temp_buffer[9].sig_499.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[10].sig_497.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[9] ), 
    .D0(\Controller_inst.temp_buffer[10] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[10] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[9] ), 
    .F0(\Controller_inst.temp_buffer[10].sig_497.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[9].sig_499.FeedThruLUT ));
  Controller_inst_SLICE_657 \Controller_inst.SLICE_657 ( 
    .DI1(\Controller_inst.temp_buffer[439].sig_502.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[440].sig_500.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[439] ), 
    .D0(\Controller_inst.temp_buffer[440] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[440] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[439] ), 
    .F0(\Controller_inst.temp_buffer[440].sig_500.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[439].sig_502.FeedThruLUT ));
  Controller_inst_SLICE_658 \Controller_inst.SLICE_658 ( 
    .DI1(\Controller_inst.temp_buffer[7].sig_503.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[8].sig_501.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[7] ), 
    .D0(\Controller_inst.temp_buffer[8] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[8] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[7] ), 
    .F0(\Controller_inst.temp_buffer[8].sig_501.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[7].sig_503.FeedThruLUT ));
  Controller_inst_SLICE_661 \Controller_inst.SLICE_661 ( 
    .DI1(\Controller_inst.temp_buffer[437].sig_506.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[438].sig_504.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[437] ), 
    .B0(\Controller_inst.temp_buffer[438] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[438] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[437] ), 
    .F0(\Controller_inst.temp_buffer[438].sig_504.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[437].sig_506.FeedThruLUT ));
  Controller_inst_SLICE_662 \Controller_inst.SLICE_662 ( 
    .DI1(\Controller_inst.temp_buffer[5].sig_507.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[6].sig_505.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[5] ), 
    .D0(\Controller_inst.temp_buffer[6] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[6] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[5] ), 
    .F0(\Controller_inst.temp_buffer[6].sig_505.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[5].sig_507.FeedThruLUT ));
  Controller_inst_SLICE_665 \Controller_inst.SLICE_665 ( 
    .DI1(\Controller_inst.temp_buffer[435].sig_510.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[436].sig_508.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[435] ), 
    .D0(\Controller_inst.temp_buffer[436] ), .CE(n6889), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_STM32_TX_Byte[436] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[435] ), 
    .F0(\Controller_inst.temp_buffer[436].sig_508.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[435].sig_510.FeedThruLUT ));
  Controller_inst_SLICE_666 \Controller_inst.SLICE_666 ( 
    .DI1(\Controller_inst.temp_buffer[3].sig_511.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[4].sig_509.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[3] ), 
    .D0(\Controller_inst.temp_buffer[4] ), .CE(n6889), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_Byte[4] ), 
    .Q1(\Controller_inst.int_STM32_TX_Byte[3] ), 
    .F0(\Controller_inst.temp_buffer[4].sig_509.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[3].sig_511.FeedThruLUT ));
  Controller_inst_SLICE_670 \Controller_inst.SLICE_670 ( 
    .DI0(\Controller_inst.n12500 ), .D0(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .C0(n11489), .B0(n1378), .A0(n2154), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2132_RE ), .F0(\Controller_inst.n12500 ));
  Controller_inst_SLICE_671 \Controller_inst.SLICE_671 ( 
    .DI1(\Controller_inst.int_STM32_TX_DV.sig_1010.FeedThruLUT ), 
    .DI0(\Controller_inst.n12499 ), .D1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.n21142 ), .C0(\Controller_inst.stm32_state[0] ), 
    .A0(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_STM32_TX_DV ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .F0(\Controller_inst.n12499 ), 
    .F1(\Controller_inst.int_STM32_TX_DV.sig_1010.FeedThruLUT ));
  Controller_inst_SLICE_674 \Controller_inst.SLICE_674 ( 
    .DI1(\Controller_inst.n9898 ), .DI0(\Controller_inst.n9896 ), 
    .D1(\Controller_inst.int_FIFO_RHD2216_Q[4] ), 
    .C1(\Controller_inst.int_FIFO_RHD2132_Q[4] ), .B1(\Controller_inst.n6276 ), 
    .A1(\Controller_inst.n10954 ), 
    .D0(\Controller_inst.int_FIFO_RHD2216_Q[3] ), 
    .C0(\Controller_inst.int_FIFO_RHD2132_Q[3] ), 
    .B0(\Controller_inst.n10954 ), .A0(\Controller_inst.n6276 ), .CE(n11664), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[3] ), 
    .Q1(\Controller_inst.temp_buffer[4] ), .F0(\Controller_inst.n9896 ), 
    .F1(\Controller_inst.n9898 ));
  Controller_inst_SLICE_676 \Controller_inst.SLICE_676 ( 
    .DI1(\Controller_inst.n9902 ), .DI0(\Controller_inst.n9900 ), 
    .D1(\Controller_inst.int_FIFO_RHD2216_Q[6] ), 
    .C1(\Controller_inst.int_FIFO_RHD2132_Q[6] ), .B1(\Controller_inst.n6276 ), 
    .A1(\Controller_inst.n10954 ), 
    .D0(\Controller_inst.int_FIFO_RHD2216_Q[5] ), 
    .C0(\Controller_inst.int_FIFO_RHD2132_Q[5] ), 
    .B0(\Controller_inst.n10954 ), .A0(\Controller_inst.n6276 ), .CE(n11664), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[5] ), 
    .Q1(\Controller_inst.temp_buffer[6] ), .F0(\Controller_inst.n9900 ), 
    .F1(\Controller_inst.n9902 ));
  Controller_inst_SLICE_678 \Controller_inst.SLICE_678 ( 
    .DI1(\Controller_inst.n9906 ), .DI0(\Controller_inst.n9904 ), 
    .D1(\Controller_inst.int_FIFO_RHD2132_Q[8] ), 
    .C1(\Controller_inst.int_FIFO_RHD2216_Q[8] ), .B1(\Controller_inst.n6276 ), 
    .A1(\Controller_inst.n10954 ), 
    .D0(\Controller_inst.int_FIFO_RHD2132_Q[7] ), 
    .C0(\Controller_inst.int_FIFO_RHD2216_Q[7] ), 
    .B0(\Controller_inst.n10954 ), .A0(\Controller_inst.n6276 ), .CE(n11664), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[7] ), 
    .Q1(\Controller_inst.temp_buffer[8] ), .F0(\Controller_inst.n9904 ), 
    .F1(\Controller_inst.n9906 ));
  Controller_inst_SLICE_680 \Controller_inst.SLICE_680 ( 
    .DI1(\Controller_inst.n9910 ), .DI0(\Controller_inst.n9908 ), 
    .D1(\Controller_inst.int_FIFO_RHD2216_Q[10] ), 
    .C1(\Controller_inst.n6276 ), .B1(\Controller_inst.n10954 ), 
    .A1(\Controller_inst.int_FIFO_RHD2132_Q[10] ), 
    .D0(\Controller_inst.int_FIFO_RHD2216_Q[9] ), 
    .C0(\Controller_inst.n10954 ), .B0(\Controller_inst.n6276 ), 
    .A0(\Controller_inst.int_FIFO_RHD2132_Q[9] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[9] ), 
    .Q1(\Controller_inst.temp_buffer[10] ), .F0(\Controller_inst.n9908 ), 
    .F1(\Controller_inst.n9910 ));
  Controller_inst_SLICE_682 \Controller_inst.SLICE_682 ( 
    .DI1(\Controller_inst.n9914 ), .DI0(\Controller_inst.n9912 ), 
    .D1(\Controller_inst.n6276 ), .C1(\Controller_inst.n10954 ), 
    .B1(\Controller_inst.int_FIFO_RHD2132_Q[12] ), 
    .A1(\Controller_inst.int_FIFO_RHD2216_Q[12] ), 
    .D0(\Controller_inst.int_FIFO_RHD2216_Q[11] ), 
    .C0(\Controller_inst.int_FIFO_RHD2132_Q[11] ), 
    .B0(\Controller_inst.n10954 ), .A0(\Controller_inst.n6276 ), .CE(n11664), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[11] ), 
    .Q1(\Controller_inst.temp_buffer[12] ), .F0(\Controller_inst.n9912 ), 
    .F1(\Controller_inst.n9914 ));
  Controller_inst_SLICE_684 \Controller_inst.SLICE_684 ( 
    .DI1(\Controller_inst.n9918 ), .DI0(\Controller_inst.n9916 ), 
    .D1(\Controller_inst.int_FIFO_RHD2132_Q[14] ), 
    .C1(\Controller_inst.int_FIFO_RHD2216_Q[14] ), 
    .B1(\Controller_inst.n10954 ), .A1(\Controller_inst.n6276 ), 
    .D0(\Controller_inst.int_FIFO_RHD2132_Q[13] ), 
    .C0(\Controller_inst.int_FIFO_RHD2216_Q[13] ), 
    .B0(\Controller_inst.n6276 ), .A0(\Controller_inst.n10954 ), .CE(n11664), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[13] ), 
    .Q1(\Controller_inst.temp_buffer[14] ), .F0(\Controller_inst.n9916 ), 
    .F1(\Controller_inst.n9918 ));
  Controller_inst_SLICE_686 \Controller_inst.SLICE_686 ( 
    .DI1(\Controller_inst.temp_buffer[0].sig_513.FeedThruLUT ), 
    .DI0(\Controller_inst.n9920 ), .D1(\Controller_inst.temp_buffer[0] ), 
    .D0(\Controller_inst.int_FIFO_RHD2216_Q[15] ), 
    .C0(\Controller_inst.n6276 ), .B0(\Controller_inst.n10954 ), 
    .A0(\Controller_inst.int_FIFO_RHD2132_Q[15] ), .CE(n11664), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[15] ), 
    .Q1(\Controller_inst.temp_buffer[16] ), .F0(\Controller_inst.n9920 ), 
    .F1(\Controller_inst.temp_buffer[0].sig_513.FeedThruLUT ));
  Controller_inst_SLICE_688 \Controller_inst.SLICE_688 ( 
    .DI1(\Controller_inst.temp_buffer[2].sig_515.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[1].sig_514.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[2] ), 
    .D0(\Controller_inst.temp_buffer[1] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[17] ), 
    .Q1(\Controller_inst.temp_buffer[18] ), 
    .F0(\Controller_inst.temp_buffer[1].sig_514.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[2].sig_515.FeedThruLUT ));
  Controller_inst_SLICE_690 \Controller_inst.SLICE_690 ( 
    .DI1(\Controller_inst.temp_buffer[4].sig_517.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[3].sig_516.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[4] ), 
    .C0(\Controller_inst.temp_buffer[3] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[19] ), 
    .Q1(\Controller_inst.temp_buffer[20] ), 
    .F0(\Controller_inst.temp_buffer[3].sig_516.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[4].sig_517.FeedThruLUT ));
  Controller_inst_SLICE_692 \Controller_inst.SLICE_692 ( 
    .DI1(\Controller_inst.temp_buffer[6].sig_519.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[5].sig_518.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[6] ), 
    .D0(\Controller_inst.temp_buffer[5] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[21] ), 
    .Q1(\Controller_inst.temp_buffer[22] ), 
    .F0(\Controller_inst.temp_buffer[5].sig_518.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[6].sig_519.FeedThruLUT ));
  Controller_inst_SLICE_694 \Controller_inst.SLICE_694 ( 
    .DI1(\Controller_inst.temp_buffer[8].sig_521.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[7].sig_520.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[8] ), 
    .D0(\Controller_inst.temp_buffer[7] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[23] ), 
    .Q1(\Controller_inst.temp_buffer[24] ), 
    .F0(\Controller_inst.temp_buffer[7].sig_520.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[8].sig_521.FeedThruLUT ));
  Controller_inst_SLICE_696 \Controller_inst.SLICE_696 ( 
    .DI1(\Controller_inst.temp_buffer[10].sig_523.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[9].sig_522.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[10] ), 
    .D0(\Controller_inst.temp_buffer[9] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[25] ), 
    .Q1(\Controller_inst.temp_buffer[26] ), 
    .F0(\Controller_inst.temp_buffer[9].sig_522.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[10].sig_523.FeedThruLUT ));
  Controller_inst_SLICE_698 \Controller_inst.SLICE_698 ( 
    .DI1(\Controller_inst.temp_buffer[12].sig_525.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[11].sig_524.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[12] ), 
    .D0(\Controller_inst.temp_buffer[11] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[27] ), 
    .Q1(\Controller_inst.temp_buffer[28] ), 
    .F0(\Controller_inst.temp_buffer[11].sig_524.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[12].sig_525.FeedThruLUT ));
  Controller_inst_SLICE_700 \Controller_inst.SLICE_700 ( 
    .DI1(\Controller_inst.temp_buffer[14].sig_527.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[13].sig_526.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[14] ), 
    .C0(\Controller_inst.temp_buffer[13] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[29] ), 
    .Q1(\Controller_inst.temp_buffer[30] ), 
    .F0(\Controller_inst.temp_buffer[13].sig_526.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[14].sig_527.FeedThruLUT ));
  Controller_inst_SLICE_702 \Controller_inst.SLICE_702 ( 
    .DI1(\Controller_inst.temp_buffer[16].sig_529.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[15].sig_528.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[16] ), 
    .D0(\Controller_inst.temp_buffer[15] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[31] ), 
    .Q1(\Controller_inst.temp_buffer[32] ), 
    .F0(\Controller_inst.temp_buffer[15].sig_528.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[16].sig_529.FeedThruLUT ));
  Controller_inst_SLICE_704 \Controller_inst.SLICE_704 ( 
    .DI1(\Controller_inst.temp_buffer[18].sig_531.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[17].sig_530.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[18] ), 
    .D0(\Controller_inst.temp_buffer[17] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[33] ), 
    .Q1(\Controller_inst.temp_buffer[34] ), 
    .F0(\Controller_inst.temp_buffer[17].sig_530.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[18].sig_531.FeedThruLUT ));
  Controller_inst_SLICE_706 \Controller_inst.SLICE_706 ( 
    .DI1(\Controller_inst.temp_buffer[20].sig_533.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[19].sig_532.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[20] ), 
    .D0(\Controller_inst.temp_buffer[19] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[35] ), 
    .Q1(\Controller_inst.temp_buffer[36] ), 
    .F0(\Controller_inst.temp_buffer[19].sig_532.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[20].sig_533.FeedThruLUT ));
  Controller_inst_SLICE_708 \Controller_inst.SLICE_708 ( 
    .DI1(\Controller_inst.temp_buffer[22].sig_535.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[21].sig_534.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[22] ), 
    .D0(\Controller_inst.temp_buffer[21] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[37] ), 
    .Q1(\Controller_inst.temp_buffer[38] ), 
    .F0(\Controller_inst.temp_buffer[21].sig_534.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[22].sig_535.FeedThruLUT ));
  Controller_inst_SLICE_710 \Controller_inst.SLICE_710 ( 
    .DI1(\Controller_inst.temp_buffer[24].sig_537.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[23].sig_536.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[24] ), 
    .D0(\Controller_inst.temp_buffer[23] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[39] ), 
    .Q1(\Controller_inst.temp_buffer[40] ), 
    .F0(\Controller_inst.temp_buffer[23].sig_536.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[24].sig_537.FeedThruLUT ));
  Controller_inst_SLICE_712 \Controller_inst.SLICE_712 ( 
    .DI1(\Controller_inst.temp_buffer[26].sig_539.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[25].sig_538.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[26] ), 
    .D0(\Controller_inst.temp_buffer[25] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[41] ), 
    .Q1(\Controller_inst.temp_buffer[42] ), 
    .F0(\Controller_inst.temp_buffer[25].sig_538.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[26].sig_539.FeedThruLUT ));
  Controller_inst_SLICE_714 \Controller_inst.SLICE_714 ( 
    .DI1(\Controller_inst.temp_buffer[28].sig_541.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[27].sig_540.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[28] ), 
    .D0(\Controller_inst.temp_buffer[27] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[43] ), 
    .Q1(\Controller_inst.temp_buffer[44] ), 
    .F0(\Controller_inst.temp_buffer[27].sig_540.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[28].sig_541.FeedThruLUT ));
  Controller_inst_SLICE_716 \Controller_inst.SLICE_716 ( 
    .DI1(\Controller_inst.temp_buffer[30].sig_543.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[29].sig_542.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[30] ), 
    .D0(\Controller_inst.temp_buffer[29] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[45] ), 
    .Q1(\Controller_inst.temp_buffer[46] ), 
    .F0(\Controller_inst.temp_buffer[29].sig_542.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[30].sig_543.FeedThruLUT ));
  Controller_inst_SLICE_718 \Controller_inst.SLICE_718 ( 
    .DI1(\Controller_inst.temp_buffer[32].sig_545.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[31].sig_544.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[32] ), 
    .C0(\Controller_inst.temp_buffer[31] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[47] ), 
    .Q1(\Controller_inst.temp_buffer[48] ), 
    .F0(\Controller_inst.temp_buffer[31].sig_544.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[32].sig_545.FeedThruLUT ));
  Controller_inst_SLICE_720 \Controller_inst.SLICE_720 ( 
    .DI1(\Controller_inst.temp_buffer[34].sig_547.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[33].sig_546.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[34] ), 
    .D0(\Controller_inst.temp_buffer[33] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[49] ), 
    .Q1(\Controller_inst.temp_buffer[50] ), 
    .F0(\Controller_inst.temp_buffer[33].sig_546.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[34].sig_547.FeedThruLUT ));
  Controller_inst_SLICE_722 \Controller_inst.SLICE_722 ( 
    .DI1(\Controller_inst.temp_buffer[36].sig_549.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[35].sig_548.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[36] ), 
    .D0(\Controller_inst.temp_buffer[35] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[51] ), 
    .Q1(\Controller_inst.temp_buffer[52] ), 
    .F0(\Controller_inst.temp_buffer[35].sig_548.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[36].sig_549.FeedThruLUT ));
  Controller_inst_SLICE_724 \Controller_inst.SLICE_724 ( 
    .DI1(\Controller_inst.temp_buffer[38].sig_551.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[37].sig_550.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[38] ), 
    .D0(\Controller_inst.temp_buffer[37] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[53] ), 
    .Q1(\Controller_inst.temp_buffer[54] ), 
    .F0(\Controller_inst.temp_buffer[37].sig_550.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[38].sig_551.FeedThruLUT ));
  Controller_inst_SLICE_726 \Controller_inst.SLICE_726 ( 
    .DI1(\Controller_inst.temp_buffer[40].sig_553.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[39].sig_552.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[40] ), 
    .D0(\Controller_inst.temp_buffer[39] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[55] ), 
    .Q1(\Controller_inst.temp_buffer[56] ), 
    .F0(\Controller_inst.temp_buffer[39].sig_552.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[40].sig_553.FeedThruLUT ));
  Controller_inst_SLICE_728 \Controller_inst.SLICE_728 ( 
    .DI1(\Controller_inst.temp_buffer[42].sig_555.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[41].sig_554.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[42] ), 
    .D0(\Controller_inst.temp_buffer[41] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[57] ), 
    .Q1(\Controller_inst.temp_buffer[58] ), 
    .F0(\Controller_inst.temp_buffer[41].sig_554.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[42].sig_555.FeedThruLUT ));
  Controller_inst_SLICE_730 \Controller_inst.SLICE_730 ( 
    .DI1(\Controller_inst.temp_buffer[44].sig_557.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[43].sig_556.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[44] ), 
    .D0(\Controller_inst.temp_buffer[43] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[59] ), 
    .Q1(\Controller_inst.temp_buffer[60] ), 
    .F0(\Controller_inst.temp_buffer[43].sig_556.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[44].sig_557.FeedThruLUT ));
  Controller_inst_SLICE_732 \Controller_inst.SLICE_732 ( 
    .DI1(\Controller_inst.temp_buffer[46].sig_559.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[45].sig_558.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[46] ), 
    .D0(\Controller_inst.temp_buffer[45] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[61] ), 
    .Q1(\Controller_inst.temp_buffer[62] ), 
    .F0(\Controller_inst.temp_buffer[45].sig_558.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[46].sig_559.FeedThruLUT ));
  Controller_inst_SLICE_734 \Controller_inst.SLICE_734 ( 
    .DI1(\Controller_inst.temp_buffer[48].sig_561.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[47].sig_560.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[48] ), 
    .D0(\Controller_inst.temp_buffer[47] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[63] ), 
    .Q1(\Controller_inst.temp_buffer[64] ), 
    .F0(\Controller_inst.temp_buffer[47].sig_560.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[48].sig_561.FeedThruLUT ));
  Controller_inst_SLICE_736 \Controller_inst.SLICE_736 ( 
    .DI1(\Controller_inst.temp_buffer[50].sig_563.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[49].sig_562.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[50] ), 
    .D0(\Controller_inst.temp_buffer[49] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[65] ), 
    .Q1(\Controller_inst.temp_buffer[66] ), 
    .F0(\Controller_inst.temp_buffer[49].sig_562.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[50].sig_563.FeedThruLUT ));
  Controller_inst_SLICE_738 \Controller_inst.SLICE_738 ( 
    .DI1(\Controller_inst.temp_buffer[52].sig_565.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[51].sig_564.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[52] ), 
    .D0(\Controller_inst.temp_buffer[51] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[67] ), 
    .Q1(\Controller_inst.temp_buffer[68] ), 
    .F0(\Controller_inst.temp_buffer[51].sig_564.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[52].sig_565.FeedThruLUT ));
  Controller_inst_SLICE_740 \Controller_inst.SLICE_740 ( 
    .DI1(\Controller_inst.temp_buffer[54].sig_567.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[53].sig_566.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[54] ), 
    .D0(\Controller_inst.temp_buffer[53] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[69] ), 
    .Q1(\Controller_inst.temp_buffer[70] ), 
    .F0(\Controller_inst.temp_buffer[53].sig_566.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[54].sig_567.FeedThruLUT ));
  Controller_inst_SLICE_742 \Controller_inst.SLICE_742 ( 
    .DI1(\Controller_inst.temp_buffer[56].sig_569.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[55].sig_568.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[56] ), 
    .D0(\Controller_inst.temp_buffer[55] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[71] ), 
    .Q1(\Controller_inst.temp_buffer[72] ), 
    .F0(\Controller_inst.temp_buffer[55].sig_568.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[56].sig_569.FeedThruLUT ));
  Controller_inst_SLICE_744 \Controller_inst.SLICE_744 ( 
    .DI1(\Controller_inst.temp_buffer[58].sig_571.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[57].sig_570.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[58] ), 
    .D0(\Controller_inst.temp_buffer[57] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[73] ), 
    .Q1(\Controller_inst.temp_buffer[74] ), 
    .F0(\Controller_inst.temp_buffer[57].sig_570.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[58].sig_571.FeedThruLUT ));
  Controller_inst_SLICE_746 \Controller_inst.SLICE_746 ( 
    .DI1(\Controller_inst.temp_buffer[60].sig_573.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[59].sig_572.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[60] ), 
    .D0(\Controller_inst.temp_buffer[59] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[75] ), 
    .Q1(\Controller_inst.temp_buffer[76] ), 
    .F0(\Controller_inst.temp_buffer[59].sig_572.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[60].sig_573.FeedThruLUT ));
  Controller_inst_SLICE_748 \Controller_inst.SLICE_748 ( 
    .DI1(\Controller_inst.temp_buffer[62].sig_575.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[61].sig_574.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[62] ), 
    .D0(\Controller_inst.temp_buffer[61] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[77] ), 
    .Q1(\Controller_inst.temp_buffer[78] ), 
    .F0(\Controller_inst.temp_buffer[61].sig_574.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[62].sig_575.FeedThruLUT ));
  Controller_inst_SLICE_750 \Controller_inst.SLICE_750 ( 
    .DI1(\Controller_inst.temp_buffer[64].sig_577.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[63].sig_576.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[64] ), 
    .D0(\Controller_inst.temp_buffer[63] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[79] ), 
    .Q1(\Controller_inst.temp_buffer[80] ), 
    .F0(\Controller_inst.temp_buffer[63].sig_576.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[64].sig_577.FeedThruLUT ));
  Controller_inst_SLICE_752 \Controller_inst.SLICE_752 ( 
    .DI1(\Controller_inst.temp_buffer[66].sig_579.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[65].sig_578.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[66] ), 
    .D0(\Controller_inst.temp_buffer[65] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[81] ), 
    .Q1(\Controller_inst.temp_buffer[82] ), 
    .F0(\Controller_inst.temp_buffer[65].sig_578.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[66].sig_579.FeedThruLUT ));
  Controller_inst_SLICE_754 \Controller_inst.SLICE_754 ( 
    .DI1(\Controller_inst.temp_buffer[68].sig_581.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[67].sig_580.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[68] ), 
    .D0(\Controller_inst.temp_buffer[67] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[83] ), 
    .Q1(\Controller_inst.temp_buffer[84] ), 
    .F0(\Controller_inst.temp_buffer[67].sig_580.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[68].sig_581.FeedThruLUT ));
  Controller_inst_SLICE_756 \Controller_inst.SLICE_756 ( 
    .DI1(\Controller_inst.temp_buffer[70].sig_583.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[69].sig_582.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[70] ), 
    .D0(\Controller_inst.temp_buffer[69] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[85] ), 
    .Q1(\Controller_inst.temp_buffer[86] ), 
    .F0(\Controller_inst.temp_buffer[69].sig_582.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[70].sig_583.FeedThruLUT ));
  Controller_inst_SLICE_758 \Controller_inst.SLICE_758 ( 
    .DI1(\Controller_inst.temp_buffer[72].sig_585.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[71].sig_584.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[72] ), 
    .D0(\Controller_inst.temp_buffer[71] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[87] ), 
    .Q1(\Controller_inst.temp_buffer[88] ), 
    .F0(\Controller_inst.temp_buffer[71].sig_584.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[72].sig_585.FeedThruLUT ));
  Controller_inst_SLICE_760 \Controller_inst.SLICE_760 ( 
    .DI1(\Controller_inst.temp_buffer[74].sig_587.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[73].sig_586.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[74] ), 
    .D0(\Controller_inst.temp_buffer[73] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[89] ), 
    .Q1(\Controller_inst.temp_buffer[90] ), 
    .F0(\Controller_inst.temp_buffer[73].sig_586.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[74].sig_587.FeedThruLUT ));
  Controller_inst_SLICE_762 \Controller_inst.SLICE_762 ( 
    .DI1(\Controller_inst.temp_buffer[76].sig_589.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[75].sig_588.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[76] ), 
    .D0(\Controller_inst.temp_buffer[75] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[91] ), 
    .Q1(\Controller_inst.temp_buffer[92] ), 
    .F0(\Controller_inst.temp_buffer[75].sig_588.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[76].sig_589.FeedThruLUT ));
  Controller_inst_SLICE_764 \Controller_inst.SLICE_764 ( 
    .DI1(\Controller_inst.temp_buffer[78].sig_591.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[77].sig_590.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[78] ), 
    .D0(\Controller_inst.temp_buffer[77] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[93] ), 
    .Q1(\Controller_inst.temp_buffer[94] ), 
    .F0(\Controller_inst.temp_buffer[77].sig_590.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[78].sig_591.FeedThruLUT ));
  Controller_inst_SLICE_766 \Controller_inst.SLICE_766 ( 
    .DI1(\Controller_inst.temp_buffer[80].sig_593.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[79].sig_592.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[80] ), 
    .C0(\Controller_inst.temp_buffer[79] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[95] ), 
    .Q1(\Controller_inst.temp_buffer[96] ), 
    .F0(\Controller_inst.temp_buffer[79].sig_592.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[80].sig_593.FeedThruLUT ));
  Controller_inst_SLICE_768 \Controller_inst.SLICE_768 ( 
    .DI1(\Controller_inst.temp_buffer[82].sig_595.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[81].sig_594.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[82] ), 
    .D0(\Controller_inst.temp_buffer[81] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[97] ), 
    .Q1(\Controller_inst.temp_buffer[98] ), 
    .F0(\Controller_inst.temp_buffer[81].sig_594.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[82].sig_595.FeedThruLUT ));
  Controller_inst_SLICE_770 \Controller_inst.SLICE_770 ( 
    .DI1(\Controller_inst.temp_buffer[84].sig_597.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[83].sig_596.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[84] ), 
    .D0(\Controller_inst.temp_buffer[83] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[99] ), 
    .Q1(\Controller_inst.temp_buffer[100] ), 
    .F0(\Controller_inst.temp_buffer[83].sig_596.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[84].sig_597.FeedThruLUT ));
  Controller_inst_SLICE_772 \Controller_inst.SLICE_772 ( 
    .DI1(\Controller_inst.temp_buffer[86].sig_599.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[85].sig_598.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[86] ), 
    .D0(\Controller_inst.temp_buffer[85] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[101] ), 
    .Q1(\Controller_inst.temp_buffer[102] ), 
    .F0(\Controller_inst.temp_buffer[85].sig_598.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[86].sig_599.FeedThruLUT ));
  Controller_inst_SLICE_774 \Controller_inst.SLICE_774 ( 
    .DI1(\Controller_inst.temp_buffer[88].sig_601.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[87].sig_600.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[88] ), 
    .D0(\Controller_inst.temp_buffer[87] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[103] ), 
    .Q1(\Controller_inst.temp_buffer[104] ), 
    .F0(\Controller_inst.temp_buffer[87].sig_600.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[88].sig_601.FeedThruLUT ));
  Controller_inst_SLICE_776 \Controller_inst.SLICE_776 ( 
    .DI1(\Controller_inst.temp_buffer[90].sig_603.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[89].sig_602.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[90] ), 
    .D0(\Controller_inst.temp_buffer[89] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[105] ), 
    .Q1(\Controller_inst.temp_buffer[106] ), 
    .F0(\Controller_inst.temp_buffer[89].sig_602.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[90].sig_603.FeedThruLUT ));
  Controller_inst_SLICE_778 \Controller_inst.SLICE_778 ( 
    .DI1(\Controller_inst.temp_buffer[92].sig_605.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[91].sig_604.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[92] ), 
    .C0(\Controller_inst.temp_buffer[91] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[107] ), 
    .Q1(\Controller_inst.temp_buffer[108] ), 
    .F0(\Controller_inst.temp_buffer[91].sig_604.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[92].sig_605.FeedThruLUT ));
  Controller_inst_SLICE_780 \Controller_inst.SLICE_780 ( 
    .DI1(\Controller_inst.temp_buffer[94].sig_607.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[93].sig_606.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[94] ), 
    .D0(\Controller_inst.temp_buffer[93] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[109] ), 
    .Q1(\Controller_inst.temp_buffer[110] ), 
    .F0(\Controller_inst.temp_buffer[93].sig_606.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[94].sig_607.FeedThruLUT ));
  Controller_inst_SLICE_782 \Controller_inst.SLICE_782 ( 
    .DI1(\Controller_inst.temp_buffer[96].sig_609.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[95].sig_608.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[96] ), 
    .D0(\Controller_inst.temp_buffer[95] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[111] ), 
    .Q1(\Controller_inst.temp_buffer[112] ), 
    .F0(\Controller_inst.temp_buffer[95].sig_608.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[96].sig_609.FeedThruLUT ));
  Controller_inst_SLICE_784 \Controller_inst.SLICE_784 ( 
    .DI1(\Controller_inst.temp_buffer[98].sig_611.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[97].sig_610.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[98] ), 
    .D0(\Controller_inst.temp_buffer[97] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[113] ), 
    .Q1(\Controller_inst.temp_buffer[114] ), 
    .F0(\Controller_inst.temp_buffer[97].sig_610.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[98].sig_611.FeedThruLUT ));
  Controller_inst_SLICE_786 \Controller_inst.SLICE_786 ( 
    .DI1(\Controller_inst.temp_buffer[100].sig_613.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[99].sig_612.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[100] ), 
    .D0(\Controller_inst.temp_buffer[99] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[115] ), 
    .Q1(\Controller_inst.temp_buffer[116] ), 
    .F0(\Controller_inst.temp_buffer[99].sig_612.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[100].sig_613.FeedThruLUT ));
  Controller_inst_SLICE_788 \Controller_inst.SLICE_788 ( 
    .DI1(\Controller_inst.temp_buffer[102].sig_615.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[101].sig_614.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[102] ), 
    .D0(\Controller_inst.temp_buffer[101] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[117] ), 
    .Q1(\Controller_inst.temp_buffer[118] ), 
    .F0(\Controller_inst.temp_buffer[101].sig_614.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[102].sig_615.FeedThruLUT ));
  Controller_inst_SLICE_790 \Controller_inst.SLICE_790 ( 
    .DI1(\Controller_inst.temp_buffer[104].sig_617.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[103].sig_616.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[104] ), 
    .D0(\Controller_inst.temp_buffer[103] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[119] ), 
    .Q1(\Controller_inst.temp_buffer[120] ), 
    .F0(\Controller_inst.temp_buffer[103].sig_616.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[104].sig_617.FeedThruLUT ));
  Controller_inst_SLICE_792 \Controller_inst.SLICE_792 ( 
    .DI1(\Controller_inst.temp_buffer[106].sig_619.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[105].sig_618.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[106] ), 
    .D0(\Controller_inst.temp_buffer[105] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[121] ), 
    .Q1(\Controller_inst.temp_buffer[122] ), 
    .F0(\Controller_inst.temp_buffer[105].sig_618.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[106].sig_619.FeedThruLUT ));
  Controller_inst_SLICE_794 \Controller_inst.SLICE_794 ( 
    .DI1(\Controller_inst.temp_buffer[108].sig_621.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[107].sig_620.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[108] ), 
    .D0(\Controller_inst.temp_buffer[107] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[123] ), 
    .Q1(\Controller_inst.temp_buffer[124] ), 
    .F0(\Controller_inst.temp_buffer[107].sig_620.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[108].sig_621.FeedThruLUT ));
  Controller_inst_SLICE_796 \Controller_inst.SLICE_796 ( 
    .DI1(\Controller_inst.temp_buffer[110].sig_623.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[109].sig_622.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[110] ), 
    .D0(\Controller_inst.temp_buffer[109] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[125] ), 
    .Q1(\Controller_inst.temp_buffer[126] ), 
    .F0(\Controller_inst.temp_buffer[109].sig_622.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[110].sig_623.FeedThruLUT ));
  Controller_inst_SLICE_798 \Controller_inst.SLICE_798 ( 
    .DI1(\Controller_inst.temp_buffer[112].sig_625.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[111].sig_624.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[112] ), 
    .D0(\Controller_inst.temp_buffer[111] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[127] ), 
    .Q1(\Controller_inst.temp_buffer[128] ), 
    .F0(\Controller_inst.temp_buffer[111].sig_624.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[112].sig_625.FeedThruLUT ));
  Controller_inst_SLICE_800 \Controller_inst.SLICE_800 ( 
    .DI1(\Controller_inst.temp_buffer[114].sig_627.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[113].sig_626.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[114] ), 
    .D0(\Controller_inst.temp_buffer[113] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[129] ), 
    .Q1(\Controller_inst.temp_buffer[130] ), 
    .F0(\Controller_inst.temp_buffer[113].sig_626.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[114].sig_627.FeedThruLUT ));
  Controller_inst_SLICE_802 \Controller_inst.SLICE_802 ( 
    .DI1(\Controller_inst.temp_buffer[116].sig_629.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[115].sig_628.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[116] ), 
    .D0(\Controller_inst.temp_buffer[115] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[131] ), 
    .Q1(\Controller_inst.temp_buffer[132] ), 
    .F0(\Controller_inst.temp_buffer[115].sig_628.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[116].sig_629.FeedThruLUT ));
  Controller_inst_SLICE_804 \Controller_inst.SLICE_804 ( 
    .DI1(\Controller_inst.temp_buffer[118].sig_631.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[117].sig_630.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[118] ), 
    .D0(\Controller_inst.temp_buffer[117] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[133] ), 
    .Q1(\Controller_inst.temp_buffer[134] ), 
    .F0(\Controller_inst.temp_buffer[117].sig_630.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[118].sig_631.FeedThruLUT ));
  Controller_inst_SLICE_806 \Controller_inst.SLICE_806 ( 
    .DI1(\Controller_inst.temp_buffer[120].sig_633.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[119].sig_632.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[120] ), 
    .D0(\Controller_inst.temp_buffer[119] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[135] ), 
    .Q1(\Controller_inst.temp_buffer[136] ), 
    .F0(\Controller_inst.temp_buffer[119].sig_632.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[120].sig_633.FeedThruLUT ));
  Controller_inst_SLICE_808 \Controller_inst.SLICE_808 ( 
    .DI1(\Controller_inst.temp_buffer[122].sig_635.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[121].sig_634.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[122] ), 
    .D0(\Controller_inst.temp_buffer[121] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[137] ), 
    .Q1(\Controller_inst.temp_buffer[138] ), 
    .F0(\Controller_inst.temp_buffer[121].sig_634.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[122].sig_635.FeedThruLUT ));
  Controller_inst_SLICE_810 \Controller_inst.SLICE_810 ( 
    .DI1(\Controller_inst.temp_buffer[124].sig_637.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[123].sig_636.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[124] ), 
    .D0(\Controller_inst.temp_buffer[123] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[139] ), 
    .Q1(\Controller_inst.temp_buffer[140] ), 
    .F0(\Controller_inst.temp_buffer[123].sig_636.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[124].sig_637.FeedThruLUT ));
  Controller_inst_SLICE_812 \Controller_inst.SLICE_812 ( 
    .DI1(\Controller_inst.temp_buffer[126].sig_639.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[125].sig_638.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[126] ), 
    .D0(\Controller_inst.temp_buffer[125] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[141] ), 
    .Q1(\Controller_inst.temp_buffer[142] ), 
    .F0(\Controller_inst.temp_buffer[125].sig_638.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[126].sig_639.FeedThruLUT ));
  Controller_inst_SLICE_814 \Controller_inst.SLICE_814 ( 
    .DI1(\Controller_inst.temp_buffer[128].sig_641.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[127].sig_640.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[128] ), 
    .D0(\Controller_inst.temp_buffer[127] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[143] ), 
    .Q1(\Controller_inst.temp_buffer[144] ), 
    .F0(\Controller_inst.temp_buffer[127].sig_640.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[128].sig_641.FeedThruLUT ));
  Controller_inst_SLICE_816 \Controller_inst.SLICE_816 ( 
    .DI1(\Controller_inst.temp_buffer[130].sig_643.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[129].sig_642.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[130] ), 
    .D0(\Controller_inst.temp_buffer[129] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[145] ), 
    .Q1(\Controller_inst.temp_buffer[146] ), 
    .F0(\Controller_inst.temp_buffer[129].sig_642.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[130].sig_643.FeedThruLUT ));
  Controller_inst_SLICE_818 \Controller_inst.SLICE_818 ( 
    .DI1(\Controller_inst.temp_buffer[132].sig_645.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[131].sig_644.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[132] ), 
    .D0(\Controller_inst.temp_buffer[131] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[147] ), 
    .Q1(\Controller_inst.temp_buffer[148] ), 
    .F0(\Controller_inst.temp_buffer[131].sig_644.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[132].sig_645.FeedThruLUT ));
  Controller_inst_SLICE_820 \Controller_inst.SLICE_820 ( 
    .DI1(\Controller_inst.temp_buffer[134].sig_647.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[133].sig_646.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[134] ), 
    .D0(\Controller_inst.temp_buffer[133] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[149] ), 
    .Q1(\Controller_inst.temp_buffer[150] ), 
    .F0(\Controller_inst.temp_buffer[133].sig_646.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[134].sig_647.FeedThruLUT ));
  Controller_inst_SLICE_822 \Controller_inst.SLICE_822 ( 
    .DI1(\Controller_inst.temp_buffer[136].sig_649.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[135].sig_648.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[136] ), 
    .D0(\Controller_inst.temp_buffer[135] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[151] ), 
    .Q1(\Controller_inst.temp_buffer[152] ), 
    .F0(\Controller_inst.temp_buffer[135].sig_648.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[136].sig_649.FeedThruLUT ));
  Controller_inst_SLICE_824 \Controller_inst.SLICE_824 ( 
    .DI1(\Controller_inst.temp_buffer[138].sig_651.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[137].sig_650.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[138] ), 
    .D0(\Controller_inst.temp_buffer[137] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[153] ), 
    .Q1(\Controller_inst.temp_buffer[154] ), 
    .F0(\Controller_inst.temp_buffer[137].sig_650.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[138].sig_651.FeedThruLUT ));
  Controller_inst_SLICE_826 \Controller_inst.SLICE_826 ( 
    .DI1(\Controller_inst.temp_buffer[140].sig_653.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[139].sig_652.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[140] ), 
    .D0(\Controller_inst.temp_buffer[139] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[155] ), 
    .Q1(\Controller_inst.temp_buffer[156] ), 
    .F0(\Controller_inst.temp_buffer[139].sig_652.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[140].sig_653.FeedThruLUT ));
  Controller_inst_SLICE_828 \Controller_inst.SLICE_828 ( 
    .DI1(\Controller_inst.temp_buffer[142].sig_655.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[141].sig_654.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[142] ), 
    .D0(\Controller_inst.temp_buffer[141] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[157] ), 
    .Q1(\Controller_inst.temp_buffer[158] ), 
    .F0(\Controller_inst.temp_buffer[141].sig_654.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[142].sig_655.FeedThruLUT ));
  Controller_inst_SLICE_830 \Controller_inst.SLICE_830 ( 
    .DI1(\Controller_inst.temp_buffer[144].sig_657.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[143].sig_656.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[144] ), 
    .D0(\Controller_inst.temp_buffer[143] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[159] ), 
    .Q1(\Controller_inst.temp_buffer[160] ), 
    .F0(\Controller_inst.temp_buffer[143].sig_656.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[144].sig_657.FeedThruLUT ));
  Controller_inst_SLICE_832 \Controller_inst.SLICE_832 ( 
    .DI1(\Controller_inst.temp_buffer[146].sig_659.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[145].sig_658.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[146] ), 
    .D0(\Controller_inst.temp_buffer[145] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[161] ), 
    .Q1(\Controller_inst.temp_buffer[162] ), 
    .F0(\Controller_inst.temp_buffer[145].sig_658.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[146].sig_659.FeedThruLUT ));
  Controller_inst_SLICE_834 \Controller_inst.SLICE_834 ( 
    .DI1(\Controller_inst.temp_buffer[148].sig_661.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[147].sig_660.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[148] ), 
    .D0(\Controller_inst.temp_buffer[147] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[163] ), 
    .Q1(\Controller_inst.temp_buffer[164] ), 
    .F0(\Controller_inst.temp_buffer[147].sig_660.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[148].sig_661.FeedThruLUT ));
  Controller_inst_SLICE_836 \Controller_inst.SLICE_836 ( 
    .DI1(\Controller_inst.temp_buffer[150].sig_663.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[149].sig_662.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[150] ), 
    .D0(\Controller_inst.temp_buffer[149] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[165] ), 
    .Q1(\Controller_inst.temp_buffer[166] ), 
    .F0(\Controller_inst.temp_buffer[149].sig_662.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[150].sig_663.FeedThruLUT ));
  Controller_inst_SLICE_838 \Controller_inst.SLICE_838 ( 
    .DI1(\Controller_inst.temp_buffer[152].sig_665.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[151].sig_664.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[152] ), 
    .D0(\Controller_inst.temp_buffer[151] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[167] ), 
    .Q1(\Controller_inst.temp_buffer[168] ), 
    .F0(\Controller_inst.temp_buffer[151].sig_664.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[152].sig_665.FeedThruLUT ));
  Controller_inst_SLICE_840 \Controller_inst.SLICE_840 ( 
    .DI1(\Controller_inst.temp_buffer[154].sig_667.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[153].sig_666.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[154] ), 
    .C0(\Controller_inst.temp_buffer[153] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[169] ), 
    .Q1(\Controller_inst.temp_buffer[170] ), 
    .F0(\Controller_inst.temp_buffer[153].sig_666.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[154].sig_667.FeedThruLUT ));
  Controller_inst_SLICE_842 \Controller_inst.SLICE_842 ( 
    .DI1(\Controller_inst.temp_buffer[156].sig_669.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[155].sig_668.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[156] ), 
    .D0(\Controller_inst.temp_buffer[155] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[171] ), 
    .Q1(\Controller_inst.temp_buffer[172] ), 
    .F0(\Controller_inst.temp_buffer[155].sig_668.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[156].sig_669.FeedThruLUT ));
  Controller_inst_SLICE_844 \Controller_inst.SLICE_844 ( 
    .DI1(\Controller_inst.temp_buffer[158].sig_671.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[157].sig_670.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[158] ), 
    .D0(\Controller_inst.temp_buffer[157] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[173] ), 
    .Q1(\Controller_inst.temp_buffer[174] ), 
    .F0(\Controller_inst.temp_buffer[157].sig_670.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[158].sig_671.FeedThruLUT ));
  Controller_inst_SLICE_846 \Controller_inst.SLICE_846 ( 
    .DI1(\Controller_inst.temp_buffer[160].sig_673.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[159].sig_672.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[160] ), 
    .D0(\Controller_inst.temp_buffer[159] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[175] ), 
    .Q1(\Controller_inst.temp_buffer[176] ), 
    .F0(\Controller_inst.temp_buffer[159].sig_672.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[160].sig_673.FeedThruLUT ));
  Controller_inst_SLICE_848 \Controller_inst.SLICE_848 ( 
    .DI1(\Controller_inst.temp_buffer[162].sig_675.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[161].sig_674.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[162] ), 
    .D0(\Controller_inst.temp_buffer[161] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[177] ), 
    .Q1(\Controller_inst.temp_buffer[178] ), 
    .F0(\Controller_inst.temp_buffer[161].sig_674.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[162].sig_675.FeedThruLUT ));
  Controller_inst_SLICE_850 \Controller_inst.SLICE_850 ( 
    .DI1(\Controller_inst.temp_buffer[164].sig_677.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[163].sig_676.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[164] ), 
    .D0(\Controller_inst.temp_buffer[163] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[179] ), 
    .Q1(\Controller_inst.temp_buffer[180] ), 
    .F0(\Controller_inst.temp_buffer[163].sig_676.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[164].sig_677.FeedThruLUT ));
  Controller_inst_SLICE_852 \Controller_inst.SLICE_852 ( 
    .DI1(\Controller_inst.temp_buffer[166].sig_679.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[165].sig_678.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[166] ), 
    .D0(\Controller_inst.temp_buffer[165] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[181] ), 
    .Q1(\Controller_inst.temp_buffer[182] ), 
    .F0(\Controller_inst.temp_buffer[165].sig_678.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[166].sig_679.FeedThruLUT ));
  Controller_inst_SLICE_854 \Controller_inst.SLICE_854 ( 
    .DI1(\Controller_inst.temp_buffer[168].sig_681.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[167].sig_680.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[168] ), 
    .C0(\Controller_inst.temp_buffer[167] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[183] ), 
    .Q1(\Controller_inst.temp_buffer[184] ), 
    .F0(\Controller_inst.temp_buffer[167].sig_680.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[168].sig_681.FeedThruLUT ));
  Controller_inst_SLICE_856 \Controller_inst.SLICE_856 ( 
    .DI1(\Controller_inst.temp_buffer[170].sig_683.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[169].sig_682.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[170] ), 
    .D0(\Controller_inst.temp_buffer[169] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[185] ), 
    .Q1(\Controller_inst.temp_buffer[186] ), 
    .F0(\Controller_inst.temp_buffer[169].sig_682.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[170].sig_683.FeedThruLUT ));
  Controller_inst_SLICE_858 \Controller_inst.SLICE_858 ( 
    .DI1(\Controller_inst.temp_buffer[172].sig_685.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[171].sig_684.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[172] ), 
    .D0(\Controller_inst.temp_buffer[171] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[187] ), 
    .Q1(\Controller_inst.temp_buffer[188] ), 
    .F0(\Controller_inst.temp_buffer[171].sig_684.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[172].sig_685.FeedThruLUT ));
  Controller_inst_SLICE_860 \Controller_inst.SLICE_860 ( 
    .DI1(\Controller_inst.temp_buffer[174].sig_687.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[173].sig_686.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[174] ), 
    .D0(\Controller_inst.temp_buffer[173] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[189] ), 
    .Q1(\Controller_inst.temp_buffer[190] ), 
    .F0(\Controller_inst.temp_buffer[173].sig_686.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[174].sig_687.FeedThruLUT ));
  Controller_inst_SLICE_862 \Controller_inst.SLICE_862 ( 
    .DI1(\Controller_inst.temp_buffer[176].sig_689.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[175].sig_688.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[176] ), 
    .D0(\Controller_inst.temp_buffer[175] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[191] ), 
    .Q1(\Controller_inst.temp_buffer[192] ), 
    .F0(\Controller_inst.temp_buffer[175].sig_688.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[176].sig_689.FeedThruLUT ));
  Controller_inst_SLICE_864 \Controller_inst.SLICE_864 ( 
    .DI1(\Controller_inst.temp_buffer[178].sig_691.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[177].sig_690.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[178] ), 
    .D0(\Controller_inst.temp_buffer[177] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[193] ), 
    .Q1(\Controller_inst.temp_buffer[194] ), 
    .F0(\Controller_inst.temp_buffer[177].sig_690.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[178].sig_691.FeedThruLUT ));
  Controller_inst_SLICE_866 \Controller_inst.SLICE_866 ( 
    .DI1(\Controller_inst.temp_buffer[180].sig_693.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[179].sig_692.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[180] ), 
    .D0(\Controller_inst.temp_buffer[179] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[195] ), 
    .Q1(\Controller_inst.temp_buffer[196] ), 
    .F0(\Controller_inst.temp_buffer[179].sig_692.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[180].sig_693.FeedThruLUT ));
  Controller_inst_SLICE_868 \Controller_inst.SLICE_868 ( 
    .DI1(\Controller_inst.temp_buffer[182].sig_695.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[181].sig_694.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[182] ), 
    .D0(\Controller_inst.temp_buffer[181] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[197] ), 
    .Q1(\Controller_inst.temp_buffer[198] ), 
    .F0(\Controller_inst.temp_buffer[181].sig_694.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[182].sig_695.FeedThruLUT ));
  Controller_inst_SLICE_870 \Controller_inst.SLICE_870 ( 
    .DI1(\Controller_inst.temp_buffer[184].sig_697.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[183].sig_696.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[184] ), 
    .C0(\Controller_inst.temp_buffer[183] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[199] ), 
    .Q1(\Controller_inst.temp_buffer[200] ), 
    .F0(\Controller_inst.temp_buffer[183].sig_696.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[184].sig_697.FeedThruLUT ));
  Controller_inst_SLICE_872 \Controller_inst.SLICE_872 ( 
    .DI1(\Controller_inst.temp_buffer[186].sig_699.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[185].sig_698.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[186] ), 
    .D0(\Controller_inst.temp_buffer[185] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[201] ), 
    .Q1(\Controller_inst.temp_buffer[202] ), 
    .F0(\Controller_inst.temp_buffer[185].sig_698.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[186].sig_699.FeedThruLUT ));
  Controller_inst_SLICE_874 \Controller_inst.SLICE_874 ( 
    .DI1(\Controller_inst.temp_buffer[188].sig_701.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[187].sig_700.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[188] ), 
    .D0(\Controller_inst.temp_buffer[187] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[203] ), 
    .Q1(\Controller_inst.temp_buffer[204] ), 
    .F0(\Controller_inst.temp_buffer[187].sig_700.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[188].sig_701.FeedThruLUT ));
  Controller_inst_SLICE_876 \Controller_inst.SLICE_876 ( 
    .DI1(\Controller_inst.temp_buffer[190].sig_703.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[189].sig_702.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[190] ), 
    .D0(\Controller_inst.temp_buffer[189] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[205] ), 
    .Q1(\Controller_inst.temp_buffer[206] ), 
    .F0(\Controller_inst.temp_buffer[189].sig_702.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[190].sig_703.FeedThruLUT ));
  Controller_inst_SLICE_878 \Controller_inst.SLICE_878 ( 
    .DI1(\Controller_inst.temp_buffer[192].sig_705.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[191].sig_704.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[192] ), 
    .D0(\Controller_inst.temp_buffer[191] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[207] ), 
    .Q1(\Controller_inst.temp_buffer[208] ), 
    .F0(\Controller_inst.temp_buffer[191].sig_704.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[192].sig_705.FeedThruLUT ));
  Controller_inst_SLICE_880 \Controller_inst.SLICE_880 ( 
    .DI1(\Controller_inst.temp_buffer[194].sig_707.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[193].sig_706.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[194] ), 
    .D0(\Controller_inst.temp_buffer[193] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[209] ), 
    .Q1(\Controller_inst.temp_buffer[210] ), 
    .F0(\Controller_inst.temp_buffer[193].sig_706.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[194].sig_707.FeedThruLUT ));
  Controller_inst_SLICE_882 \Controller_inst.SLICE_882 ( 
    .DI1(\Controller_inst.temp_buffer[196].sig_709.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[195].sig_708.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[196] ), 
    .D0(\Controller_inst.temp_buffer[195] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[211] ), 
    .Q1(\Controller_inst.temp_buffer[212] ), 
    .F0(\Controller_inst.temp_buffer[195].sig_708.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[196].sig_709.FeedThruLUT ));
  Controller_inst_SLICE_884 \Controller_inst.SLICE_884 ( 
    .DI1(\Controller_inst.temp_buffer[198].sig_711.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[197].sig_710.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[198] ), 
    .D0(\Controller_inst.temp_buffer[197] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[213] ), 
    .Q1(\Controller_inst.temp_buffer[214] ), 
    .F0(\Controller_inst.temp_buffer[197].sig_710.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[198].sig_711.FeedThruLUT ));
  Controller_inst_SLICE_886 \Controller_inst.SLICE_886 ( 
    .DI1(\Controller_inst.temp_buffer[200].sig_713.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[199].sig_712.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[200] ), 
    .D0(\Controller_inst.temp_buffer[199] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[215] ), 
    .Q1(\Controller_inst.temp_buffer[216] ), 
    .F0(\Controller_inst.temp_buffer[199].sig_712.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[200].sig_713.FeedThruLUT ));
  Controller_inst_SLICE_888 \Controller_inst.SLICE_888 ( 
    .DI1(\Controller_inst.temp_buffer[202].sig_715.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[201].sig_714.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[202] ), 
    .D0(\Controller_inst.temp_buffer[201] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[217] ), 
    .Q1(\Controller_inst.temp_buffer[218] ), 
    .F0(\Controller_inst.temp_buffer[201].sig_714.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[202].sig_715.FeedThruLUT ));
  Controller_inst_SLICE_890 \Controller_inst.SLICE_890 ( 
    .DI1(\Controller_inst.temp_buffer[204].sig_717.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[203].sig_716.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[204] ), 
    .D0(\Controller_inst.temp_buffer[203] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[219] ), 
    .Q1(\Controller_inst.temp_buffer[220] ), 
    .F0(\Controller_inst.temp_buffer[203].sig_716.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[204].sig_717.FeedThruLUT ));
  Controller_inst_SLICE_892 \Controller_inst.SLICE_892 ( 
    .DI1(\Controller_inst.temp_buffer[206].sig_719.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[205].sig_718.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[206] ), 
    .D0(\Controller_inst.temp_buffer[205] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[221] ), 
    .Q1(\Controller_inst.temp_buffer[222] ), 
    .F0(\Controller_inst.temp_buffer[205].sig_718.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[206].sig_719.FeedThruLUT ));
  Controller_inst_SLICE_894 \Controller_inst.SLICE_894 ( 
    .DI1(\Controller_inst.temp_buffer[208].sig_721.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[207].sig_720.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[208] ), 
    .C0(\Controller_inst.temp_buffer[207] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[223] ), 
    .Q1(\Controller_inst.temp_buffer[224] ), 
    .F0(\Controller_inst.temp_buffer[207].sig_720.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[208].sig_721.FeedThruLUT ));
  Controller_inst_SLICE_896 \Controller_inst.SLICE_896 ( 
    .DI1(\Controller_inst.temp_buffer[210].sig_723.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[209].sig_722.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[210] ), 
    .D0(\Controller_inst.temp_buffer[209] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[225] ), 
    .Q1(\Controller_inst.temp_buffer[226] ), 
    .F0(\Controller_inst.temp_buffer[209].sig_722.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[210].sig_723.FeedThruLUT ));
  Controller_inst_SLICE_898 \Controller_inst.SLICE_898 ( 
    .DI1(\Controller_inst.temp_buffer[212].sig_725.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[211].sig_724.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[212] ), 
    .D0(\Controller_inst.temp_buffer[211] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[227] ), 
    .Q1(\Controller_inst.temp_buffer[228] ), 
    .F0(\Controller_inst.temp_buffer[211].sig_724.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[212].sig_725.FeedThruLUT ));
  Controller_inst_SLICE_900 \Controller_inst.SLICE_900 ( 
    .DI1(\Controller_inst.temp_buffer[214].sig_727.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[213].sig_726.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[214] ), 
    .D0(\Controller_inst.temp_buffer[213] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[229] ), 
    .Q1(\Controller_inst.temp_buffer[230] ), 
    .F0(\Controller_inst.temp_buffer[213].sig_726.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[214].sig_727.FeedThruLUT ));
  Controller_inst_SLICE_902 \Controller_inst.SLICE_902 ( 
    .DI1(\Controller_inst.temp_buffer[216].sig_729.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[215].sig_728.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[216] ), 
    .D0(\Controller_inst.temp_buffer[215] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[231] ), 
    .Q1(\Controller_inst.temp_buffer[232] ), 
    .F0(\Controller_inst.temp_buffer[215].sig_728.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[216].sig_729.FeedThruLUT ));
  Controller_inst_SLICE_904 \Controller_inst.SLICE_904 ( 
    .DI1(\Controller_inst.temp_buffer[218].sig_731.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[217].sig_730.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[218] ), 
    .D0(\Controller_inst.temp_buffer[217] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[233] ), 
    .Q1(\Controller_inst.temp_buffer[234] ), 
    .F0(\Controller_inst.temp_buffer[217].sig_730.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[218].sig_731.FeedThruLUT ));
  Controller_inst_SLICE_906 \Controller_inst.SLICE_906 ( 
    .DI1(\Controller_inst.temp_buffer[220].sig_733.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[219].sig_732.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[220] ), 
    .D0(\Controller_inst.temp_buffer[219] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[235] ), 
    .Q1(\Controller_inst.temp_buffer[236] ), 
    .F0(\Controller_inst.temp_buffer[219].sig_732.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[220].sig_733.FeedThruLUT ));
  Controller_inst_SLICE_908 \Controller_inst.SLICE_908 ( 
    .DI1(\Controller_inst.temp_buffer[222].sig_735.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[221].sig_734.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[222] ), 
    .D0(\Controller_inst.temp_buffer[221] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[237] ), 
    .Q1(\Controller_inst.temp_buffer[238] ), 
    .F0(\Controller_inst.temp_buffer[221].sig_734.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[222].sig_735.FeedThruLUT ));
  Controller_inst_SLICE_910 \Controller_inst.SLICE_910 ( 
    .DI1(\Controller_inst.temp_buffer[224].sig_737.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[223].sig_736.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[224] ), 
    .D0(\Controller_inst.temp_buffer[223] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[239] ), 
    .Q1(\Controller_inst.temp_buffer[240] ), 
    .F0(\Controller_inst.temp_buffer[223].sig_736.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[224].sig_737.FeedThruLUT ));
  Controller_inst_SLICE_912 \Controller_inst.SLICE_912 ( 
    .DI1(\Controller_inst.temp_buffer[226].sig_739.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[225].sig_738.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[226] ), 
    .D0(\Controller_inst.temp_buffer[225] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[241] ), 
    .Q1(\Controller_inst.temp_buffer[242] ), 
    .F0(\Controller_inst.temp_buffer[225].sig_738.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[226].sig_739.FeedThruLUT ));
  Controller_inst_SLICE_914 \Controller_inst.SLICE_914 ( 
    .DI1(\Controller_inst.temp_buffer[228].sig_741.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[227].sig_740.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[228] ), 
    .D0(\Controller_inst.temp_buffer[227] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[243] ), 
    .Q1(\Controller_inst.temp_buffer[244] ), 
    .F0(\Controller_inst.temp_buffer[227].sig_740.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[228].sig_741.FeedThruLUT ));
  Controller_inst_SLICE_916 \Controller_inst.SLICE_916 ( 
    .DI1(\Controller_inst.temp_buffer[230].sig_743.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[229].sig_742.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[230] ), 
    .D0(\Controller_inst.temp_buffer[229] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[245] ), 
    .Q1(\Controller_inst.temp_buffer[246] ), 
    .F0(\Controller_inst.temp_buffer[229].sig_742.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[230].sig_743.FeedThruLUT ));
  Controller_inst_SLICE_918 \Controller_inst.SLICE_918 ( 
    .DI1(\Controller_inst.temp_buffer[232].sig_745.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[231].sig_744.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[232] ), 
    .D0(\Controller_inst.temp_buffer[231] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[247] ), 
    .Q1(\Controller_inst.temp_buffer[248] ), 
    .F0(\Controller_inst.temp_buffer[231].sig_744.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[232].sig_745.FeedThruLUT ));
  Controller_inst_SLICE_920 \Controller_inst.SLICE_920 ( 
    .DI1(\Controller_inst.temp_buffer[234].sig_747.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[233].sig_746.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[234] ), 
    .D0(\Controller_inst.temp_buffer[233] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[249] ), 
    .Q1(\Controller_inst.temp_buffer[250] ), 
    .F0(\Controller_inst.temp_buffer[233].sig_746.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[234].sig_747.FeedThruLUT ));
  Controller_inst_SLICE_922 \Controller_inst.SLICE_922 ( 
    .DI1(\Controller_inst.temp_buffer[236].sig_749.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[235].sig_748.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[236] ), 
    .D0(\Controller_inst.temp_buffer[235] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[251] ), 
    .Q1(\Controller_inst.temp_buffer[252] ), 
    .F0(\Controller_inst.temp_buffer[235].sig_748.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[236].sig_749.FeedThruLUT ));
  Controller_inst_SLICE_924 \Controller_inst.SLICE_924 ( 
    .DI1(\Controller_inst.temp_buffer[238].sig_751.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[237].sig_750.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[238] ), 
    .D0(\Controller_inst.temp_buffer[237] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[253] ), 
    .Q1(\Controller_inst.temp_buffer[254] ), 
    .F0(\Controller_inst.temp_buffer[237].sig_750.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[238].sig_751.FeedThruLUT ));
  Controller_inst_SLICE_926 \Controller_inst.SLICE_926 ( 
    .DI1(\Controller_inst.temp_buffer[240].sig_753.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[239].sig_752.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[240] ), 
    .D0(\Controller_inst.temp_buffer[239] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[255] ), 
    .Q1(\Controller_inst.temp_buffer[256] ), 
    .F0(\Controller_inst.temp_buffer[239].sig_752.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[240].sig_753.FeedThruLUT ));
  Controller_inst_SLICE_928 \Controller_inst.SLICE_928 ( 
    .DI1(\Controller_inst.temp_buffer[242].sig_755.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[241].sig_754.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[242] ), 
    .D0(\Controller_inst.temp_buffer[241] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[257] ), 
    .Q1(\Controller_inst.temp_buffer[258] ), 
    .F0(\Controller_inst.temp_buffer[241].sig_754.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[242].sig_755.FeedThruLUT ));
  Controller_inst_SLICE_930 \Controller_inst.SLICE_930 ( 
    .DI1(\Controller_inst.temp_buffer[244].sig_757.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[243].sig_756.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[244] ), 
    .D0(\Controller_inst.temp_buffer[243] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[259] ), 
    .Q1(\Controller_inst.temp_buffer[260] ), 
    .F0(\Controller_inst.temp_buffer[243].sig_756.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[244].sig_757.FeedThruLUT ));
  Controller_inst_SLICE_932 \Controller_inst.SLICE_932 ( 
    .DI1(\Controller_inst.temp_buffer[246].sig_759.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[245].sig_758.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[246] ), 
    .D0(\Controller_inst.temp_buffer[245] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[261] ), 
    .Q1(\Controller_inst.temp_buffer[262] ), 
    .F0(\Controller_inst.temp_buffer[245].sig_758.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[246].sig_759.FeedThruLUT ));
  Controller_inst_SLICE_934 \Controller_inst.SLICE_934 ( 
    .DI1(\Controller_inst.temp_buffer[248].sig_761.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[247].sig_760.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[248] ), 
    .D0(\Controller_inst.temp_buffer[247] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[263] ), 
    .Q1(\Controller_inst.temp_buffer[264] ), 
    .F0(\Controller_inst.temp_buffer[247].sig_760.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[248].sig_761.FeedThruLUT ));
  Controller_inst_SLICE_936 \Controller_inst.SLICE_936 ( 
    .DI1(\Controller_inst.temp_buffer[250].sig_763.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[249].sig_762.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[250] ), 
    .D0(\Controller_inst.temp_buffer[249] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[265] ), 
    .Q1(\Controller_inst.temp_buffer[266] ), 
    .F0(\Controller_inst.temp_buffer[249].sig_762.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[250].sig_763.FeedThruLUT ));
  Controller_inst_SLICE_938 \Controller_inst.SLICE_938 ( 
    .DI1(\Controller_inst.temp_buffer[252].sig_765.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[251].sig_764.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[252] ), 
    .D0(\Controller_inst.temp_buffer[251] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[267] ), 
    .Q1(\Controller_inst.temp_buffer[268] ), 
    .F0(\Controller_inst.temp_buffer[251].sig_764.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[252].sig_765.FeedThruLUT ));
  Controller_inst_SLICE_940 \Controller_inst.SLICE_940 ( 
    .DI1(\Controller_inst.temp_buffer[254].sig_767.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[253].sig_766.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[254] ), 
    .C0(\Controller_inst.temp_buffer[253] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[269] ), 
    .Q1(\Controller_inst.temp_buffer[270] ), 
    .F0(\Controller_inst.temp_buffer[253].sig_766.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[254].sig_767.FeedThruLUT ));
  Controller_inst_SLICE_942 \Controller_inst.SLICE_942 ( 
    .DI1(\Controller_inst.temp_buffer[256].sig_769.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[255].sig_768.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[256] ), 
    .D0(\Controller_inst.temp_buffer[255] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[271] ), 
    .Q1(\Controller_inst.temp_buffer[272] ), 
    .F0(\Controller_inst.temp_buffer[255].sig_768.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[256].sig_769.FeedThruLUT ));
  Controller_inst_SLICE_944 \Controller_inst.SLICE_944 ( 
    .DI1(\Controller_inst.temp_buffer[258].sig_771.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[257].sig_770.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[258] ), 
    .C0(\Controller_inst.temp_buffer[257] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[273] ), 
    .Q1(\Controller_inst.temp_buffer[274] ), 
    .F0(\Controller_inst.temp_buffer[257].sig_770.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[258].sig_771.FeedThruLUT ));
  Controller_inst_SLICE_946 \Controller_inst.SLICE_946 ( 
    .DI1(\Controller_inst.temp_buffer[260].sig_773.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[259].sig_772.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[260] ), 
    .D0(\Controller_inst.temp_buffer[259] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[275] ), 
    .Q1(\Controller_inst.temp_buffer[276] ), 
    .F0(\Controller_inst.temp_buffer[259].sig_772.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[260].sig_773.FeedThruLUT ));
  Controller_inst_SLICE_948 \Controller_inst.SLICE_948 ( 
    .DI1(\Controller_inst.temp_buffer[262].sig_775.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[261].sig_774.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[262] ), 
    .D0(\Controller_inst.temp_buffer[261] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[277] ), 
    .Q1(\Controller_inst.temp_buffer[278] ), 
    .F0(\Controller_inst.temp_buffer[261].sig_774.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[262].sig_775.FeedThruLUT ));
  Controller_inst_SLICE_950 \Controller_inst.SLICE_950 ( 
    .DI1(\Controller_inst.temp_buffer[264].sig_777.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[263].sig_776.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[264] ), 
    .D0(\Controller_inst.temp_buffer[263] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[279] ), 
    .Q1(\Controller_inst.temp_buffer[280] ), 
    .F0(\Controller_inst.temp_buffer[263].sig_776.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[264].sig_777.FeedThruLUT ));
  Controller_inst_SLICE_952 \Controller_inst.SLICE_952 ( 
    .DI1(\Controller_inst.temp_buffer[266].sig_779.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[265].sig_778.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[266] ), 
    .D0(\Controller_inst.temp_buffer[265] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[281] ), 
    .Q1(\Controller_inst.temp_buffer[282] ), 
    .F0(\Controller_inst.temp_buffer[265].sig_778.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[266].sig_779.FeedThruLUT ));
  Controller_inst_SLICE_954 \Controller_inst.SLICE_954 ( 
    .DI1(\Controller_inst.temp_buffer[268].sig_781.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[267].sig_780.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[268] ), 
    .D0(\Controller_inst.temp_buffer[267] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[283] ), 
    .Q1(\Controller_inst.temp_buffer[284] ), 
    .F0(\Controller_inst.temp_buffer[267].sig_780.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[268].sig_781.FeedThruLUT ));
  Controller_inst_SLICE_956 \Controller_inst.SLICE_956 ( 
    .DI1(\Controller_inst.temp_buffer[270].sig_783.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[269].sig_782.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[270] ), 
    .D0(\Controller_inst.temp_buffer[269] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[285] ), 
    .Q1(\Controller_inst.temp_buffer[286] ), 
    .F0(\Controller_inst.temp_buffer[269].sig_782.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[270].sig_783.FeedThruLUT ));
  Controller_inst_SLICE_958 \Controller_inst.SLICE_958 ( 
    .DI1(\Controller_inst.temp_buffer[272].sig_785.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[271].sig_784.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[272] ), 
    .D0(\Controller_inst.temp_buffer[271] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[287] ), 
    .Q1(\Controller_inst.temp_buffer[288] ), 
    .F0(\Controller_inst.temp_buffer[271].sig_784.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[272].sig_785.FeedThruLUT ));
  Controller_inst_SLICE_960 \Controller_inst.SLICE_960 ( 
    .DI1(\Controller_inst.temp_buffer[274].sig_787.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[273].sig_786.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[274] ), 
    .D0(\Controller_inst.temp_buffer[273] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[289] ), 
    .Q1(\Controller_inst.temp_buffer[290] ), 
    .F0(\Controller_inst.temp_buffer[273].sig_786.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[274].sig_787.FeedThruLUT ));
  Controller_inst_SLICE_962 \Controller_inst.SLICE_962 ( 
    .DI1(\Controller_inst.temp_buffer[276].sig_789.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[275].sig_788.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[276] ), 
    .D0(\Controller_inst.temp_buffer[275] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[291] ), 
    .Q1(\Controller_inst.temp_buffer[292] ), 
    .F0(\Controller_inst.temp_buffer[275].sig_788.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[276].sig_789.FeedThruLUT ));
  Controller_inst_SLICE_964 \Controller_inst.SLICE_964 ( 
    .DI1(\Controller_inst.temp_buffer[278].sig_791.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[277].sig_790.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[278] ), 
    .D0(\Controller_inst.temp_buffer[277] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[293] ), 
    .Q1(\Controller_inst.temp_buffer[294] ), 
    .F0(\Controller_inst.temp_buffer[277].sig_790.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[278].sig_791.FeedThruLUT ));
  Controller_inst_SLICE_966 \Controller_inst.SLICE_966 ( 
    .DI1(\Controller_inst.temp_buffer[280].sig_793.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[279].sig_792.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[280] ), 
    .D0(\Controller_inst.temp_buffer[279] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[295] ), 
    .Q1(\Controller_inst.temp_buffer[296] ), 
    .F0(\Controller_inst.temp_buffer[279].sig_792.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[280].sig_793.FeedThruLUT ));
  Controller_inst_SLICE_968 \Controller_inst.SLICE_968 ( 
    .DI1(\Controller_inst.temp_buffer[282].sig_795.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[281].sig_794.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[282] ), 
    .C0(\Controller_inst.temp_buffer[281] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[297] ), 
    .Q1(\Controller_inst.temp_buffer[298] ), 
    .F0(\Controller_inst.temp_buffer[281].sig_794.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[282].sig_795.FeedThruLUT ));
  Controller_inst_SLICE_970 \Controller_inst.SLICE_970 ( 
    .DI1(\Controller_inst.temp_buffer[284].sig_797.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[283].sig_796.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[284] ), 
    .D0(\Controller_inst.temp_buffer[283] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[299] ), 
    .Q1(\Controller_inst.temp_buffer[300] ), 
    .F0(\Controller_inst.temp_buffer[283].sig_796.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[284].sig_797.FeedThruLUT ));
  Controller_inst_SLICE_972 \Controller_inst.SLICE_972 ( 
    .DI1(\Controller_inst.temp_buffer[286].sig_799.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[285].sig_798.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[286] ), 
    .D0(\Controller_inst.temp_buffer[285] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[301] ), 
    .Q1(\Controller_inst.temp_buffer[302] ), 
    .F0(\Controller_inst.temp_buffer[285].sig_798.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[286].sig_799.FeedThruLUT ));
  Controller_inst_SLICE_974 \Controller_inst.SLICE_974 ( 
    .DI1(\Controller_inst.temp_buffer[288].sig_801.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[287].sig_800.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[288] ), 
    .D0(\Controller_inst.temp_buffer[287] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[303] ), 
    .Q1(\Controller_inst.temp_buffer[304] ), 
    .F0(\Controller_inst.temp_buffer[287].sig_800.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[288].sig_801.FeedThruLUT ));
  Controller_inst_SLICE_976 \Controller_inst.SLICE_976 ( 
    .DI1(\Controller_inst.temp_buffer[290].sig_803.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[289].sig_802.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[290] ), 
    .D0(\Controller_inst.temp_buffer[289] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[305] ), 
    .Q1(\Controller_inst.temp_buffer[306] ), 
    .F0(\Controller_inst.temp_buffer[289].sig_802.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[290].sig_803.FeedThruLUT ));
  Controller_inst_SLICE_978 \Controller_inst.SLICE_978 ( 
    .DI1(\Controller_inst.temp_buffer[292].sig_805.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[291].sig_804.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[292] ), 
    .D0(\Controller_inst.temp_buffer[291] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[307] ), 
    .Q1(\Controller_inst.temp_buffer[308] ), 
    .F0(\Controller_inst.temp_buffer[291].sig_804.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[292].sig_805.FeedThruLUT ));
  Controller_inst_SLICE_980 \Controller_inst.SLICE_980 ( 
    .DI1(\Controller_inst.temp_buffer[294].sig_807.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[293].sig_806.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[294] ), 
    .D0(\Controller_inst.temp_buffer[293] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[309] ), 
    .Q1(\Controller_inst.temp_buffer[310] ), 
    .F0(\Controller_inst.temp_buffer[293].sig_806.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[294].sig_807.FeedThruLUT ));
  Controller_inst_SLICE_982 \Controller_inst.SLICE_982 ( 
    .DI1(\Controller_inst.temp_buffer[296].sig_809.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[295].sig_808.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[296] ), 
    .D0(\Controller_inst.temp_buffer[295] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[311] ), 
    .Q1(\Controller_inst.temp_buffer[312] ), 
    .F0(\Controller_inst.temp_buffer[295].sig_808.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[296].sig_809.FeedThruLUT ));
  Controller_inst_SLICE_984 \Controller_inst.SLICE_984 ( 
    .DI1(\Controller_inst.temp_buffer[298].sig_811.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[297].sig_810.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[298] ), 
    .D0(\Controller_inst.temp_buffer[297] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[313] ), 
    .Q1(\Controller_inst.temp_buffer[314] ), 
    .F0(\Controller_inst.temp_buffer[297].sig_810.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[298].sig_811.FeedThruLUT ));
  Controller_inst_SLICE_986 \Controller_inst.SLICE_986 ( 
    .DI1(\Controller_inst.temp_buffer[300].sig_813.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[299].sig_812.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[300] ), 
    .D0(\Controller_inst.temp_buffer[299] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[315] ), 
    .Q1(\Controller_inst.temp_buffer[316] ), 
    .F0(\Controller_inst.temp_buffer[299].sig_812.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[300].sig_813.FeedThruLUT ));
  Controller_inst_SLICE_988 \Controller_inst.SLICE_988 ( 
    .DI1(\Controller_inst.temp_buffer[302].sig_815.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[301].sig_814.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[302] ), 
    .C0(\Controller_inst.temp_buffer[301] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[317] ), 
    .Q1(\Controller_inst.temp_buffer[318] ), 
    .F0(\Controller_inst.temp_buffer[301].sig_814.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[302].sig_815.FeedThruLUT ));
  Controller_inst_SLICE_990 \Controller_inst.SLICE_990 ( 
    .DI1(\Controller_inst.temp_buffer[304].sig_817.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[303].sig_816.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[304] ), 
    .D0(\Controller_inst.temp_buffer[303] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[319] ), 
    .Q1(\Controller_inst.temp_buffer[320] ), 
    .F0(\Controller_inst.temp_buffer[303].sig_816.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[304].sig_817.FeedThruLUT ));
  Controller_inst_SLICE_992 \Controller_inst.SLICE_992 ( 
    .DI1(\Controller_inst.temp_buffer[306].sig_819.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[305].sig_818.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[306] ), 
    .D0(\Controller_inst.temp_buffer[305] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[321] ), 
    .Q1(\Controller_inst.temp_buffer[322] ), 
    .F0(\Controller_inst.temp_buffer[305].sig_818.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[306].sig_819.FeedThruLUT ));
  Controller_inst_SLICE_994 \Controller_inst.SLICE_994 ( 
    .DI1(\Controller_inst.temp_buffer[308].sig_821.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[307].sig_820.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[308] ), 
    .D0(\Controller_inst.temp_buffer[307] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[323] ), 
    .Q1(\Controller_inst.temp_buffer[324] ), 
    .F0(\Controller_inst.temp_buffer[307].sig_820.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[308].sig_821.FeedThruLUT ));
  Controller_inst_SLICE_996 \Controller_inst.SLICE_996 ( 
    .DI1(\Controller_inst.temp_buffer[310].sig_823.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[309].sig_822.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[310] ), 
    .D0(\Controller_inst.temp_buffer[309] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[325] ), 
    .Q1(\Controller_inst.temp_buffer[326] ), 
    .F0(\Controller_inst.temp_buffer[309].sig_822.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[310].sig_823.FeedThruLUT ));
  Controller_inst_SLICE_998 \Controller_inst.SLICE_998 ( 
    .DI1(\Controller_inst.temp_buffer[312].sig_825.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[311].sig_824.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[312] ), 
    .D0(\Controller_inst.temp_buffer[311] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[327] ), 
    .Q1(\Controller_inst.temp_buffer[328] ), 
    .F0(\Controller_inst.temp_buffer[311].sig_824.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[312].sig_825.FeedThruLUT ));
  Controller_inst_SLICE_1000 \Controller_inst.SLICE_1000 ( 
    .DI1(\Controller_inst.temp_buffer[314].sig_827.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[313].sig_826.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[314] ), 
    .D0(\Controller_inst.temp_buffer[313] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[329] ), 
    .Q1(\Controller_inst.temp_buffer[330] ), 
    .F0(\Controller_inst.temp_buffer[313].sig_826.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[314].sig_827.FeedThruLUT ));
  Controller_inst_SLICE_1002 \Controller_inst.SLICE_1002 ( 
    .DI1(\Controller_inst.temp_buffer[316].sig_829.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[315].sig_828.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[316] ), 
    .D0(\Controller_inst.temp_buffer[315] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[331] ), 
    .Q1(\Controller_inst.temp_buffer[332] ), 
    .F0(\Controller_inst.temp_buffer[315].sig_828.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[316].sig_829.FeedThruLUT ));
  Controller_inst_SLICE_1004 \Controller_inst.SLICE_1004 ( 
    .DI1(\Controller_inst.temp_buffer[318].sig_831.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[317].sig_830.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[318] ), 
    .D0(\Controller_inst.temp_buffer[317] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[333] ), 
    .Q1(\Controller_inst.temp_buffer[334] ), 
    .F0(\Controller_inst.temp_buffer[317].sig_830.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[318].sig_831.FeedThruLUT ));
  Controller_inst_SLICE_1006 \Controller_inst.SLICE_1006 ( 
    .DI1(\Controller_inst.temp_buffer[320].sig_833.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[319].sig_832.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[320] ), 
    .D0(\Controller_inst.temp_buffer[319] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[335] ), 
    .Q1(\Controller_inst.temp_buffer[336] ), 
    .F0(\Controller_inst.temp_buffer[319].sig_832.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[320].sig_833.FeedThruLUT ));
  Controller_inst_SLICE_1008 \Controller_inst.SLICE_1008 ( 
    .DI1(\Controller_inst.temp_buffer[322].sig_835.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[321].sig_834.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[322] ), 
    .D0(\Controller_inst.temp_buffer[321] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[337] ), 
    .Q1(\Controller_inst.temp_buffer[338] ), 
    .F0(\Controller_inst.temp_buffer[321].sig_834.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[322].sig_835.FeedThruLUT ));
  Controller_inst_SLICE_1010 \Controller_inst.SLICE_1010 ( 
    .DI1(\Controller_inst.temp_buffer[324].sig_837.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[323].sig_836.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[324] ), 
    .D0(\Controller_inst.temp_buffer[323] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[339] ), 
    .Q1(\Controller_inst.temp_buffer[340] ), 
    .F0(\Controller_inst.temp_buffer[323].sig_836.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[324].sig_837.FeedThruLUT ));
  Controller_inst_SLICE_1012 \Controller_inst.SLICE_1012 ( 
    .DI1(\Controller_inst.temp_buffer[326].sig_839.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[325].sig_838.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[326] ), 
    .D0(\Controller_inst.temp_buffer[325] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[341] ), 
    .Q1(\Controller_inst.temp_buffer[342] ), 
    .F0(\Controller_inst.temp_buffer[325].sig_838.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[326].sig_839.FeedThruLUT ));
  Controller_inst_SLICE_1014 \Controller_inst.SLICE_1014 ( 
    .DI1(\Controller_inst.temp_buffer[328].sig_841.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[327].sig_840.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[328] ), 
    .D0(\Controller_inst.temp_buffer[327] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[343] ), 
    .Q1(\Controller_inst.temp_buffer[344] ), 
    .F0(\Controller_inst.temp_buffer[327].sig_840.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[328].sig_841.FeedThruLUT ));
  Controller_inst_SLICE_1016 \Controller_inst.SLICE_1016 ( 
    .DI1(\Controller_inst.temp_buffer[330].sig_843.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[329].sig_842.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[330] ), 
    .D0(\Controller_inst.temp_buffer[329] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[345] ), 
    .Q1(\Controller_inst.temp_buffer[346] ), 
    .F0(\Controller_inst.temp_buffer[329].sig_842.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[330].sig_843.FeedThruLUT ));
  Controller_inst_SLICE_1018 \Controller_inst.SLICE_1018 ( 
    .DI1(\Controller_inst.temp_buffer[332].sig_845.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[331].sig_844.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[332] ), 
    .D0(\Controller_inst.temp_buffer[331] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[347] ), 
    .Q1(\Controller_inst.temp_buffer[348] ), 
    .F0(\Controller_inst.temp_buffer[331].sig_844.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[332].sig_845.FeedThruLUT ));
  Controller_inst_SLICE_1020 \Controller_inst.SLICE_1020 ( 
    .DI1(\Controller_inst.temp_buffer[334].sig_847.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[333].sig_846.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[334] ), 
    .D0(\Controller_inst.temp_buffer[333] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[349] ), 
    .Q1(\Controller_inst.temp_buffer[350] ), 
    .F0(\Controller_inst.temp_buffer[333].sig_846.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[334].sig_847.FeedThruLUT ));
  Controller_inst_SLICE_1022 \Controller_inst.SLICE_1022 ( 
    .DI1(\Controller_inst.temp_buffer[336].sig_849.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[335].sig_848.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[336] ), 
    .D0(\Controller_inst.temp_buffer[335] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[351] ), 
    .Q1(\Controller_inst.temp_buffer[352] ), 
    .F0(\Controller_inst.temp_buffer[335].sig_848.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[336].sig_849.FeedThruLUT ));
  Controller_inst_SLICE_1024 \Controller_inst.SLICE_1024 ( 
    .DI1(\Controller_inst.temp_buffer[338].sig_851.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[337].sig_850.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[338] ), 
    .D0(\Controller_inst.temp_buffer[337] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[353] ), 
    .Q1(\Controller_inst.temp_buffer[354] ), 
    .F0(\Controller_inst.temp_buffer[337].sig_850.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[338].sig_851.FeedThruLUT ));
  Controller_inst_SLICE_1026 \Controller_inst.SLICE_1026 ( 
    .DI1(\Controller_inst.temp_buffer[340].sig_853.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[339].sig_852.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[340] ), 
    .D0(\Controller_inst.temp_buffer[339] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[355] ), 
    .Q1(\Controller_inst.temp_buffer[356] ), 
    .F0(\Controller_inst.temp_buffer[339].sig_852.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[340].sig_853.FeedThruLUT ));
  Controller_inst_SLICE_1028 \Controller_inst.SLICE_1028 ( 
    .DI1(\Controller_inst.temp_buffer[342].sig_855.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[341].sig_854.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[342] ), 
    .D0(\Controller_inst.temp_buffer[341] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[357] ), 
    .Q1(\Controller_inst.temp_buffer[358] ), 
    .F0(\Controller_inst.temp_buffer[341].sig_854.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[342].sig_855.FeedThruLUT ));
  Controller_inst_SLICE_1030 \Controller_inst.SLICE_1030 ( 
    .DI1(\Controller_inst.temp_buffer[344].sig_857.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[343].sig_856.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[344] ), 
    .D0(\Controller_inst.temp_buffer[343] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[359] ), 
    .Q1(\Controller_inst.temp_buffer[360] ), 
    .F0(\Controller_inst.temp_buffer[343].sig_856.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[344].sig_857.FeedThruLUT ));
  Controller_inst_SLICE_1032 \Controller_inst.SLICE_1032 ( 
    .DI1(\Controller_inst.temp_buffer[346].sig_859.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[345].sig_858.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[346] ), 
    .D0(\Controller_inst.temp_buffer[345] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[361] ), 
    .Q1(\Controller_inst.temp_buffer[362] ), 
    .F0(\Controller_inst.temp_buffer[345].sig_858.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[346].sig_859.FeedThruLUT ));
  Controller_inst_SLICE_1034 \Controller_inst.SLICE_1034 ( 
    .DI1(\Controller_inst.temp_buffer[348].sig_861.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[347].sig_860.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[348] ), 
    .D0(\Controller_inst.temp_buffer[347] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[363] ), 
    .Q1(\Controller_inst.temp_buffer[364] ), 
    .F0(\Controller_inst.temp_buffer[347].sig_860.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[348].sig_861.FeedThruLUT ));
  Controller_inst_SLICE_1036 \Controller_inst.SLICE_1036 ( 
    .DI1(\Controller_inst.temp_buffer[350].sig_863.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[349].sig_862.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[350] ), 
    .D0(\Controller_inst.temp_buffer[349] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[365] ), 
    .Q1(\Controller_inst.temp_buffer[366] ), 
    .F0(\Controller_inst.temp_buffer[349].sig_862.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[350].sig_863.FeedThruLUT ));
  Controller_inst_SLICE_1038 \Controller_inst.SLICE_1038 ( 
    .DI1(\Controller_inst.temp_buffer[352].sig_865.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[351].sig_864.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[352] ), 
    .D0(\Controller_inst.temp_buffer[351] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[367] ), 
    .Q1(\Controller_inst.temp_buffer[368] ), 
    .F0(\Controller_inst.temp_buffer[351].sig_864.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[352].sig_865.FeedThruLUT ));
  Controller_inst_SLICE_1040 \Controller_inst.SLICE_1040 ( 
    .DI1(\Controller_inst.temp_buffer[354].sig_867.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[353].sig_866.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[354] ), 
    .D0(\Controller_inst.temp_buffer[353] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[369] ), 
    .Q1(\Controller_inst.temp_buffer[370] ), 
    .F0(\Controller_inst.temp_buffer[353].sig_866.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[354].sig_867.FeedThruLUT ));
  Controller_inst_SLICE_1042 \Controller_inst.SLICE_1042 ( 
    .DI1(\Controller_inst.temp_buffer[356].sig_869.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[355].sig_868.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[356] ), 
    .D0(\Controller_inst.temp_buffer[355] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[371] ), 
    .Q1(\Controller_inst.temp_buffer[372] ), 
    .F0(\Controller_inst.temp_buffer[355].sig_868.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[356].sig_869.FeedThruLUT ));
  Controller_inst_SLICE_1044 \Controller_inst.SLICE_1044 ( 
    .DI1(\Controller_inst.temp_buffer[358].sig_871.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[357].sig_870.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[358] ), 
    .D0(\Controller_inst.temp_buffer[357] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[373] ), 
    .Q1(\Controller_inst.temp_buffer[374] ), 
    .F0(\Controller_inst.temp_buffer[357].sig_870.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[358].sig_871.FeedThruLUT ));
  Controller_inst_SLICE_1046 \Controller_inst.SLICE_1046 ( 
    .DI1(\Controller_inst.temp_buffer[360].sig_873.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[359].sig_872.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[360] ), 
    .D0(\Controller_inst.temp_buffer[359] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[375] ), 
    .Q1(\Controller_inst.temp_buffer[376] ), 
    .F0(\Controller_inst.temp_buffer[359].sig_872.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[360].sig_873.FeedThruLUT ));
  Controller_inst_SLICE_1048 \Controller_inst.SLICE_1048 ( 
    .DI1(\Controller_inst.temp_buffer[362].sig_875.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[361].sig_874.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[362] ), 
    .D0(\Controller_inst.temp_buffer[361] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[377] ), 
    .Q1(\Controller_inst.temp_buffer[378] ), 
    .F0(\Controller_inst.temp_buffer[361].sig_874.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[362].sig_875.FeedThruLUT ));
  Controller_inst_SLICE_1050 \Controller_inst.SLICE_1050 ( 
    .DI1(\Controller_inst.temp_buffer[364].sig_877.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[363].sig_876.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[364] ), 
    .D0(\Controller_inst.temp_buffer[363] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[379] ), 
    .Q1(\Controller_inst.temp_buffer[380] ), 
    .F0(\Controller_inst.temp_buffer[363].sig_876.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[364].sig_877.FeedThruLUT ));
  Controller_inst_SLICE_1052 \Controller_inst.SLICE_1052 ( 
    .DI1(\Controller_inst.temp_buffer[366].sig_879.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[365].sig_878.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[366] ), 
    .C0(\Controller_inst.temp_buffer[365] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[381] ), 
    .Q1(\Controller_inst.temp_buffer[382] ), 
    .F0(\Controller_inst.temp_buffer[365].sig_878.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[366].sig_879.FeedThruLUT ));
  Controller_inst_SLICE_1054 \Controller_inst.SLICE_1054 ( 
    .DI1(\Controller_inst.temp_buffer[368].sig_881.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[367].sig_880.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[368] ), 
    .D0(\Controller_inst.temp_buffer[367] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[383] ), 
    .Q1(\Controller_inst.temp_buffer[384] ), 
    .F0(\Controller_inst.temp_buffer[367].sig_880.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[368].sig_881.FeedThruLUT ));
  Controller_inst_SLICE_1056 \Controller_inst.SLICE_1056 ( 
    .DI1(\Controller_inst.temp_buffer[370].sig_883.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[369].sig_882.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[370] ), 
    .D0(\Controller_inst.temp_buffer[369] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[385] ), 
    .Q1(\Controller_inst.temp_buffer[386] ), 
    .F0(\Controller_inst.temp_buffer[369].sig_882.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[370].sig_883.FeedThruLUT ));
  Controller_inst_SLICE_1058 \Controller_inst.SLICE_1058 ( 
    .DI1(\Controller_inst.temp_buffer[372].sig_885.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[371].sig_884.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[372] ), 
    .D0(\Controller_inst.temp_buffer[371] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[387] ), 
    .Q1(\Controller_inst.temp_buffer[388] ), 
    .F0(\Controller_inst.temp_buffer[371].sig_884.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[372].sig_885.FeedThruLUT ));
  Controller_inst_SLICE_1060 \Controller_inst.SLICE_1060 ( 
    .DI1(\Controller_inst.temp_buffer[374].sig_887.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[373].sig_886.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[374] ), 
    .D0(\Controller_inst.temp_buffer[373] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[389] ), 
    .Q1(\Controller_inst.temp_buffer[390] ), 
    .F0(\Controller_inst.temp_buffer[373].sig_886.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[374].sig_887.FeedThruLUT ));
  Controller_inst_SLICE_1062 \Controller_inst.SLICE_1062 ( 
    .DI1(\Controller_inst.temp_buffer[376].sig_889.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[375].sig_888.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[376] ), 
    .D0(\Controller_inst.temp_buffer[375] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[391] ), 
    .Q1(\Controller_inst.temp_buffer[392] ), 
    .F0(\Controller_inst.temp_buffer[375].sig_888.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[376].sig_889.FeedThruLUT ));
  Controller_inst_SLICE_1064 \Controller_inst.SLICE_1064 ( 
    .DI1(\Controller_inst.temp_buffer[378].sig_891.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[377].sig_890.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[378] ), 
    .D0(\Controller_inst.temp_buffer[377] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[393] ), 
    .Q1(\Controller_inst.temp_buffer[394] ), 
    .F0(\Controller_inst.temp_buffer[377].sig_890.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[378].sig_891.FeedThruLUT ));
  Controller_inst_SLICE_1066 \Controller_inst.SLICE_1066 ( 
    .DI1(\Controller_inst.temp_buffer[380].sig_893.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[379].sig_892.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[380] ), 
    .D0(\Controller_inst.temp_buffer[379] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[395] ), 
    .Q1(\Controller_inst.temp_buffer[396] ), 
    .F0(\Controller_inst.temp_buffer[379].sig_892.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[380].sig_893.FeedThruLUT ));
  Controller_inst_SLICE_1068 \Controller_inst.SLICE_1068 ( 
    .DI1(\Controller_inst.temp_buffer[382].sig_895.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[381].sig_894.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[382] ), 
    .D0(\Controller_inst.temp_buffer[381] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[397] ), 
    .Q1(\Controller_inst.temp_buffer[398] ), 
    .F0(\Controller_inst.temp_buffer[381].sig_894.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[382].sig_895.FeedThruLUT ));
  Controller_inst_SLICE_1070 \Controller_inst.SLICE_1070 ( 
    .DI1(\Controller_inst.temp_buffer[384].sig_897.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[383].sig_896.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[384] ), 
    .D0(\Controller_inst.temp_buffer[383] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[399] ), 
    .Q1(\Controller_inst.temp_buffer[400] ), 
    .F0(\Controller_inst.temp_buffer[383].sig_896.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[384].sig_897.FeedThruLUT ));
  Controller_inst_SLICE_1072 \Controller_inst.SLICE_1072 ( 
    .DI1(\Controller_inst.temp_buffer[386].sig_899.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[385].sig_898.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[386] ), 
    .D0(\Controller_inst.temp_buffer[385] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[401] ), 
    .Q1(\Controller_inst.temp_buffer[402] ), 
    .F0(\Controller_inst.temp_buffer[385].sig_898.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[386].sig_899.FeedThruLUT ));
  Controller_inst_SLICE_1074 \Controller_inst.SLICE_1074 ( 
    .DI1(\Controller_inst.temp_buffer[388].sig_901.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[387].sig_900.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[388] ), 
    .D0(\Controller_inst.temp_buffer[387] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[403] ), 
    .Q1(\Controller_inst.temp_buffer[404] ), 
    .F0(\Controller_inst.temp_buffer[387].sig_900.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[388].sig_901.FeedThruLUT ));
  Controller_inst_SLICE_1076 \Controller_inst.SLICE_1076 ( 
    .DI1(\Controller_inst.temp_buffer[390].sig_903.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[389].sig_902.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[390] ), 
    .D0(\Controller_inst.temp_buffer[389] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[405] ), 
    .Q1(\Controller_inst.temp_buffer[406] ), 
    .F0(\Controller_inst.temp_buffer[389].sig_902.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[390].sig_903.FeedThruLUT ));
  Controller_inst_SLICE_1078 \Controller_inst.SLICE_1078 ( 
    .DI1(\Controller_inst.temp_buffer[392].sig_905.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[391].sig_904.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[392] ), 
    .D0(\Controller_inst.temp_buffer[391] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[407] ), 
    .Q1(\Controller_inst.temp_buffer[408] ), 
    .F0(\Controller_inst.temp_buffer[391].sig_904.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[392].sig_905.FeedThruLUT ));
  Controller_inst_SLICE_1080 \Controller_inst.SLICE_1080 ( 
    .DI1(\Controller_inst.temp_buffer[394].sig_907.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[393].sig_906.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[394] ), 
    .D0(\Controller_inst.temp_buffer[393] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[409] ), 
    .Q1(\Controller_inst.temp_buffer[410] ), 
    .F0(\Controller_inst.temp_buffer[393].sig_906.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[394].sig_907.FeedThruLUT ));
  Controller_inst_SLICE_1082 \Controller_inst.SLICE_1082 ( 
    .DI1(\Controller_inst.temp_buffer[396].sig_909.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[395].sig_908.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[396] ), 
    .D0(\Controller_inst.temp_buffer[395] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[411] ), 
    .Q1(\Controller_inst.temp_buffer[412] ), 
    .F0(\Controller_inst.temp_buffer[395].sig_908.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[396].sig_909.FeedThruLUT ));
  Controller_inst_SLICE_1084 \Controller_inst.SLICE_1084 ( 
    .DI1(\Controller_inst.temp_buffer[398].sig_911.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[397].sig_910.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[398] ), 
    .D0(\Controller_inst.temp_buffer[397] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[413] ), 
    .Q1(\Controller_inst.temp_buffer[414] ), 
    .F0(\Controller_inst.temp_buffer[397].sig_910.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[398].sig_911.FeedThruLUT ));
  Controller_inst_SLICE_1086 \Controller_inst.SLICE_1086 ( 
    .DI1(\Controller_inst.temp_buffer[400].sig_913.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[399].sig_912.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[400] ), 
    .D0(\Controller_inst.temp_buffer[399] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[415] ), 
    .Q1(\Controller_inst.temp_buffer[416] ), 
    .F0(\Controller_inst.temp_buffer[399].sig_912.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[400].sig_913.FeedThruLUT ));
  Controller_inst_SLICE_1088 \Controller_inst.SLICE_1088 ( 
    .DI1(\Controller_inst.temp_buffer[402].sig_915.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[401].sig_914.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[402] ), 
    .D0(\Controller_inst.temp_buffer[401] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[417] ), 
    .Q1(\Controller_inst.temp_buffer[418] ), 
    .F0(\Controller_inst.temp_buffer[401].sig_914.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[402].sig_915.FeedThruLUT ));
  Controller_inst_SLICE_1090 \Controller_inst.SLICE_1090 ( 
    .DI1(\Controller_inst.temp_buffer[404].sig_917.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[403].sig_916.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[404] ), 
    .D0(\Controller_inst.temp_buffer[403] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[419] ), 
    .Q1(\Controller_inst.temp_buffer[420] ), 
    .F0(\Controller_inst.temp_buffer[403].sig_916.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[404].sig_917.FeedThruLUT ));
  Controller_inst_SLICE_1092 \Controller_inst.SLICE_1092 ( 
    .DI1(\Controller_inst.temp_buffer[406].sig_919.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[405].sig_918.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[406] ), 
    .D0(\Controller_inst.temp_buffer[405] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[421] ), 
    .Q1(\Controller_inst.temp_buffer[422] ), 
    .F0(\Controller_inst.temp_buffer[405].sig_918.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[406].sig_919.FeedThruLUT ));
  Controller_inst_SLICE_1094 \Controller_inst.SLICE_1094 ( 
    .DI1(\Controller_inst.temp_buffer[408].sig_921.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[407].sig_920.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[408] ), 
    .D0(\Controller_inst.temp_buffer[407] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[423] ), 
    .Q1(\Controller_inst.temp_buffer[424] ), 
    .F0(\Controller_inst.temp_buffer[407].sig_920.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[408].sig_921.FeedThruLUT ));
  Controller_inst_SLICE_1096 \Controller_inst.SLICE_1096 ( 
    .DI1(\Controller_inst.temp_buffer[410].sig_923.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[409].sig_922.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[410] ), 
    .D0(\Controller_inst.temp_buffer[409] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[425] ), 
    .Q1(\Controller_inst.temp_buffer[426] ), 
    .F0(\Controller_inst.temp_buffer[409].sig_922.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[410].sig_923.FeedThruLUT ));
  Controller_inst_SLICE_1098 \Controller_inst.SLICE_1098 ( 
    .DI1(\Controller_inst.temp_buffer[412].sig_925.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[411].sig_924.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[412] ), 
    .D0(\Controller_inst.temp_buffer[411] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[427] ), 
    .Q1(\Controller_inst.temp_buffer[428] ), 
    .F0(\Controller_inst.temp_buffer[411].sig_924.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[412].sig_925.FeedThruLUT ));
  Controller_inst_SLICE_1100 \Controller_inst.SLICE_1100 ( 
    .DI1(\Controller_inst.temp_buffer[414].sig_927.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[413].sig_926.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[414] ), 
    .D0(\Controller_inst.temp_buffer[413] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[429] ), 
    .Q1(\Controller_inst.temp_buffer[430] ), 
    .F0(\Controller_inst.temp_buffer[413].sig_926.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[414].sig_927.FeedThruLUT ));
  Controller_inst_SLICE_1102 \Controller_inst.SLICE_1102 ( 
    .DI1(\Controller_inst.temp_buffer[416].sig_929.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[415].sig_928.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[416] ), 
    .D0(\Controller_inst.temp_buffer[415] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[431] ), 
    .Q1(\Controller_inst.temp_buffer[432] ), 
    .F0(\Controller_inst.temp_buffer[415].sig_928.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[416].sig_929.FeedThruLUT ));
  Controller_inst_SLICE_1104 \Controller_inst.SLICE_1104 ( 
    .DI1(\Controller_inst.temp_buffer[418].sig_931.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[417].sig_930.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[418] ), 
    .D0(\Controller_inst.temp_buffer[417] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[433] ), 
    .Q1(\Controller_inst.temp_buffer[434] ), 
    .F0(\Controller_inst.temp_buffer[417].sig_930.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[418].sig_931.FeedThruLUT ));
  Controller_inst_SLICE_1106 \Controller_inst.SLICE_1106 ( 
    .DI1(\Controller_inst.temp_buffer[420].sig_933.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[419].sig_932.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[420] ), 
    .D0(\Controller_inst.temp_buffer[419] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[435] ), 
    .Q1(\Controller_inst.temp_buffer[436] ), 
    .F0(\Controller_inst.temp_buffer[419].sig_932.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[420].sig_933.FeedThruLUT ));
  Controller_inst_SLICE_1108 \Controller_inst.SLICE_1108 ( 
    .DI1(\Controller_inst.temp_buffer[422].sig_935.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[421].sig_934.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[422] ), 
    .D0(\Controller_inst.temp_buffer[421] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[437] ), 
    .Q1(\Controller_inst.temp_buffer[438] ), 
    .F0(\Controller_inst.temp_buffer[421].sig_934.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[422].sig_935.FeedThruLUT ));
  Controller_inst_SLICE_1110 \Controller_inst.SLICE_1110 ( 
    .DI1(\Controller_inst.temp_buffer[424].sig_937.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[423].sig_936.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[424] ), 
    .C0(\Controller_inst.temp_buffer[423] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[439] ), 
    .Q1(\Controller_inst.temp_buffer[440] ), 
    .F0(\Controller_inst.temp_buffer[423].sig_936.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[424].sig_937.FeedThruLUT ));
  Controller_inst_SLICE_1112 \Controller_inst.SLICE_1112 ( 
    .DI1(\Controller_inst.temp_buffer[426].sig_939.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[425].sig_938.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[426] ), 
    .D0(\Controller_inst.temp_buffer[425] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[441] ), 
    .Q1(\Controller_inst.temp_buffer[442] ), 
    .F0(\Controller_inst.temp_buffer[425].sig_938.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[426].sig_939.FeedThruLUT ));
  Controller_inst_SLICE_1114 \Controller_inst.SLICE_1114 ( 
    .DI1(\Controller_inst.temp_buffer[428].sig_941.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[427].sig_940.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[428] ), 
    .C0(\Controller_inst.temp_buffer[427] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[443] ), 
    .Q1(\Controller_inst.temp_buffer[444] ), 
    .F0(\Controller_inst.temp_buffer[427].sig_940.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[428].sig_941.FeedThruLUT ));
  Controller_inst_SLICE_1116 \Controller_inst.SLICE_1116 ( 
    .DI1(\Controller_inst.temp_buffer[430].sig_943.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[429].sig_942.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[430] ), 
    .C0(\Controller_inst.temp_buffer[429] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[445] ), 
    .Q1(\Controller_inst.temp_buffer[446] ), 
    .F0(\Controller_inst.temp_buffer[429].sig_942.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[430].sig_943.FeedThruLUT ));
  Controller_inst_SLICE_1118 \Controller_inst.SLICE_1118 ( 
    .DI1(\Controller_inst.temp_buffer[432].sig_945.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[431].sig_944.FeedThruLUT ), 
    .C1(\Controller_inst.temp_buffer[432] ), 
    .D0(\Controller_inst.temp_buffer[431] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[447] ), 
    .Q1(\Controller_inst.temp_buffer[448] ), 
    .F0(\Controller_inst.temp_buffer[431].sig_944.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[432].sig_945.FeedThruLUT ));
  Controller_inst_SLICE_1120 \Controller_inst.SLICE_1120 ( 
    .DI1(\Controller_inst.temp_buffer[434].sig_947.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[433].sig_946.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[434] ), 
    .C0(\Controller_inst.temp_buffer[433] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[449] ), 
    .Q1(\Controller_inst.temp_buffer[450] ), 
    .F0(\Controller_inst.temp_buffer[433].sig_946.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[434].sig_947.FeedThruLUT ));
  Controller_inst_SLICE_1122 \Controller_inst.SLICE_1122 ( 
    .DI1(\Controller_inst.temp_buffer[436].sig_949.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[435].sig_948.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[436] ), 
    .D0(\Controller_inst.temp_buffer[435] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[451] ), 
    .Q1(\Controller_inst.temp_buffer[452] ), 
    .F0(\Controller_inst.temp_buffer[435].sig_948.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[436].sig_949.FeedThruLUT ));
  Controller_inst_SLICE_1124 \Controller_inst.SLICE_1124 ( 
    .DI1(\Controller_inst.temp_buffer[438].sig_951.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[437].sig_950.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[438] ), 
    .D0(\Controller_inst.temp_buffer[437] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[453] ), 
    .Q1(\Controller_inst.temp_buffer[454] ), 
    .F0(\Controller_inst.temp_buffer[437].sig_950.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[438].sig_951.FeedThruLUT ));
  Controller_inst_SLICE_1126 \Controller_inst.SLICE_1126 ( 
    .DI1(\Controller_inst.temp_buffer[440].sig_953.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[439].sig_952.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[440] ), 
    .D0(\Controller_inst.temp_buffer[439] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[455] ), 
    .Q1(\Controller_inst.temp_buffer[456] ), 
    .F0(\Controller_inst.temp_buffer[439].sig_952.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[440].sig_953.FeedThruLUT ));
  Controller_inst_SLICE_1128 \Controller_inst.SLICE_1128 ( 
    .DI1(\Controller_inst.temp_buffer[442].sig_955.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[441].sig_954.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[442] ), 
    .D0(\Controller_inst.temp_buffer[441] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[457] ), 
    .Q1(\Controller_inst.temp_buffer[458] ), 
    .F0(\Controller_inst.temp_buffer[441].sig_954.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[442].sig_955.FeedThruLUT ));
  Controller_inst_SLICE_1130 \Controller_inst.SLICE_1130 ( 
    .DI1(\Controller_inst.temp_buffer[444].sig_957.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[443].sig_956.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[444] ), 
    .D0(\Controller_inst.temp_buffer[443] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[459] ), 
    .Q1(\Controller_inst.temp_buffer[460] ), 
    .F0(\Controller_inst.temp_buffer[443].sig_956.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[444].sig_957.FeedThruLUT ));
  Controller_inst_SLICE_1132 \Controller_inst.SLICE_1132 ( 
    .DI1(\Controller_inst.temp_buffer[446].sig_959.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[445].sig_958.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[446] ), 
    .D0(\Controller_inst.temp_buffer[445] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[461] ), 
    .Q1(\Controller_inst.temp_buffer[462] ), 
    .F0(\Controller_inst.temp_buffer[445].sig_958.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[446].sig_959.FeedThruLUT ));
  Controller_inst_SLICE_1134 \Controller_inst.SLICE_1134 ( 
    .DI1(\Controller_inst.temp_buffer[448].sig_961.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[447].sig_960.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[448] ), 
    .D0(\Controller_inst.temp_buffer[447] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[463] ), 
    .Q1(\Controller_inst.temp_buffer[464] ), 
    .F0(\Controller_inst.temp_buffer[447].sig_960.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[448].sig_961.FeedThruLUT ));
  Controller_inst_SLICE_1136 \Controller_inst.SLICE_1136 ( 
    .DI1(\Controller_inst.temp_buffer[450].sig_963.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[449].sig_962.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[450] ), 
    .D0(\Controller_inst.temp_buffer[449] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[465] ), 
    .Q1(\Controller_inst.temp_buffer[466] ), 
    .F0(\Controller_inst.temp_buffer[449].sig_962.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[450].sig_963.FeedThruLUT ));
  Controller_inst_SLICE_1138 \Controller_inst.SLICE_1138 ( 
    .DI1(\Controller_inst.temp_buffer[452].sig_965.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[451].sig_964.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[452] ), 
    .D0(\Controller_inst.temp_buffer[451] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[467] ), 
    .Q1(\Controller_inst.temp_buffer[468] ), 
    .F0(\Controller_inst.temp_buffer[451].sig_964.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[452].sig_965.FeedThruLUT ));
  Controller_inst_SLICE_1140 \Controller_inst.SLICE_1140 ( 
    .DI1(\Controller_inst.temp_buffer[454].sig_967.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[453].sig_966.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[454] ), 
    .D0(\Controller_inst.temp_buffer[453] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[469] ), 
    .Q1(\Controller_inst.temp_buffer[470] ), 
    .F0(\Controller_inst.temp_buffer[453].sig_966.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[454].sig_967.FeedThruLUT ));
  Controller_inst_SLICE_1142 \Controller_inst.SLICE_1142 ( 
    .DI1(\Controller_inst.temp_buffer[456].sig_969.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[455].sig_968.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[456] ), 
    .D0(\Controller_inst.temp_buffer[455] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[471] ), 
    .Q1(\Controller_inst.temp_buffer[472] ), 
    .F0(\Controller_inst.temp_buffer[455].sig_968.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[456].sig_969.FeedThruLUT ));
  Controller_inst_SLICE_1144 \Controller_inst.SLICE_1144 ( 
    .DI1(\Controller_inst.temp_buffer[458].sig_971.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[457].sig_970.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[458] ), 
    .D0(\Controller_inst.temp_buffer[457] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[473] ), 
    .Q1(\Controller_inst.temp_buffer[474] ), 
    .F0(\Controller_inst.temp_buffer[457].sig_970.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[458].sig_971.FeedThruLUT ));
  Controller_inst_SLICE_1146 \Controller_inst.SLICE_1146 ( 
    .DI1(\Controller_inst.temp_buffer[460].sig_973.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[459].sig_972.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[460] ), 
    .D0(\Controller_inst.temp_buffer[459] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[475] ), 
    .Q1(\Controller_inst.temp_buffer[476] ), 
    .F0(\Controller_inst.temp_buffer[459].sig_972.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[460].sig_973.FeedThruLUT ));
  Controller_inst_SLICE_1148 \Controller_inst.SLICE_1148 ( 
    .DI1(\Controller_inst.temp_buffer[462].sig_975.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[461].sig_974.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[462] ), 
    .D0(\Controller_inst.temp_buffer[461] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[477] ), 
    .Q1(\Controller_inst.temp_buffer[478] ), 
    .F0(\Controller_inst.temp_buffer[461].sig_974.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[462].sig_975.FeedThruLUT ));
  Controller_inst_SLICE_1150 \Controller_inst.SLICE_1150 ( 
    .DI1(\Controller_inst.temp_buffer[464].sig_977.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[463].sig_976.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[464] ), 
    .C0(\Controller_inst.temp_buffer[463] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[479] ), 
    .Q1(\Controller_inst.temp_buffer[480] ), 
    .F0(\Controller_inst.temp_buffer[463].sig_976.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[464].sig_977.FeedThruLUT ));
  Controller_inst_SLICE_1152 \Controller_inst.SLICE_1152 ( 
    .DI1(\Controller_inst.temp_buffer[466].sig_979.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[465].sig_978.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[466] ), 
    .D0(\Controller_inst.temp_buffer[465] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[481] ), 
    .Q1(\Controller_inst.temp_buffer[482] ), 
    .F0(\Controller_inst.temp_buffer[465].sig_978.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[466].sig_979.FeedThruLUT ));
  Controller_inst_SLICE_1154 \Controller_inst.SLICE_1154 ( 
    .DI1(\Controller_inst.temp_buffer[468].sig_981.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[467].sig_980.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[468] ), 
    .D0(\Controller_inst.temp_buffer[467] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[483] ), 
    .Q1(\Controller_inst.temp_buffer[484] ), 
    .F0(\Controller_inst.temp_buffer[467].sig_980.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[468].sig_981.FeedThruLUT ));
  Controller_inst_SLICE_1156 \Controller_inst.SLICE_1156 ( 
    .DI1(\Controller_inst.temp_buffer[470].sig_983.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[469].sig_982.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[470] ), 
    .D0(\Controller_inst.temp_buffer[469] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[485] ), 
    .Q1(\Controller_inst.temp_buffer[486] ), 
    .F0(\Controller_inst.temp_buffer[469].sig_982.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[470].sig_983.FeedThruLUT ));
  Controller_inst_SLICE_1158 \Controller_inst.SLICE_1158 ( 
    .DI1(\Controller_inst.temp_buffer[472].sig_985.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[471].sig_984.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[472] ), 
    .D0(\Controller_inst.temp_buffer[471] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[487] ), 
    .Q1(\Controller_inst.temp_buffer[488] ), 
    .F0(\Controller_inst.temp_buffer[471].sig_984.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[472].sig_985.FeedThruLUT ));
  Controller_inst_SLICE_1160 \Controller_inst.SLICE_1160 ( 
    .DI1(\Controller_inst.temp_buffer[474].sig_987.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[473].sig_986.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[474] ), 
    .D0(\Controller_inst.temp_buffer[473] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[489] ), 
    .Q1(\Controller_inst.temp_buffer[490] ), 
    .F0(\Controller_inst.temp_buffer[473].sig_986.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[474].sig_987.FeedThruLUT ));
  Controller_inst_SLICE_1162 \Controller_inst.SLICE_1162 ( 
    .DI0(\Controller_inst.temp_buffer[475].sig_988.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[475] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[491] ), 
    .F0(\Controller_inst.temp_buffer[475].sig_988.FeedThruLUT ));
  Controller_inst_SLICE_1163 \Controller_inst.SLICE_1163 ( 
    .DI1(\Controller_inst.temp_buffer[477].sig_990.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[476].sig_989.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[477] ), 
    .D0(\Controller_inst.temp_buffer[476] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[492] ), 
    .Q1(\Controller_inst.temp_buffer[493] ), 
    .F0(\Controller_inst.temp_buffer[476].sig_989.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[477].sig_990.FeedThruLUT ));
  Controller_inst_SLICE_1165 \Controller_inst.SLICE_1165 ( 
    .DI1(\Controller_inst.temp_buffer[479].sig_992.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[478].sig_991.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[479] ), 
    .C0(\Controller_inst.temp_buffer[478] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[494] ), 
    .Q1(\Controller_inst.temp_buffer[495] ), 
    .F0(\Controller_inst.temp_buffer[478].sig_991.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[479].sig_992.FeedThruLUT ));
  Controller_inst_SLICE_1167 \Controller_inst.SLICE_1167 ( 
    .DI1(\Controller_inst.temp_buffer[481].sig_994.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[480].sig_993.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[481] ), 
    .C0(\Controller_inst.temp_buffer[480] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[496] ), 
    .Q1(\Controller_inst.temp_buffer[497] ), 
    .F0(\Controller_inst.temp_buffer[480].sig_993.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[481].sig_994.FeedThruLUT ));
  Controller_inst_SLICE_1169 \Controller_inst.SLICE_1169 ( 
    .DI0(\Controller_inst.temp_buffer[482].sig_995.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[482] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[498] ), 
    .F0(\Controller_inst.temp_buffer[482].sig_995.FeedThruLUT ));
  Controller_inst_SLICE_1170 \Controller_inst.SLICE_1170 ( 
    .DI1(\Controller_inst.temp_buffer[484].sig_997.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[483].sig_996.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[484] ), 
    .D0(\Controller_inst.temp_buffer[483] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[499] ), 
    .Q1(\Controller_inst.temp_buffer[500] ), 
    .F0(\Controller_inst.temp_buffer[483].sig_996.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[484].sig_997.FeedThruLUT ));
  Controller_inst_SLICE_1172 \Controller_inst.SLICE_1172 ( 
    .DI1(\Controller_inst.temp_buffer[486].sig_999.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[485].sig_998.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[486] ), 
    .D0(\Controller_inst.temp_buffer[485] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[501] ), 
    .Q1(\Controller_inst.temp_buffer[502] ), 
    .F0(\Controller_inst.temp_buffer[485].sig_998.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[486].sig_999.FeedThruLUT ));
  Controller_inst_SLICE_1174 \Controller_inst.SLICE_1174 ( 
    .DI0(\Controller_inst.temp_buffer[487].sig_1000.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[487] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[503] ), 
    .F0(\Controller_inst.temp_buffer[487].sig_1000.FeedThruLUT ));
  Controller_inst_SLICE_1175 \Controller_inst.SLICE_1175 ( 
    .DI1(\Controller_inst.temp_buffer[489].sig_1002.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[488].sig_1001.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[489] ), 
    .D0(\Controller_inst.temp_buffer[488] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[504] ), 
    .Q1(\Controller_inst.temp_buffer[505] ), 
    .F0(\Controller_inst.temp_buffer[488].sig_1001.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[489].sig_1002.FeedThruLUT ));
  Controller_inst_SLICE_1177 \Controller_inst.SLICE_1177 ( 
    .DI1(\Controller_inst.temp_buffer[491].sig_1004.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[490].sig_1003.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[491] ), 
    .D0(\Controller_inst.temp_buffer[490] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[506] ), 
    .Q1(\Controller_inst.temp_buffer[507] ), 
    .F0(\Controller_inst.temp_buffer[490].sig_1003.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[491].sig_1004.FeedThruLUT ));
  Controller_inst_SLICE_1179 \Controller_inst.SLICE_1179 ( 
    .DI0(\Controller_inst.temp_buffer[492].sig_1005.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[492] ), .CE(n11664), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.temp_buffer[508] ), 
    .F0(\Controller_inst.temp_buffer[492].sig_1005.FeedThruLUT ));
  Controller_inst_SLICE_1180 \Controller_inst.SLICE_1180 ( 
    .DI1(\Controller_inst.temp_buffer[494].sig_1007.FeedThruLUT ), 
    .DI0(\Controller_inst.temp_buffer[493].sig_1006.FeedThruLUT ), 
    .D1(\Controller_inst.temp_buffer[494] ), 
    .C0(\Controller_inst.temp_buffer[493] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[509] ), 
    .Q1(\Controller_inst.temp_buffer[510] ), 
    .F0(\Controller_inst.temp_buffer[493].sig_1006.FeedThruLUT ), 
    .F1(\Controller_inst.temp_buffer[494].sig_1007.FeedThruLUT ));
  Controller_inst_SLICE_1182 \Controller_inst.SLICE_1182 ( 
    .DI0(\Controller_inst.temp_buffer[495].sig_1008.FeedThruLUT ), 
    .D0(\Controller_inst.temp_buffer[495] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.temp_buffer[511] ), 
    .F0(\Controller_inst.temp_buffer[495].sig_1008.FeedThruLUT ));
  Controller_inst_SLICE_1183 \Controller_inst.SLICE_1183 ( 
    .DI1(\Controller_inst.n25534 ), .DI0(\Controller_inst.n25533 ), 
    .D1(\Controller_inst.n16007 ), .C1(\Controller_inst.n5_c ), 
    .B1(\Controller_inst.n2697 ), .A1(\Controller_inst.stm32_state[2] ), 
    .D0(\Controller_inst.n6_adj_2154 ), .C0(\Controller_inst.n16015 ), 
    .B0(\Controller_inst.n21152 ), .CE(n2154), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.stm32_state[1] ), 
    .Q1(\Controller_inst.stm32_state[2] ), .F0(\Controller_inst.n25533 ), 
    .F1(\Controller_inst.n25534 ));
  Controller_inst_SLICE_1185 \Controller_inst.SLICE_1185 ( 
    .DI1(\Controller_inst.n25536 ), .DI0(\Controller_inst.n25535 ), 
    .D1(\Controller_inst.n6 ), .C1(\Controller_inst.n18 ), 
    .B1(\Controller_inst.n21856 ), .A1(\Controller_inst.stm32_state[4] ), 
    .D0(\Controller_inst.n6_adj_2151 ), .C0(\Controller_inst.n21152 ), 
    .B0(n11457), .CE(n2154), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_state[3] ), 
    .Q1(\Controller_inst.stm32_state[4] ), .F0(\Controller_inst.n25535 ), 
    .F1(\Controller_inst.n25536 ));
  Controller_inst_SLICE_1188 \Controller_inst.SLICE_1188 ( 
    .DI1(\Controller_inst.rhd_index[3].sig_1009.FeedThruLUT ), 
    .DI0(\Controller_inst.n15960 ), .C1(\Controller_inst.rhd_index[3] ), 
    .D0(\Controller_inst.rhd_index[3] ), .C0(\Controller_inst.rhd_index[2] ), 
    .B0(\Controller_inst.rhd_index[0] ), .A0(\Controller_inst.rhd_index[1] ), 
    .CE(n6893), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_RHD2216_TX_Byte[10] ), 
    .Q1(\Controller_inst.int_RHD2216_TX_Byte[11] ), 
    .F0(\Controller_inst.n15960 ), 
    .F1(\Controller_inst.rhd_index[3].sig_1009.FeedThruLUT ));
  Controller_inst_SLICE_1190 \Controller_inst.SLICE_1190 ( 
    .DI0(\Controller_inst.n15 ), .D0(\Controller_inst.rhd_index[3] ), 
    .C0(\Controller_inst.rhd_index[2] ), .B0(\Controller_inst.rhd_index[0] ), 
    .A0(\Controller_inst.rhd_index[1] ), .CE(n6893), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.int_RHD2216_TX_Byte[15] ), 
    .F0(\Controller_inst.n15 ));
  Controller_inst_SLICE_1192 \Controller_inst.SLICE_1192 ( 
    .DI1(\Controller_inst.n167_adj_2344[2] ), 
    .DI0(\Controller_inst.n167_adj_2344[1] ), .D1(\Controller_inst.n133[2] ), 
    .B1(\Controller_inst.n7847 ), .D0(\Controller_inst.n133[1] ), 
    .C0(\Controller_inst.n7847 ), .CE(n5), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[1] ), 
    .Q1(\Controller_inst.full_cycle_count[2] ), 
    .F0(\Controller_inst.n167_adj_2344[1] ), 
    .F1(\Controller_inst.n167_adj_2344[2] ));
  Controller_inst_SLICE_1194 \Controller_inst.SLICE_1194 ( 
    .DI1(\Controller_inst.n167_adj_2344[4] ), 
    .DI0(\Controller_inst.n167_adj_2344[3] ), .D1(\Controller_inst.n133[4] ), 
    .B1(\Controller_inst.n7847 ), .D0(\Controller_inst.n133[3] ), 
    .C0(\Controller_inst.n7847 ), .CE(n5), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[3] ), 
    .Q1(\Controller_inst.full_cycle_count[4] ), 
    .F0(\Controller_inst.n167_adj_2344[3] ), 
    .F1(\Controller_inst.n167_adj_2344[4] ));
  Controller_inst_SLICE_1196 \Controller_inst.SLICE_1196 ( 
    .DI1(\Controller_inst.n167_adj_2344[6] ), 
    .DI0(\Controller_inst.n167_adj_2344[5] ), .D1(\Controller_inst.n133[6] ), 
    .B1(\Controller_inst.n7847 ), .D0(\Controller_inst.n133[5] ), 
    .C0(\Controller_inst.n7847 ), .CE(n5), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[5] ), 
    .Q1(\Controller_inst.full_cycle_count[6] ), 
    .F0(\Controller_inst.n167_adj_2344[5] ), 
    .F1(\Controller_inst.n167_adj_2344[6] ));
  Controller_inst_SLICE_1198 \Controller_inst.SLICE_1198 ( 
    .DI1(\Controller_inst.n167_adj_2344[8] ), 
    .DI0(\Controller_inst.n167_adj_2344[7] ), .D1(\Controller_inst.n133[8] ), 
    .C1(\Controller_inst.n7847 ), .D0(\Controller_inst.n133[7] ), 
    .B0(\Controller_inst.n7847 ), .CE(n5), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[7] ), 
    .Q1(\Controller_inst.full_cycle_count[8] ), 
    .F0(\Controller_inst.n167_adj_2344[7] ), 
    .F1(\Controller_inst.n167_adj_2344[8] ));
  Controller_inst_SLICE_1200 \Controller_inst.SLICE_1200 ( 
    .DI1(\Controller_inst.n167_adj_2344[10] ), 
    .DI0(\Controller_inst.n167_adj_2344[9] ), .D1(\Controller_inst.n133[10] ), 
    .C1(\Controller_inst.n7847 ), .D0(\Controller_inst.n133[9] ), 
    .B0(\Controller_inst.n7847 ), .CE(n5), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[9] ), 
    .Q1(\Controller_inst.full_cycle_count[10] ), 
    .F0(\Controller_inst.n167_adj_2344[9] ), 
    .F1(\Controller_inst.n167_adj_2344[10] ));
  Controller_inst_SLICE_1202 \Controller_inst.SLICE_1202 ( 
    .DI1(\Controller_inst.n167_adj_2344[12] ), 
    .DI0(\Controller_inst.n167_adj_2344[11] ), .D1(\Controller_inst.n133[12] ), 
    .C1(\Controller_inst.n7847 ), .D0(\Controller_inst.n133[11] ), 
    .B0(\Controller_inst.n7847 ), .CE(n5), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[11] ), 
    .Q1(\Controller_inst.full_cycle_count[12] ), 
    .F0(\Controller_inst.n167_adj_2344[11] ), 
    .F1(\Controller_inst.n167_adj_2344[12] ));
  Controller_inst_SLICE_1204 \Controller_inst.SLICE_1204 ( 
    .DI1(\Controller_inst.n167_adj_2344[14] ), 
    .DI0(\Controller_inst.n167_adj_2344[13] ), .D1(\Controller_inst.n133[14] ), 
    .C1(\Controller_inst.n7847 ), .D0(\Controller_inst.n133[13] ), 
    .B0(\Controller_inst.n7847 ), .CE(n5), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[13] ), 
    .Q1(\Controller_inst.full_cycle_count[14] ), 
    .F0(\Controller_inst.n167_adj_2344[13] ), 
    .F1(\Controller_inst.n167_adj_2344[14] ));
  Controller_inst_SLICE_1206 \Controller_inst.SLICE_1206 ( 
    .DI1(\Controller_inst.n167_adj_2344[16] ), 
    .DI0(\Controller_inst.n167_adj_2344[15] ), .D1(\Controller_inst.n133[16] ), 
    .C1(\Controller_inst.n7847 ), .D0(\Controller_inst.n133[15] ), 
    .B0(\Controller_inst.n7847 ), .CE(n5), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.full_cycle_count[15] ), 
    .Q1(\Controller_inst.full_cycle_count[16] ), 
    .F0(\Controller_inst.n167_adj_2344[15] ), 
    .F1(\Controller_inst.n167_adj_2344[16] ));
  Controller_inst_SLICE_1208 \Controller_inst.SLICE_1208 ( 
    .DI1(\Controller_inst.n167_adj_2344[18] ), 
    .DI0(\Controller_inst.n167_adj_2344[17] ), .D1(\Controller_inst.n7847 ), 
    .C1(\Controller_inst.n133[18] ), .C0(\Controller_inst.n133[17] ), 
    .A0(\Controller_inst.n7847 ), .CE(n5), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[17] ), 
    .Q1(\Controller_inst.full_cycle_count[18] ), 
    .F0(\Controller_inst.n167_adj_2344[17] ), 
    .F1(\Controller_inst.n167_adj_2344[18] ));
  Controller_inst_SLICE_1210 \Controller_inst.SLICE_1210 ( 
    .DI1(\Controller_inst.n167_adj_2344[20] ), 
    .DI0(\Controller_inst.n167_adj_2344[19] ), .D1(\Controller_inst.n133[20] ), 
    .B1(\Controller_inst.n7847 ), .D0(\Controller_inst.n133[19] ), 
    .C0(\Controller_inst.n7847 ), .CE(n5), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[19] ), 
    .Q1(\Controller_inst.full_cycle_count[20] ), 
    .F0(\Controller_inst.n167_adj_2344[19] ), 
    .F1(\Controller_inst.n167_adj_2344[20] ));
  Controller_inst_SLICE_1212 \Controller_inst.SLICE_1212 ( 
    .DI1(\Controller_inst.n167_adj_2344[22] ), 
    .DI0(\Controller_inst.n167_adj_2344[21] ), .D1(\Controller_inst.n133[22] ), 
    .B1(\Controller_inst.n7847 ), .D0(\Controller_inst.n133[21] ), 
    .C0(\Controller_inst.n7847 ), .CE(n5), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[21] ), 
    .Q1(\Controller_inst.full_cycle_count[22] ), 
    .F0(\Controller_inst.n167_adj_2344[21] ), 
    .F1(\Controller_inst.n167_adj_2344[22] ));
  Controller_inst_SLICE_1214 \Controller_inst.SLICE_1214 ( 
    .DI1(\Controller_inst.n167_adj_2344[24] ), 
    .DI0(\Controller_inst.n167_adj_2344[23] ), .D1(\Controller_inst.n133[24] ), 
    .C1(\Controller_inst.n7847 ), .D0(\Controller_inst.n133[23] ), 
    .B0(\Controller_inst.n7847 ), .CE(n5), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[23] ), 
    .Q1(\Controller_inst.full_cycle_count[24] ), 
    .F0(\Controller_inst.n167_adj_2344[23] ), 
    .F1(\Controller_inst.n167_adj_2344[24] ));
  Controller_inst_SLICE_1216 \Controller_inst.SLICE_1216 ( 
    .DI1(\Controller_inst.n167_adj_2344[26] ), 
    .DI0(\Controller_inst.n167_adj_2344[25] ), .D1(\Controller_inst.n133[26] ), 
    .C1(\Controller_inst.n7847 ), .D0(\Controller_inst.n133[25] ), 
    .B0(\Controller_inst.n7847 ), .CE(n5), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[25] ), 
    .Q1(\Controller_inst.full_cycle_count[26] ), 
    .F0(\Controller_inst.n167_adj_2344[25] ), 
    .F1(\Controller_inst.n167_adj_2344[26] ));
  Controller_inst_SLICE_1218 \Controller_inst.SLICE_1218 ( 
    .DI1(\Controller_inst.n167_adj_2344[28] ), 
    .DI0(\Controller_inst.n167_adj_2344[27] ), .D1(\Controller_inst.n133[28] ), 
    .C1(\Controller_inst.n7847 ), .D0(\Controller_inst.n133[27] ), 
    .B0(\Controller_inst.n7847 ), .CE(n5), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[27] ), 
    .Q1(\Controller_inst.full_cycle_count[28] ), 
    .F0(\Controller_inst.n167_adj_2344[27] ), 
    .F1(\Controller_inst.n167_adj_2344[28] ));
  Controller_inst_SLICE_1220 \Controller_inst.SLICE_1220 ( 
    .DI1(\Controller_inst.n167_adj_2344[30] ), 
    .DI0(\Controller_inst.n167_adj_2344[29] ), .D1(\Controller_inst.n133[30] ), 
    .C1(\Controller_inst.n7847 ), .D0(\Controller_inst.n133[29] ), 
    .B0(\Controller_inst.n7847 ), .CE(n5), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.full_cycle_count[29] ), 
    .Q1(\Controller_inst.full_cycle_count[30] ), 
    .F0(\Controller_inst.n167_adj_2344[29] ), 
    .F1(\Controller_inst.n167_adj_2344[30] ));
  Controller_inst_SLICE_1224 \Controller_inst.SLICE_1224 ( 
    .DI1(\Controller_inst.n167_adj_2343[3] ), 
    .DI0(\Controller_inst.n167_adj_2343[2] ), 
    .D1(\Controller_inst.n133_adj_2342[3] ), .B1(n7791), 
    .D0(\Controller_inst.n133_adj_2342[2] ), .C0(n7791), .CE(n4), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[2] ), 
    .Q1(\Controller_inst.rhd_index[3] ), 
    .F0(\Controller_inst.n167_adj_2343[2] ), 
    .F1(\Controller_inst.n167_adj_2343[3] ));
  Controller_inst_SLICE_1226 \Controller_inst.SLICE_1226 ( 
    .DI1(\Controller_inst.n167_adj_2343[5] ), 
    .DI0(\Controller_inst.n167_adj_2343[4] ), 
    .D1(\Controller_inst.n133_adj_2342[5] ), .B1(n7791), 
    .D0(\Controller_inst.n133_adj_2342[4] ), .C0(n7791), .CE(n4), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[4] ), 
    .Q1(\Controller_inst.rhd_index[5] ), 
    .F0(\Controller_inst.n167_adj_2343[4] ), 
    .F1(\Controller_inst.n167_adj_2343[5] ));
  Controller_inst_SLICE_1228 \Controller_inst.SLICE_1228 ( 
    .DI1(\Controller_inst.n167_adj_2343[7] ), 
    .DI0(\Controller_inst.n167_adj_2343[6] ), 
    .D1(\Controller_inst.n133_adj_2342[7] ), .C1(n7791), 
    .D0(\Controller_inst.n133_adj_2342[6] ), .B0(n7791), .CE(n4), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[6] ), 
    .Q1(\Controller_inst.rhd_index[7] ), 
    .F0(\Controller_inst.n167_adj_2343[6] ), 
    .F1(\Controller_inst.n167_adj_2343[7] ));
  Controller_inst_SLICE_1230 \Controller_inst.SLICE_1230 ( 
    .DI1(\Controller_inst.n167_adj_2343[9] ), 
    .DI0(\Controller_inst.n167_adj_2343[8] ), 
    .D1(\Controller_inst.n133_adj_2342[9] ), .C1(n7791), 
    .D0(\Controller_inst.n133_adj_2342[8] ), .B0(n7791), .CE(n4), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[8] ), 
    .Q1(\Controller_inst.rhd_index[9] ), 
    .F0(\Controller_inst.n167_adj_2343[8] ), 
    .F1(\Controller_inst.n167_adj_2343[9] ));
  Controller_inst_SLICE_1232 \Controller_inst.SLICE_1232 ( 
    .DI1(\Controller_inst.n167_adj_2343[11] ), 
    .DI0(\Controller_inst.n167_adj_2343[10] ), 
    .D1(\Controller_inst.n133_adj_2342[11] ), .C1(n7791), 
    .D0(\Controller_inst.n133_adj_2342[10] ), .B0(n7791), .CE(n4), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[10] ), 
    .Q1(\Controller_inst.rhd_index[11] ), 
    .F0(\Controller_inst.n167_adj_2343[10] ), 
    .F1(\Controller_inst.n167_adj_2343[11] ));
  Controller_inst_SLICE_1234 \Controller_inst.SLICE_1234 ( 
    .DI1(\Controller_inst.n167_adj_2343[13] ), 
    .DI0(\Controller_inst.n167_adj_2343[12] ), 
    .D1(\Controller_inst.n133_adj_2342[13] ), .C1(n7791), 
    .D0(\Controller_inst.n133_adj_2342[12] ), .B0(n7791), .CE(n4), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[12] ), 
    .Q1(\Controller_inst.rhd_index[13] ), 
    .F0(\Controller_inst.n167_adj_2343[12] ), 
    .F1(\Controller_inst.n167_adj_2343[13] ));
  Controller_inst_SLICE_1236 \Controller_inst.SLICE_1236 ( 
    .DI1(\Controller_inst.n167_adj_2343[31] ), 
    .DI0(\Controller_inst.n167_adj_2343[14] ), 
    .C1(\Controller_inst.n133_adj_2342[31] ), .A1(n7791), 
    .D0(\Controller_inst.n133_adj_2342[14] ), .B0(n7791), .CE(n4), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[14] ), 
    .Q1(\Controller_inst.rhd_index[31] ), 
    .F0(\Controller_inst.n167_adj_2343[14] ), 
    .F1(\Controller_inst.n167_adj_2343[31] ));
  Controller_inst_SLICE_1237 \Controller_inst.SLICE_1237 ( 
    .DI1(\Controller_inst.n167_adj_2343[16] ), 
    .DI0(\Controller_inst.n167_adj_2343[15] ), 
    .D1(\Controller_inst.n133_adj_2342[16] ), .C1(n7791), 
    .D0(\Controller_inst.n133_adj_2342[15] ), .B0(n7791), .CE(n4), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[15] ), .Q1(\Controller_inst.rhd_index[16] ), 
    .F0(\Controller_inst.n167_adj_2343[15] ), 
    .F1(\Controller_inst.n167_adj_2343[16] ));
  Controller_inst_SLICE_1239 \Controller_inst.SLICE_1239 ( 
    .DI1(\Controller_inst.n167_adj_2343[18] ), 
    .DI0(\Controller_inst.n167_adj_2343[17] ), 
    .D1(\Controller_inst.n133_adj_2342[18] ), .C1(n7791), 
    .D0(\Controller_inst.n133_adj_2342[17] ), .B0(n7791), .CE(n4), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[17] ), .Q1(\Controller_inst.rhd_index[18] ), 
    .F0(\Controller_inst.n167_adj_2343[17] ), 
    .F1(\Controller_inst.n167_adj_2343[18] ));
  Controller_inst_SLICE_1241 \Controller_inst.SLICE_1241 ( 
    .DI1(\Controller_inst.n167_adj_2343[20] ), 
    .DI0(\Controller_inst.n167_adj_2343[19] ), 
    .D1(\Controller_inst.n133_adj_2342[20] ), .C1(n7791), 
    .D0(\Controller_inst.n133_adj_2342[19] ), .B0(n7791), .CE(n4), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[19] ), .Q1(\Controller_inst.rhd_index[20] ), 
    .F0(\Controller_inst.n167_adj_2343[19] ), 
    .F1(\Controller_inst.n167_adj_2343[20] ));
  Controller_inst_SLICE_1243 \Controller_inst.SLICE_1243 ( 
    .DI1(\Controller_inst.n167_adj_2343[22] ), 
    .DI0(\Controller_inst.n167_adj_2343[21] ), 
    .D1(\Controller_inst.n133_adj_2342[22] ), .C1(n7791), 
    .D0(\Controller_inst.n133_adj_2342[21] ), .B0(n7791), .CE(n4), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[21] ), .Q1(\Controller_inst.rhd_index[22] ), 
    .F0(\Controller_inst.n167_adj_2343[21] ), 
    .F1(\Controller_inst.n167_adj_2343[22] ));
  Controller_inst_SLICE_1245 \Controller_inst.SLICE_1245 ( 
    .DI1(\Controller_inst.n167_adj_2343[24] ), 
    .DI0(\Controller_inst.n167_adj_2343[23] ), 
    .D1(\Controller_inst.n133_adj_2342[24] ), .C1(n7791), 
    .D0(\Controller_inst.n133_adj_2342[23] ), .B0(n7791), .CE(n4), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.rhd_index[23] ), .Q1(\Controller_inst.rhd_index[24] ), 
    .F0(\Controller_inst.n167_adj_2343[23] ), 
    .F1(\Controller_inst.n167_adj_2343[24] ));
  Controller_inst_SLICE_1247 \Controller_inst.SLICE_1247 ( 
    .DI1(\Controller_inst.n167_adj_2343[26] ), 
    .DI0(\Controller_inst.n167_adj_2343[25] ), 
    .D1(\Controller_inst.n133_adj_2342[26] ), .C1(n7791), 
    .D0(\Controller_inst.n133_adj_2342[25] ), .B0(n7791), .CE(n4), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[25] ), 
    .Q1(\Controller_inst.rhd_index[26] ), 
    .F0(\Controller_inst.n167_adj_2343[25] ), 
    .F1(\Controller_inst.n167_adj_2343[26] ));
  Controller_inst_SLICE_1249 \Controller_inst.SLICE_1249 ( 
    .DI1(\Controller_inst.n167_adj_2343[28] ), 
    .DI0(\Controller_inst.n167_adj_2343[27] ), 
    .D1(\Controller_inst.n133_adj_2342[28] ), .C1(n7791), 
    .D0(\Controller_inst.n133_adj_2342[27] ), .B0(n7791), .CE(n4), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[27] ), 
    .Q1(\Controller_inst.rhd_index[28] ), 
    .F0(\Controller_inst.n167_adj_2343[27] ), 
    .F1(\Controller_inst.n167_adj_2343[28] ));
  Controller_inst_SLICE_1251 \Controller_inst.SLICE_1251 ( 
    .DI1(\Controller_inst.n167_adj_2343[30] ), 
    .DI0(\Controller_inst.n167_adj_2343[29] ), 
    .D1(\Controller_inst.n133_adj_2342[30] ), .C1(n7791), 
    .D0(\Controller_inst.n133_adj_2342[29] ), .B0(n7791), .CE(n4), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(\Controller_inst.rhd_index[29] ), 
    .Q1(\Controller_inst.rhd_index[30] ), 
    .F0(\Controller_inst.n167_adj_2343[29] ), 
    .F1(\Controller_inst.n167_adj_2343[30] ));
  Controller_inst_SLICE_1255 \Controller_inst.SLICE_1255 ( 
    .DI1(\Controller_inst.n167[3] ), .DI0(\Controller_inst.n167[2] ), 
    .D1(\Controller_inst.n133_adj_2341[3] ), .C1(n1378), 
    .D0(\Controller_inst.n133_adj_2341[2] ), .B0(n1378), .CE(n4_adj_2347), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[2] ), 
    .Q1(\Controller_inst.stm32_counter[3] ), .F0(\Controller_inst.n167[2] ), 
    .F1(\Controller_inst.n167[3] ));
  Controller_inst_SLICE_1258 \Controller_inst.SLICE_1258 ( 
    .DI1(\Controller_inst.n167[6] ), .DI0(\Controller_inst.n167[5] ), 
    .D1(\Controller_inst.n133_adj_2341[6] ), .C1(n1378), 
    .D0(\Controller_inst.n133_adj_2341[5] ), .B0(n1378), .CE(n4_adj_2347), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[5] ), 
    .Q1(\Controller_inst.stm32_counter[6] ), .F0(\Controller_inst.n167[5] ), 
    .F1(\Controller_inst.n167[6] ));
  Controller_inst_SLICE_1260 \Controller_inst.SLICE_1260 ( 
    .DI1(\Controller_inst.n167[8] ), .DI0(\Controller_inst.n167[7] ), 
    .D1(\Controller_inst.n133_adj_2341[8] ), .C1(n1378), 
    .D0(\Controller_inst.n133_adj_2341[7] ), .B0(n1378), .CE(n4_adj_2347), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[7] ), 
    .Q1(\Controller_inst.stm32_counter[8] ), .F0(\Controller_inst.n167[7] ), 
    .F1(\Controller_inst.n167[8] ));
  Controller_inst_SLICE_1262 \Controller_inst.SLICE_1262 ( 
    .DI1(\Controller_inst.n167[10] ), .DI0(\Controller_inst.n167[9] ), 
    .D1(\Controller_inst.n133_adj_2341[10] ), .C1(n1378), 
    .D0(\Controller_inst.n133_adj_2341[9] ), .B0(n1378), .CE(n4_adj_2347), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[9] ), 
    .Q1(\Controller_inst.stm32_counter[10] ), .F0(\Controller_inst.n167[9] ), 
    .F1(\Controller_inst.n167[10] ));
  Controller_inst_SLICE_1265 \Controller_inst.SLICE_1265 ( 
    .DI1(\Controller_inst.n167[13] ), .DI0(\Controller_inst.n167[12] ), 
    .D1(\Controller_inst.n133_adj_2341[13] ), .B1(n1378), 
    .D0(\Controller_inst.n133_adj_2341[12] ), .C0(n1378), .CE(n4_adj_2347), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[12] ), 
    .Q1(\Controller_inst.stm32_counter[13] ), .F0(\Controller_inst.n167[12] ), 
    .F1(\Controller_inst.n167[13] ));
  Controller_inst_SLICE_1267 \Controller_inst.SLICE_1267 ( 
    .DI1(\Controller_inst.n167[15] ), .DI0(\Controller_inst.n167[14] ), 
    .D1(\Controller_inst.n133_adj_2341[15] ), .B1(n1378), 
    .D0(\Controller_inst.n133_adj_2341[14] ), .C0(n1378), .CE(n4_adj_2347), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[14] ), 
    .Q1(\Controller_inst.stm32_counter[15] ), .F0(\Controller_inst.n167[14] ), 
    .F1(\Controller_inst.n167[15] ));
  Controller_inst_SLICE_1269 \Controller_inst.SLICE_1269 ( 
    .DI1(\Controller_inst.n167[17] ), .DI0(\Controller_inst.n167[16] ), 
    .D1(\Controller_inst.n133_adj_2341[17] ), .C1(n1378), 
    .C0(\Controller_inst.n133_adj_2341[16] ), .B0(n1378), .CE(n4_adj_2347), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[16] ), 
    .Q1(\Controller_inst.stm32_counter[17] ), .F0(\Controller_inst.n167[16] ), 
    .F1(\Controller_inst.n167[17] ));
  Controller_inst_SLICE_1271 \Controller_inst.SLICE_1271 ( 
    .DI1(\Controller_inst.n167[19] ), .DI0(\Controller_inst.n167[18] ), 
    .D1(\Controller_inst.n133_adj_2341[19] ), .C1(n1378), 
    .D0(\Controller_inst.n133_adj_2341[18] ), .B0(n1378), .CE(n4_adj_2347), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[18] ), 
    .Q1(\Controller_inst.stm32_counter[19] ), .F0(\Controller_inst.n167[18] ), 
    .F1(\Controller_inst.n167[19] ));
  Controller_inst_SLICE_1273 \Controller_inst.SLICE_1273 ( 
    .DI1(\Controller_inst.n167[21] ), .DI0(\Controller_inst.n167[20] ), 
    .C1(\Controller_inst.n133_adj_2341[21] ), .A1(n1378), 
    .D0(\Controller_inst.n133_adj_2341[20] ), .B0(n1378), .CE(n4_adj_2347), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[20] ), 
    .Q1(\Controller_inst.stm32_counter[21] ), .F0(\Controller_inst.n167[20] ), 
    .F1(\Controller_inst.n167[21] ));
  Controller_inst_SLICE_1275 \Controller_inst.SLICE_1275 ( 
    .DI1(\Controller_inst.n167[23] ), .DI0(\Controller_inst.n167[22] ), 
    .C1(\Controller_inst.n133_adj_2341[23] ), .A1(n1378), 
    .D0(\Controller_inst.n133_adj_2341[22] ), .B0(n1378), .CE(n4_adj_2347), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[22] ), 
    .Q1(\Controller_inst.stm32_counter[23] ), .F0(\Controller_inst.n167[22] ), 
    .F1(\Controller_inst.n167[23] ));
  Controller_inst_SLICE_1277 \Controller_inst.SLICE_1277 ( 
    .DI1(\Controller_inst.n167[25] ), .DI0(\Controller_inst.n167[24] ), 
    .D1(\Controller_inst.n133_adj_2341[25] ), .C1(n1378), 
    .D0(\Controller_inst.n133_adj_2341[24] ), .B0(n1378), .CE(n4_adj_2347), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[24] ), 
    .Q1(\Controller_inst.stm32_counter[25] ), .F0(\Controller_inst.n167[24] ), 
    .F1(\Controller_inst.n167[25] ));
  Controller_inst_SLICE_1279 \Controller_inst.SLICE_1279 ( 
    .DI1(\Controller_inst.n167[27] ), .DI0(\Controller_inst.n167[26] ), 
    .D1(\Controller_inst.n133_adj_2341[27] ), .C1(n1378), 
    .D0(\Controller_inst.n133_adj_2341[26] ), .B0(n1378), .CE(n4_adj_2347), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[26] ), 
    .Q1(\Controller_inst.stm32_counter[27] ), .F0(\Controller_inst.n167[26] ), 
    .F1(\Controller_inst.n167[27] ));
  Controller_inst_SLICE_1281 \Controller_inst.SLICE_1281 ( 
    .DI1(\Controller_inst.n167[29] ), .DI0(\Controller_inst.n167[28] ), 
    .D1(\Controller_inst.n133_adj_2341[29] ), .C1(n1378), 
    .D0(\Controller_inst.n133_adj_2341[28] ), .B0(n1378), .CE(n4_adj_2347), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[28] ), 
    .Q1(\Controller_inst.stm32_counter[29] ), .F0(\Controller_inst.n167[28] ), 
    .F1(\Controller_inst.n167[29] ));
  Controller_inst_SLICE_1283 \Controller_inst.SLICE_1283 ( 
    .DI1(\Controller_inst.n167[31] ), .DI0(\Controller_inst.n167[30] ), 
    .D1(\Controller_inst.n133_adj_2341[31] ), .C1(n1378), 
    .D0(\Controller_inst.n133_adj_2341[30] ), .B0(n1378), .CE(n4_adj_2347), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.stm32_counter[30] ), 
    .Q1(\Controller_inst.stm32_counter[31] ), .F0(\Controller_inst.n167[30] ), 
    .F1(\Controller_inst.n167[31] ));
  Controller_inst_SLICE_1285 \Controller_inst.SLICE_1285 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[4].sig_1713.FeedThruLUT )
    , .DI0(\Controller_inst.n12498 ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[4] )
    , .D0(\Controller_inst.init_FIFO_RHD2216_Read ), 
    .C0(o_Controller_Mode_c_1), .B0(o_Controller_Mode_c_0), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.init_FIFO_RHD2216_Read ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[4] )
    , .F0(\Controller_inst.n12498 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[4].sig_1713.FeedThruLUT )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1287 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1287 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n9699 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n21890 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1756[2] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1547 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n1756[0] ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q0(\Controller_inst.SPI_Master_CS_STM32_1.n1756[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n9699 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1289 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1289 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_4__N_1286[3] )
    , .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n15934 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n4 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.n1756[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n6 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[4] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1756[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n11681 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[4] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n15934 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_4__N_1286[3] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1292 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1292 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_4__N_1286[0] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_4__N_1286[1] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1629 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1756[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1629 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n1756[2] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n11681 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_4__N_1286[1] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_4__N_1286[0] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1293 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1293 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n9695 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n9697 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n11358 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1629 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.n1756[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n9696 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1756[0] ), 
    .B0(int_STM32_SPI_CS_n), .A0(\Controller_inst.int_STM32_TX_DV ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.n1756[1] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.n1756[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n9697 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n9695 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1295 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1295 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57[2] ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n57[1] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[2] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.n1756[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n45[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1756[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n11678 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[1] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n57[1] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57[2] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1297 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1297 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57[4] ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n57[3] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[4] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1756[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1756[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n45[3] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n11678 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[3] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[4] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n57[3] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57[4] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1299 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1299 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57[6] ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n57[5] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[6] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1756[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1756[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n45[5] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n11678 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[5] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n57[5] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57[6] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_1301 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_1301 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57[8] ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.n57[7] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[8] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.n1756[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n1756[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n45[7] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n11678 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[7] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[8] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n57[7] ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57[8] ));
  Controller_inst_SLICE_1306 \Controller_inst.SLICE_1306 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n9687 ), 
    .DI0(\Controller_inst.n19_adj_2245 ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n21896 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[2] ), 
    .B1(\Controller_inst.n59 ), .A1(\Controller_inst.n1868[0] ), 
    .D0(\Controller_inst.n18_adj_2244 ), 
    .C0(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .Q1(\Controller_inst.n1868[0] ), .F0(\Controller_inst.n19_adj_2245 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n9687 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1308 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1308 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13608 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n9421 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13608 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1310 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1310 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1210 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20650 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[511] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24482 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n11643 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(int_STM32_SPI_MOSI), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1210 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1311 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1311 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12488 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12461 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[1] ), 
    .C1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.int_STM32_TX_DV ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[0] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13595 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12461 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12488 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1312 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1312 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_1303[10] )
    , .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[10] ), 
    .B0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13595 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges_10__N_1303[10] )
    );
  Controller_inst_SLICE_1313 \Controller_inst.SLICE_1313 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[511].sig_1012.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[511] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[511] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[511].sig_1012.FeedThruLUT ));
  Controller_inst_SLICE_1314 \Controller_inst.SLICE_1314 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[509].sig_1014.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[510].sig_1013.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[509] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[510] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[510] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[509] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[510].sig_1013.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[509].sig_1014.FeedThruLUT ));
  Controller_inst_SLICE_1316 \Controller_inst.SLICE_1316 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[507].sig_1016.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[508].sig_1015.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[507] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[508] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[508] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[507] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[508].sig_1015.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[507].sig_1016.FeedThruLUT ));
  Controller_inst_SLICE_1318 \Controller_inst.SLICE_1318 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[505].sig_1018.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[506].sig_1017.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[505] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[506] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[506] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[505] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[506].sig_1017.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[505].sig_1018.FeedThruLUT ));
  Controller_inst_SLICE_1320 \Controller_inst.SLICE_1320 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[504].sig_1019.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[504] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[504] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[504].sig_1019.FeedThruLUT ));
  Controller_inst_SLICE_1321 \Controller_inst.SLICE_1321 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[502].sig_1021.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[503].sig_1020.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[502] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[503] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[503] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[502] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[503].sig_1020.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[502].sig_1021.FeedThruLUT ));
  Controller_inst_SLICE_1323 \Controller_inst.SLICE_1323 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[497].sig_1026.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[501].sig_1022.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[497] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[501] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[501] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[497] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[501].sig_1022.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[497].sig_1026.FeedThruLUT ));
  Controller_inst_SLICE_1324 \Controller_inst.SLICE_1324 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[500].sig_1023.FeedThruLUT ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[500] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[500] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[500].sig_1023.FeedThruLUT ));
  Controller_inst_SLICE_1325 \Controller_inst.SLICE_1325 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[498].sig_1025.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[499].sig_1024.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[498] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[499] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[499] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[498] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[499].sig_1024.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[498].sig_1025.FeedThruLUT ));
  Controller_inst_SLICE_1328 \Controller_inst.SLICE_1328 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[496].sig_1027.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[496] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[496] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[496].sig_1027.FeedThruLUT ));
  Controller_inst_SLICE_1329 \Controller_inst.SLICE_1329 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[494].sig_1029.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[495].sig_1028.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[494] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[495] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[495] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[494] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[495].sig_1028.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[494].sig_1029.FeedThruLUT ));
  Controller_inst_SLICE_1331 \Controller_inst.SLICE_1331 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[492].sig_1031.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[493].sig_1030.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[492] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[493] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[493] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[492] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[493].sig_1030.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[492].sig_1031.FeedThruLUT ));
  Controller_inst_SLICE_1333 \Controller_inst.SLICE_1333 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[491].sig_1032.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[491] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[491] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[491].sig_1032.FeedThruLUT ));
  Controller_inst_SLICE_1334 \Controller_inst.SLICE_1334 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[489].sig_1034.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[490].sig_1033.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[489] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[490] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[490] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[489] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[490].sig_1033.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[489].sig_1034.FeedThruLUT ));
  Controller_inst_SLICE_1336 \Controller_inst.SLICE_1336 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[487].sig_1036.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[488].sig_1035.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[487] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[488] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[488] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[487] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[488].sig_1035.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[487].sig_1036.FeedThruLUT ));
  Controller_inst_SLICE_1338 \Controller_inst.SLICE_1338 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[485].sig_1038.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[486].sig_1037.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[485] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[486] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[486] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[485] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[486].sig_1037.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[485].sig_1038.FeedThruLUT ));
  Controller_inst_SLICE_1340 \Controller_inst.SLICE_1340 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[483].sig_1040.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[484].sig_1039.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[483] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[484] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[484] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[483] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[484].sig_1039.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[483].sig_1040.FeedThruLUT ));
  Controller_inst_SLICE_1342 \Controller_inst.SLICE_1342 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[481].sig_1042.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[482].sig_1041.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[481] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[482] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[482] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[481] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[482].sig_1041.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[481].sig_1042.FeedThruLUT ));
  Controller_inst_SLICE_1344 \Controller_inst.SLICE_1344 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[479].sig_1044.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[480].sig_1043.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[479] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[480] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[480] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[479] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[480].sig_1043.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[479].sig_1044.FeedThruLUT ));
  Controller_inst_SLICE_1346 \Controller_inst.SLICE_1346 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[477].sig_1046.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[478].sig_1045.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[477] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[478] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[478] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[477] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[478].sig_1045.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[477].sig_1046.FeedThruLUT ));
  Controller_inst_SLICE_1348 \Controller_inst.SLICE_1348 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[475].sig_1048.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[476].sig_1047.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[475] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[476] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[476] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[475] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[476].sig_1047.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[475].sig_1048.FeedThruLUT ));
  Controller_inst_SLICE_1350 \Controller_inst.SLICE_1350 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[473].sig_1050.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[474].sig_1049.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[473] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[474] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[474] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[473] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[474].sig_1049.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[473].sig_1050.FeedThruLUT ));
  Controller_inst_SLICE_1352 \Controller_inst.SLICE_1352 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[471].sig_1052.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[472].sig_1051.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[471] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[472] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[472] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[471] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[472].sig_1051.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[471].sig_1052.FeedThruLUT ));
  Controller_inst_SLICE_1354 \Controller_inst.SLICE_1354 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[469].sig_1054.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[470].sig_1053.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[469] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[470] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[470] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[469] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[470].sig_1053.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[469].sig_1054.FeedThruLUT ));
  Controller_inst_SLICE_1356 \Controller_inst.SLICE_1356 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[467].sig_1056.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[468].sig_1055.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[467] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[468] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[468] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[467] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[468].sig_1055.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[467].sig_1056.FeedThruLUT ));
  Controller_inst_SLICE_1358 \Controller_inst.SLICE_1358 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[465].sig_1058.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[466].sig_1057.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[465] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[466] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[466] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[465] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[466].sig_1057.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[465].sig_1058.FeedThruLUT ));
  Controller_inst_SLICE_1360 \Controller_inst.SLICE_1360 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[463].sig_1060.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[464].sig_1059.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[463] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[464] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[464] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[463] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[464].sig_1059.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[463].sig_1060.FeedThruLUT ));
  Controller_inst_SLICE_1362 \Controller_inst.SLICE_1362 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[462].sig_1061.FeedThruLUT ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[462] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[462] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[462].sig_1061.FeedThruLUT ));
  Controller_inst_SLICE_1363 \Controller_inst.SLICE_1363 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[460].sig_1063.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[461].sig_1062.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[460] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[461] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[461] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[460] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[461].sig_1062.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[460].sig_1063.FeedThruLUT ));
  Controller_inst_SLICE_1365 \Controller_inst.SLICE_1365 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[458].sig_1065.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[459].sig_1064.FeedThruLUT ), 
    .B1(\Controller_inst.int_STM32_TX_Byte[458] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[459] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[459] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[458] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[459].sig_1064.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[458].sig_1065.FeedThruLUT ));
  Controller_inst_SLICE_1367 \Controller_inst.SLICE_1367 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[456].sig_1067.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[457].sig_1066.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[456] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[457] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[457] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[456] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[457].sig_1066.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[456].sig_1067.FeedThruLUT ));
  Controller_inst_SLICE_1369 \Controller_inst.SLICE_1369 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[454].sig_1069.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[455].sig_1068.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[454] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[455] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[455] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[454] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[455].sig_1068.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[454].sig_1069.FeedThruLUT ));
  Controller_inst_SLICE_1371 \Controller_inst.SLICE_1371 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[452].sig_1071.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[453].sig_1070.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[452] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[453] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[453] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[452] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[453].sig_1070.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[452].sig_1071.FeedThruLUT ));
  Controller_inst_SLICE_1373 \Controller_inst.SLICE_1373 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[450].sig_1073.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[451].sig_1072.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[450] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[451] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[451] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[450] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[451].sig_1072.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[450].sig_1073.FeedThruLUT ));
  Controller_inst_SLICE_1375 \Controller_inst.SLICE_1375 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[448].sig_1075.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[449].sig_1074.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[448] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[449] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[449] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[448] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[449].sig_1074.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[448].sig_1075.FeedThruLUT ));
  Controller_inst_SLICE_1377 \Controller_inst.SLICE_1377 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[446].sig_1077.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[447].sig_1076.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[446] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[447] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[447] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[446] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[447].sig_1076.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[446].sig_1077.FeedThruLUT ));
  Controller_inst_SLICE_1379 \Controller_inst.SLICE_1379 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[444].sig_1079.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[445].sig_1078.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[444] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[445] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[445] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[444] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[445].sig_1078.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[444].sig_1079.FeedThruLUT ));
  Controller_inst_SLICE_1381 \Controller_inst.SLICE_1381 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[442].sig_1081.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[443].sig_1080.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[442] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[443] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[443] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[442] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[443].sig_1080.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[442].sig_1081.FeedThruLUT ));
  Controller_inst_SLICE_1383 \Controller_inst.SLICE_1383 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[440].sig_1083.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[441].sig_1082.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[440] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[441] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[441] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[440] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[441].sig_1082.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[440].sig_1083.FeedThruLUT ));
  Controller_inst_SLICE_1385 \Controller_inst.SLICE_1385 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[438].sig_1085.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[439].sig_1084.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[438] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[439] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[439] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[438] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[439].sig_1084.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[438].sig_1085.FeedThruLUT ));
  Controller_inst_SLICE_1387 \Controller_inst.SLICE_1387 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[436].sig_1087.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[437].sig_1086.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[436] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[437] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[437] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[436] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[437].sig_1086.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[436].sig_1087.FeedThruLUT ));
  Controller_inst_SLICE_1389 \Controller_inst.SLICE_1389 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[434].sig_1089.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[435].sig_1088.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[434] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[435] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[435] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[434] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[435].sig_1088.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[434].sig_1089.FeedThruLUT ));
  Controller_inst_SLICE_1392 \Controller_inst.SLICE_1392 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[432].sig_1091.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[433].sig_1090.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[432] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[433] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[433] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[432] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[433].sig_1090.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[432].sig_1091.FeedThruLUT ));
  Controller_inst_SLICE_1394 \Controller_inst.SLICE_1394 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[430].sig_1093.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[431].sig_1092.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[430] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[431] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[431] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[430] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[431].sig_1092.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[430].sig_1093.FeedThruLUT ));
  Controller_inst_SLICE_1396 \Controller_inst.SLICE_1396 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[428].sig_1095.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[429].sig_1094.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[428] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[429] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[429] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[428] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[429].sig_1094.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[428].sig_1095.FeedThruLUT ));
  Controller_inst_SLICE_1398 \Controller_inst.SLICE_1398 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[426].sig_1097.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[427].sig_1096.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[426] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[427] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[427] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[426] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[427].sig_1096.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[426].sig_1097.FeedThruLUT ));
  Controller_inst_SLICE_1400 \Controller_inst.SLICE_1400 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[424].sig_1099.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[425].sig_1098.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[424] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[425] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[425] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[424] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[425].sig_1098.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[424].sig_1099.FeedThruLUT ));
  Controller_inst_SLICE_1402 \Controller_inst.SLICE_1402 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[422].sig_1101.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[423].sig_1100.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[422] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[423] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[423] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[422] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[423].sig_1100.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[422].sig_1101.FeedThruLUT ));
  Controller_inst_SLICE_1404 \Controller_inst.SLICE_1404 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[420].sig_1103.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[421].sig_1102.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[420] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[421] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[421] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[420] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[421].sig_1102.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[420].sig_1103.FeedThruLUT ));
  Controller_inst_SLICE_1406 \Controller_inst.SLICE_1406 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[418].sig_1105.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[419].sig_1104.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[418] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[419] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[419] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[418] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[419].sig_1104.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[418].sig_1105.FeedThruLUT ));
  Controller_inst_SLICE_1408 \Controller_inst.SLICE_1408 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[416].sig_1107.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[417].sig_1106.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[416] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[417] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[417] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[416] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[417].sig_1106.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[416].sig_1107.FeedThruLUT ));
  Controller_inst_SLICE_1410 \Controller_inst.SLICE_1410 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[414].sig_1109.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[415].sig_1108.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[414] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[415] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[415] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[414] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[415].sig_1108.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[414].sig_1109.FeedThruLUT ));
  Controller_inst_SLICE_1412 \Controller_inst.SLICE_1412 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[412].sig_1111.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[413].sig_1110.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[412] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[413] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[413] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[412] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[413].sig_1110.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[412].sig_1111.FeedThruLUT ));
  Controller_inst_SLICE_1414 \Controller_inst.SLICE_1414 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[410].sig_1113.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[411].sig_1112.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[410] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[411] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[411] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[410] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[411].sig_1112.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[410].sig_1113.FeedThruLUT ));
  Controller_inst_SLICE_1416 \Controller_inst.SLICE_1416 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[408].sig_1115.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[409].sig_1114.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[408] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[409] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[409] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[408] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[409].sig_1114.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[408].sig_1115.FeedThruLUT ));
  Controller_inst_SLICE_1418 \Controller_inst.SLICE_1418 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[406].sig_1117.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[407].sig_1116.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[406] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[407] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[407] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[406] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[407].sig_1116.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[406].sig_1117.FeedThruLUT ));
  Controller_inst_SLICE_1420 \Controller_inst.SLICE_1420 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[404].sig_1119.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[405].sig_1118.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[404] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[405] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[405] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[404] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[405].sig_1118.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[404].sig_1119.FeedThruLUT ));
  Controller_inst_SLICE_1422 \Controller_inst.SLICE_1422 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[402].sig_1121.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[403].sig_1120.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[402] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[403] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[403] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[402] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[403].sig_1120.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[402].sig_1121.FeedThruLUT ));
  Controller_inst_SLICE_1424 \Controller_inst.SLICE_1424 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[400].sig_1123.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[401].sig_1122.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[400] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[401] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[401] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[400] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[401].sig_1122.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[400].sig_1123.FeedThruLUT ));
  Controller_inst_SLICE_1426 \Controller_inst.SLICE_1426 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[398].sig_1125.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[399].sig_1124.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[398] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[399] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[399] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[398] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[399].sig_1124.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[398].sig_1125.FeedThruLUT ));
  Controller_inst_SLICE_1428 \Controller_inst.SLICE_1428 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[396].sig_1127.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[397].sig_1126.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[396] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[397] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[397] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[396] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[397].sig_1126.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[396].sig_1127.FeedThruLUT ));
  Controller_inst_SLICE_1430 \Controller_inst.SLICE_1430 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[394].sig_1129.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[395].sig_1128.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[394] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[395] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[395] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[394] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[395].sig_1128.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[394].sig_1129.FeedThruLUT ));
  Controller_inst_SLICE_1432 \Controller_inst.SLICE_1432 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[392].sig_1131.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[393].sig_1130.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[392] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[393] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[393] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[392] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[393].sig_1130.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[392].sig_1131.FeedThruLUT ));
  Controller_inst_SLICE_1434 \Controller_inst.SLICE_1434 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[390].sig_1133.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[391].sig_1132.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[390] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[391] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[391] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[390] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[391].sig_1132.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[390].sig_1133.FeedThruLUT ));
  Controller_inst_SLICE_1436 \Controller_inst.SLICE_1436 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[388].sig_1135.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[389].sig_1134.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[388] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[389] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[389] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[388] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[389].sig_1134.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[388].sig_1135.FeedThruLUT ));
  Controller_inst_SLICE_1438 \Controller_inst.SLICE_1438 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[386].sig_1137.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[387].sig_1136.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[386] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[387] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[387] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[386] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[387].sig_1136.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[386].sig_1137.FeedThruLUT ));
  Controller_inst_SLICE_1440 \Controller_inst.SLICE_1440 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[384].sig_1139.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[385].sig_1138.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[384] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[385] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[385] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[384] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[385].sig_1138.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[384].sig_1139.FeedThruLUT ));
  Controller_inst_SLICE_1442 \Controller_inst.SLICE_1442 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[382].sig_1141.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[383].sig_1140.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[382] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[383] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[383] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[382] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[383].sig_1140.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[382].sig_1141.FeedThruLUT ));
  Controller_inst_SLICE_1444 \Controller_inst.SLICE_1444 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[380].sig_1143.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[381].sig_1142.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[380] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[381] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[381] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[380] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[381].sig_1142.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[380].sig_1143.FeedThruLUT ));
  Controller_inst_SLICE_1446 \Controller_inst.SLICE_1446 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[378].sig_1145.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[379].sig_1144.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[378] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[379] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[379] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[378] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[379].sig_1144.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[378].sig_1145.FeedThruLUT ));
  Controller_inst_SLICE_1448 \Controller_inst.SLICE_1448 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[376].sig_1147.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[377].sig_1146.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[376] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[377] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[377] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[376] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[377].sig_1146.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[376].sig_1147.FeedThruLUT ));
  Controller_inst_SLICE_1450 \Controller_inst.SLICE_1450 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[374].sig_1149.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[375].sig_1148.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[374] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[375] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[375] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[374] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[375].sig_1148.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[374].sig_1149.FeedThruLUT ));
  Controller_inst_SLICE_1452 \Controller_inst.SLICE_1452 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[372].sig_1151.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[373].sig_1150.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[372] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[373] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[373] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[372] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[373].sig_1150.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[372].sig_1151.FeedThruLUT ));
  Controller_inst_SLICE_1454 \Controller_inst.SLICE_1454 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[370].sig_1153.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[371].sig_1152.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[370] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[371] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[371] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[370] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[371].sig_1152.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[370].sig_1153.FeedThruLUT ));
  Controller_inst_SLICE_1456 \Controller_inst.SLICE_1456 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[368].sig_1155.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[369].sig_1154.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[368] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[369] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[369] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[368] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[369].sig_1154.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[368].sig_1155.FeedThruLUT ));
  Controller_inst_SLICE_1458 \Controller_inst.SLICE_1458 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[366].sig_1157.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[367].sig_1156.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[366] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[367] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[367] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[366] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[367].sig_1156.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[366].sig_1157.FeedThruLUT ));
  Controller_inst_SLICE_1460 \Controller_inst.SLICE_1460 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[364].sig_1159.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[365].sig_1158.FeedThruLUT ), 
    .B1(\Controller_inst.int_STM32_TX_Byte[364] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[365] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[365] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[364] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[365].sig_1158.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[364].sig_1159.FeedThruLUT ));
  Controller_inst_SLICE_1462 \Controller_inst.SLICE_1462 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[362].sig_1161.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[363].sig_1160.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[362] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[363] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[363] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[362] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[363].sig_1160.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[362].sig_1161.FeedThruLUT ));
  Controller_inst_SLICE_1464 \Controller_inst.SLICE_1464 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[360].sig_1163.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[361].sig_1162.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[360] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[361] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[361] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[360] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[361].sig_1162.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[360].sig_1163.FeedThruLUT ));
  Controller_inst_SLICE_1466 \Controller_inst.SLICE_1466 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[358].sig_1165.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[359].sig_1164.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[358] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[359] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[359] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[358] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[359].sig_1164.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[358].sig_1165.FeedThruLUT ));
  Controller_inst_SLICE_1468 \Controller_inst.SLICE_1468 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[356].sig_1167.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[357].sig_1166.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[356] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[357] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[357] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[356] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[357].sig_1166.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[356].sig_1167.FeedThruLUT ));
  Controller_inst_SLICE_1470 \Controller_inst.SLICE_1470 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[354].sig_1169.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[355].sig_1168.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[354] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[355] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[355] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[354] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[355].sig_1168.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[354].sig_1169.FeedThruLUT ));
  Controller_inst_SLICE_1472 \Controller_inst.SLICE_1472 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[352].sig_1171.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[353].sig_1170.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[352] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[353] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[353] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[352] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[353].sig_1170.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[352].sig_1171.FeedThruLUT ));
  Controller_inst_SLICE_1474 \Controller_inst.SLICE_1474 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[350].sig_1173.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[351].sig_1172.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[350] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[351] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[351] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[350] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[351].sig_1172.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[350].sig_1173.FeedThruLUT ));
  Controller_inst_SLICE_1476 \Controller_inst.SLICE_1476 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[348].sig_1175.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[349].sig_1174.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[348] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[349] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[349] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[348] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[349].sig_1174.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[348].sig_1175.FeedThruLUT ));
  Controller_inst_SLICE_1478 \Controller_inst.SLICE_1478 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[346].sig_1177.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[347].sig_1176.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[346] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[347] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[347] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[346] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[347].sig_1176.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[346].sig_1177.FeedThruLUT ));
  Controller_inst_SLICE_1480 \Controller_inst.SLICE_1480 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[344].sig_1179.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[345].sig_1178.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[344] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[345] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[345] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[344] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[345].sig_1178.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[344].sig_1179.FeedThruLUT ));
  Controller_inst_SLICE_1482 \Controller_inst.SLICE_1482 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[342].sig_1181.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[343].sig_1180.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[342] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[343] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[343] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[342] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[343].sig_1180.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[342].sig_1181.FeedThruLUT ));
  Controller_inst_SLICE_1484 \Controller_inst.SLICE_1484 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[340].sig_1183.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[341].sig_1182.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[340] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[341] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[341] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[340] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[341].sig_1182.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[340].sig_1183.FeedThruLUT ));
  Controller_inst_SLICE_1486 \Controller_inst.SLICE_1486 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[338].sig_1185.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[339].sig_1184.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[338] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[339] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[339] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[338] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[339].sig_1184.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[338].sig_1185.FeedThruLUT ));
  Controller_inst_SLICE_1488 \Controller_inst.SLICE_1488 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[336].sig_1187.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[337].sig_1186.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[336] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[337] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[337] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[336] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[337].sig_1186.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[336].sig_1187.FeedThruLUT ));
  Controller_inst_SLICE_1490 \Controller_inst.SLICE_1490 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[334].sig_1189.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[335].sig_1188.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[334] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[335] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[335] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[334] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[335].sig_1188.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[334].sig_1189.FeedThruLUT ));
  Controller_inst_SLICE_1492 \Controller_inst.SLICE_1492 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[332].sig_1191.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[333].sig_1190.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[332] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[333] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[333] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[332] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[333].sig_1190.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[332].sig_1191.FeedThruLUT ));
  Controller_inst_SLICE_1494 \Controller_inst.SLICE_1494 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[330].sig_1193.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[331].sig_1192.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[330] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[331] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[331] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[330] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[331].sig_1192.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[330].sig_1193.FeedThruLUT ));
  Controller_inst_SLICE_1496 \Controller_inst.SLICE_1496 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[328].sig_1195.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[329].sig_1194.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[328] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[329] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[329] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[328] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[329].sig_1194.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[328].sig_1195.FeedThruLUT ));
  Controller_inst_SLICE_1498 \Controller_inst.SLICE_1498 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[326].sig_1197.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[327].sig_1196.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[326] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[327] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[327] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[326] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[327].sig_1196.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[326].sig_1197.FeedThruLUT ));
  Controller_inst_SLICE_1500 \Controller_inst.SLICE_1500 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[324].sig_1199.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[325].sig_1198.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[324] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[325] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[325] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[324] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[325].sig_1198.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[324].sig_1199.FeedThruLUT ));
  Controller_inst_SLICE_1502 \Controller_inst.SLICE_1502 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[322].sig_1201.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[323].sig_1200.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[322] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[323] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[323] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[322] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[323].sig_1200.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[322].sig_1201.FeedThruLUT ));
  Controller_inst_SLICE_1504 \Controller_inst.SLICE_1504 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[320].sig_1203.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[321].sig_1202.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[320] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[321] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[321] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[320] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[321].sig_1202.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[320].sig_1203.FeedThruLUT ));
  Controller_inst_SLICE_1506 \Controller_inst.SLICE_1506 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[318].sig_1205.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[319].sig_1204.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[318] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[319] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[319] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[318] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[319].sig_1204.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[318].sig_1205.FeedThruLUT ));
  Controller_inst_SLICE_1508 \Controller_inst.SLICE_1508 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[316].sig_1207.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[317].sig_1206.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[316] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[317] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[317] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[316] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[317].sig_1206.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[316].sig_1207.FeedThruLUT ));
  Controller_inst_SLICE_1510 \Controller_inst.SLICE_1510 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[314].sig_1209.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[315].sig_1208.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[314] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[315] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[315] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[314] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[315].sig_1208.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[314].sig_1209.FeedThruLUT ));
  Controller_inst_SLICE_1512 \Controller_inst.SLICE_1512 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[312].sig_1211.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[313].sig_1210.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[312] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[313] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[313] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[312] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[313].sig_1210.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[312].sig_1211.FeedThruLUT ));
  Controller_inst_SLICE_1514 \Controller_inst.SLICE_1514 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[310].sig_1213.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[311].sig_1212.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[310] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[311] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[311] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[310] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[311].sig_1212.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[310].sig_1213.FeedThruLUT ));
  Controller_inst_SLICE_1516 \Controller_inst.SLICE_1516 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[308].sig_1215.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[309].sig_1214.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[308] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[309] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[309] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[308] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[309].sig_1214.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[308].sig_1215.FeedThruLUT ));
  Controller_inst_SLICE_1518 \Controller_inst.SLICE_1518 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[306].sig_1217.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[307].sig_1216.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[306] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[307] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[307] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[306] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[307].sig_1216.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[306].sig_1217.FeedThruLUT ));
  Controller_inst_SLICE_1520 \Controller_inst.SLICE_1520 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[304].sig_1219.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[305].sig_1218.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[304] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[305] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[305] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[304] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[305].sig_1218.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[304].sig_1219.FeedThruLUT ));
  Controller_inst_SLICE_1522 \Controller_inst.SLICE_1522 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[302].sig_1221.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[303].sig_1220.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[302] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[303] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[303] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[302] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[303].sig_1220.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[302].sig_1221.FeedThruLUT ));
  Controller_inst_SLICE_1524 \Controller_inst.SLICE_1524 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[300].sig_1223.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[301].sig_1222.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[300] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[301] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[301] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[300] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[301].sig_1222.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[300].sig_1223.FeedThruLUT ));
  Controller_inst_SLICE_1526 \Controller_inst.SLICE_1526 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[298].sig_1225.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[299].sig_1224.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[298] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[299] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[299] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[298] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[299].sig_1224.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[298].sig_1225.FeedThruLUT ));
  Controller_inst_SLICE_1528 \Controller_inst.SLICE_1528 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[296].sig_1227.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[297].sig_1226.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[296] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[297] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[297] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[296] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[297].sig_1226.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[296].sig_1227.FeedThruLUT ));
  Controller_inst_SLICE_1530 \Controller_inst.SLICE_1530 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[294].sig_1229.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[295].sig_1228.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[294] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[295] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[295] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[294] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[295].sig_1228.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[294].sig_1229.FeedThruLUT ));
  Controller_inst_SLICE_1532 \Controller_inst.SLICE_1532 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[292].sig_1231.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[293].sig_1230.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[292] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[293] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[293] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[292] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[293].sig_1230.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[292].sig_1231.FeedThruLUT ));
  Controller_inst_SLICE_1534 \Controller_inst.SLICE_1534 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[290].sig_1233.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[291].sig_1232.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[290] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[291] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[291] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[290] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[291].sig_1232.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[290].sig_1233.FeedThruLUT ));
  Controller_inst_SLICE_1536 \Controller_inst.SLICE_1536 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[288].sig_1235.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[289].sig_1234.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[288] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[289] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[289] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[288] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[289].sig_1234.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[288].sig_1235.FeedThruLUT ));
  Controller_inst_SLICE_1538 \Controller_inst.SLICE_1538 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[286].sig_1237.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[287].sig_1236.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[286] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[287] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[287] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[286] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[287].sig_1236.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[286].sig_1237.FeedThruLUT ));
  Controller_inst_SLICE_1540 \Controller_inst.SLICE_1540 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[284].sig_1239.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[285].sig_1238.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[284] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[285] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[285] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[284] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[285].sig_1238.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[284].sig_1239.FeedThruLUT ));
  Controller_inst_SLICE_1542 \Controller_inst.SLICE_1542 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[282].sig_1241.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[283].sig_1240.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[282] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[283] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[283] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[282] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[283].sig_1240.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[282].sig_1241.FeedThruLUT ));
  Controller_inst_SLICE_1544 \Controller_inst.SLICE_1544 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[280].sig_1243.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[281].sig_1242.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[280] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[281] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[281] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[280] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[281].sig_1242.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[280].sig_1243.FeedThruLUT ));
  Controller_inst_SLICE_1546 \Controller_inst.SLICE_1546 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[278].sig_1245.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[279].sig_1244.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[278] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[279] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[279] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[278] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[279].sig_1244.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[278].sig_1245.FeedThruLUT ));
  Controller_inst_SLICE_1548 \Controller_inst.SLICE_1548 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[276].sig_1247.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[277].sig_1246.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[276] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[277] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[277] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[276] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[277].sig_1246.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[276].sig_1247.FeedThruLUT ));
  Controller_inst_SLICE_1550 \Controller_inst.SLICE_1550 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[274].sig_1249.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[275].sig_1248.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[274] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[275] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[275] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[274] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[275].sig_1248.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[274].sig_1249.FeedThruLUT ));
  Controller_inst_SLICE_1552 \Controller_inst.SLICE_1552 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[272].sig_1251.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[273].sig_1250.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[272] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[273] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[273] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[272] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[273].sig_1250.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[272].sig_1251.FeedThruLUT ));
  Controller_inst_SLICE_1554 \Controller_inst.SLICE_1554 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[270].sig_1253.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[271].sig_1252.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[270] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[271] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[271] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[270] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[271].sig_1252.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[270].sig_1253.FeedThruLUT ));
  Controller_inst_SLICE_1556 \Controller_inst.SLICE_1556 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[268].sig_1255.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[269].sig_1254.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[268] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[269] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[269] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[268] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[269].sig_1254.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[268].sig_1255.FeedThruLUT ));
  Controller_inst_SLICE_1558 \Controller_inst.SLICE_1558 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[266].sig_1257.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[267].sig_1256.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[266] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[267] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[267] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[266] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[267].sig_1256.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[266].sig_1257.FeedThruLUT ));
  Controller_inst_SLICE_1560 \Controller_inst.SLICE_1560 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[264].sig_1259.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[265].sig_1258.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[264] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[265] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[265] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[264] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[265].sig_1258.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[264].sig_1259.FeedThruLUT ));
  Controller_inst_SLICE_1562 \Controller_inst.SLICE_1562 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[262].sig_1261.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[263].sig_1260.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[262] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[263] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[263] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[262] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[263].sig_1260.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[262].sig_1261.FeedThruLUT ));
  Controller_inst_SLICE_1564 \Controller_inst.SLICE_1564 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[260].sig_1263.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[261].sig_1262.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[260] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[261] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[261] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[260] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[261].sig_1262.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[260].sig_1263.FeedThruLUT ));
  Controller_inst_SLICE_1566 \Controller_inst.SLICE_1566 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[258].sig_1265.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[259].sig_1264.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[258] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[259] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[259] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[258] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[259].sig_1264.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[258].sig_1265.FeedThruLUT ));
  Controller_inst_SLICE_1568 \Controller_inst.SLICE_1568 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[256].sig_1267.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[257].sig_1266.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[256] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[257] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[257] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[256] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[257].sig_1266.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[256].sig_1267.FeedThruLUT ));
  Controller_inst_SLICE_1570 \Controller_inst.SLICE_1570 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[254].sig_1269.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[255].sig_1268.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[254] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[255] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[255] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[254] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[255].sig_1268.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[254].sig_1269.FeedThruLUT ));
  Controller_inst_SLICE_1572 \Controller_inst.SLICE_1572 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[252].sig_1271.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[253].sig_1270.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[252] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[253] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[253] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[252] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[253].sig_1270.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[252].sig_1271.FeedThruLUT ));
  Controller_inst_SLICE_1574 \Controller_inst.SLICE_1574 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[250].sig_1273.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[251].sig_1272.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[250] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[251] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[251] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[250] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[251].sig_1272.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[250].sig_1273.FeedThruLUT ));
  Controller_inst_SLICE_1576 \Controller_inst.SLICE_1576 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[248].sig_1275.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[249].sig_1274.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[248] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[249] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[249] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[248] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[249].sig_1274.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[248].sig_1275.FeedThruLUT ));
  Controller_inst_SLICE_1578 \Controller_inst.SLICE_1578 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[246].sig_1277.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[247].sig_1276.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[246] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[247] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[247] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[246] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[247].sig_1276.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[246].sig_1277.FeedThruLUT ));
  Controller_inst_SLICE_1580 \Controller_inst.SLICE_1580 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[244].sig_1279.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[245].sig_1278.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[244] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[245] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[245] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[244] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[245].sig_1278.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[244].sig_1279.FeedThruLUT ));
  Controller_inst_SLICE_1582 \Controller_inst.SLICE_1582 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[242].sig_1281.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[243].sig_1280.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[242] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[243] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[243] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[242] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[243].sig_1280.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[242].sig_1281.FeedThruLUT ));
  Controller_inst_SLICE_1584 \Controller_inst.SLICE_1584 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[240].sig_1283.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[241].sig_1282.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[240] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[241] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[241] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[240] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[241].sig_1282.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[240].sig_1283.FeedThruLUT ));
  Controller_inst_SLICE_1586 \Controller_inst.SLICE_1586 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[238].sig_1285.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[239].sig_1284.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[238] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[239] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[239] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[238] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[239].sig_1284.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[238].sig_1285.FeedThruLUT ));
  Controller_inst_SLICE_1588 \Controller_inst.SLICE_1588 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[236].sig_1287.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[237].sig_1286.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[236] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[237] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[237] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[236] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[237].sig_1286.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[236].sig_1287.FeedThruLUT ));
  Controller_inst_SLICE_1590 \Controller_inst.SLICE_1590 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[234].sig_1289.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[235].sig_1288.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[234] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[235] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[235] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[234] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[235].sig_1288.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[234].sig_1289.FeedThruLUT ));
  Controller_inst_SLICE_1592 \Controller_inst.SLICE_1592 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[232].sig_1291.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[233].sig_1290.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[232] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[233] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[233] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[232] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[233].sig_1290.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[232].sig_1291.FeedThruLUT ));
  Controller_inst_SLICE_1594 \Controller_inst.SLICE_1594 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[230].sig_1293.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[231].sig_1292.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[230] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[231] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[231] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[230] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[231].sig_1292.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[230].sig_1293.FeedThruLUT ));
  Controller_inst_SLICE_1596 \Controller_inst.SLICE_1596 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[228].sig_1295.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[229].sig_1294.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[228] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[229] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[229] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[228] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[229].sig_1294.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[228].sig_1295.FeedThruLUT ));
  Controller_inst_SLICE_1598 \Controller_inst.SLICE_1598 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[226].sig_1297.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[227].sig_1296.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[226] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[227] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[227] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[226] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[227].sig_1296.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[226].sig_1297.FeedThruLUT ));
  Controller_inst_SLICE_1600 \Controller_inst.SLICE_1600 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[224].sig_1299.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[225].sig_1298.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[224] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[225] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[225] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[224] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[225].sig_1298.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[224].sig_1299.FeedThruLUT ));
  Controller_inst_SLICE_1602 \Controller_inst.SLICE_1602 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[222].sig_1301.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[223].sig_1300.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[222] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[223] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[223] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[222] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[223].sig_1300.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[222].sig_1301.FeedThruLUT ));
  Controller_inst_SLICE_1604 \Controller_inst.SLICE_1604 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[220].sig_1303.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[221].sig_1302.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[220] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[221] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[221] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[220] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[221].sig_1302.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[220].sig_1303.FeedThruLUT ));
  Controller_inst_SLICE_1606 \Controller_inst.SLICE_1606 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[218].sig_1305.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[219].sig_1304.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[218] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[219] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[219] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[218] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[219].sig_1304.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[218].sig_1305.FeedThruLUT ));
  Controller_inst_SLICE_1608 \Controller_inst.SLICE_1608 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[216].sig_1307.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[217].sig_1306.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[216] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[217] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[217] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[216] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[217].sig_1306.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[216].sig_1307.FeedThruLUT ));
  Controller_inst_SLICE_1610 \Controller_inst.SLICE_1610 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[214].sig_1309.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[215].sig_1308.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[214] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[215] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[215] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[214] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[215].sig_1308.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[214].sig_1309.FeedThruLUT ));
  Controller_inst_SLICE_1612 \Controller_inst.SLICE_1612 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[212].sig_1311.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[213].sig_1310.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[212] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[213] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[213] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[212] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[213].sig_1310.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[212].sig_1311.FeedThruLUT ));
  Controller_inst_SLICE_1614 \Controller_inst.SLICE_1614 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[210].sig_1313.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[211].sig_1312.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[210] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[211] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[211] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[210] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[211].sig_1312.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[210].sig_1313.FeedThruLUT ));
  Controller_inst_SLICE_1616 \Controller_inst.SLICE_1616 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[208].sig_1315.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[209].sig_1314.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[208] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[209] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[209] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[208] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[209].sig_1314.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[208].sig_1315.FeedThruLUT ));
  Controller_inst_SLICE_1618 \Controller_inst.SLICE_1618 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[206].sig_1317.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[207].sig_1316.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[206] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[207] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[207] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[206] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[207].sig_1316.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[206].sig_1317.FeedThruLUT ));
  Controller_inst_SLICE_1620 \Controller_inst.SLICE_1620 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[204].sig_1319.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[205].sig_1318.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[204] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[205] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[205] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[204] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[205].sig_1318.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[204].sig_1319.FeedThruLUT ));
  Controller_inst_SLICE_1622 \Controller_inst.SLICE_1622 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[202].sig_1321.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[203].sig_1320.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[202] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[203] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[203] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[202] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[203].sig_1320.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[202].sig_1321.FeedThruLUT ));
  Controller_inst_SLICE_1624 \Controller_inst.SLICE_1624 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[200].sig_1323.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[201].sig_1322.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[200] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[201] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[201] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[200] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[201].sig_1322.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[200].sig_1323.FeedThruLUT ));
  Controller_inst_SLICE_1626 \Controller_inst.SLICE_1626 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[198].sig_1325.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[199].sig_1324.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[198] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[199] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[199] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[198] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[199].sig_1324.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[198].sig_1325.FeedThruLUT ));
  Controller_inst_SLICE_1628 \Controller_inst.SLICE_1628 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[196].sig_1327.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[197].sig_1326.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[196] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[197] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[197] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[196] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[197].sig_1326.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[196].sig_1327.FeedThruLUT ));
  Controller_inst_SLICE_1630 \Controller_inst.SLICE_1630 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[194].sig_1329.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[195].sig_1328.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[194] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[195] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[195] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[194] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[195].sig_1328.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[194].sig_1329.FeedThruLUT ));
  Controller_inst_SLICE_1632 \Controller_inst.SLICE_1632 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[192].sig_1331.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[193].sig_1330.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[192] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[193] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[193] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[192] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[193].sig_1330.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[192].sig_1331.FeedThruLUT ));
  Controller_inst_SLICE_1634 \Controller_inst.SLICE_1634 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[190].sig_1333.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[191].sig_1332.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[190] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[191] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[191] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[190] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[191].sig_1332.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[190].sig_1333.FeedThruLUT ));
  Controller_inst_SLICE_1636 \Controller_inst.SLICE_1636 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[188].sig_1335.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[189].sig_1334.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[188] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[189] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[189] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[188] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[189].sig_1334.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[188].sig_1335.FeedThruLUT ));
  Controller_inst_SLICE_1638 \Controller_inst.SLICE_1638 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[186].sig_1337.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[187].sig_1336.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[186] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[187] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[187] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[186] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[187].sig_1336.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[186].sig_1337.FeedThruLUT ));
  Controller_inst_SLICE_1640 \Controller_inst.SLICE_1640 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[184].sig_1339.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[185].sig_1338.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[184] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[185] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[185] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[184] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[185].sig_1338.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[184].sig_1339.FeedThruLUT ));
  Controller_inst_SLICE_1642 \Controller_inst.SLICE_1642 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[182].sig_1341.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[183].sig_1340.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[182] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[183] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[183] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[182] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[183].sig_1340.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[182].sig_1341.FeedThruLUT ));
  Controller_inst_SLICE_1644 \Controller_inst.SLICE_1644 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[180].sig_1343.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[181].sig_1342.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[180] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[181] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[181] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[180] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[181].sig_1342.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[180].sig_1343.FeedThruLUT ));
  Controller_inst_SLICE_1646 \Controller_inst.SLICE_1646 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[178].sig_1345.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[179].sig_1344.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[178] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[179] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[179] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[178] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[179].sig_1344.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[178].sig_1345.FeedThruLUT ));
  Controller_inst_SLICE_1648 \Controller_inst.SLICE_1648 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[176].sig_1347.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[177].sig_1346.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[176] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[177] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[177] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[176] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[177].sig_1346.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[176].sig_1347.FeedThruLUT ));
  Controller_inst_SLICE_1650 \Controller_inst.SLICE_1650 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[174].sig_1349.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[175].sig_1348.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[174] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[175] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[175] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[174] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[175].sig_1348.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[174].sig_1349.FeedThruLUT ));
  Controller_inst_SLICE_1652 \Controller_inst.SLICE_1652 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[172].sig_1351.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[173].sig_1350.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[172] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[173] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[173] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[172] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[173].sig_1350.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[172].sig_1351.FeedThruLUT ));
  Controller_inst_SLICE_1654 \Controller_inst.SLICE_1654 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[170].sig_1353.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[171].sig_1352.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[170] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[171] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[171] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[170] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[171].sig_1352.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[170].sig_1353.FeedThruLUT ));
  Controller_inst_SLICE_1656 \Controller_inst.SLICE_1656 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[168].sig_1355.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[169].sig_1354.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[168] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[169] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[169] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[168] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[169].sig_1354.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[168].sig_1355.FeedThruLUT ));
  Controller_inst_SLICE_1658 \Controller_inst.SLICE_1658 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[166].sig_1357.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[167].sig_1356.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[166] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[167] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[167] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[166] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[167].sig_1356.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[166].sig_1357.FeedThruLUT ));
  Controller_inst_SLICE_1660 \Controller_inst.SLICE_1660 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[164].sig_1359.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[165].sig_1358.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[164] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[165] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[165] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[164] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[165].sig_1358.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[164].sig_1359.FeedThruLUT ));
  Controller_inst_SLICE_1662 \Controller_inst.SLICE_1662 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[162].sig_1361.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[163].sig_1360.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[162] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[163] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[163] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[162] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[163].sig_1360.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[162].sig_1361.FeedThruLUT ));
  Controller_inst_SLICE_1664 \Controller_inst.SLICE_1664 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[160].sig_1363.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[161].sig_1362.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[160] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[161] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[161] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[160] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[161].sig_1362.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[160].sig_1363.FeedThruLUT ));
  Controller_inst_SLICE_1666 \Controller_inst.SLICE_1666 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[158].sig_1365.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[159].sig_1364.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[158] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[159] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[159] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[158] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[159].sig_1364.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[158].sig_1365.FeedThruLUT ));
  Controller_inst_SLICE_1668 \Controller_inst.SLICE_1668 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[156].sig_1367.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[157].sig_1366.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[156] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[157] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[157] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[156] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[157].sig_1366.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[156].sig_1367.FeedThruLUT ));
  Controller_inst_SLICE_1670 \Controller_inst.SLICE_1670 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[154].sig_1369.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[155].sig_1368.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[154] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[155] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[155] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[154] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[155].sig_1368.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[154].sig_1369.FeedThruLUT ));
  Controller_inst_SLICE_1672 \Controller_inst.SLICE_1672 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[152].sig_1371.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[153].sig_1370.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[152] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[153] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[153] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[152] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[153].sig_1370.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[152].sig_1371.FeedThruLUT ));
  Controller_inst_SLICE_1674 \Controller_inst.SLICE_1674 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[150].sig_1373.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[151].sig_1372.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[150] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[151] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[151] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[150] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[151].sig_1372.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[150].sig_1373.FeedThruLUT ));
  Controller_inst_SLICE_1676 \Controller_inst.SLICE_1676 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[148].sig_1375.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[149].sig_1374.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[148] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[149] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[149] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[148] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[149].sig_1374.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[148].sig_1375.FeedThruLUT ));
  Controller_inst_SLICE_1678 \Controller_inst.SLICE_1678 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[146].sig_1377.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[147].sig_1376.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[146] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[147] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[147] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[146] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[147].sig_1376.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[146].sig_1377.FeedThruLUT ));
  Controller_inst_SLICE_1680 \Controller_inst.SLICE_1680 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[144].sig_1379.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[145].sig_1378.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[144] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[145] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[145] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[144] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[145].sig_1378.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[144].sig_1379.FeedThruLUT ));
  Controller_inst_SLICE_1682 \Controller_inst.SLICE_1682 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[142].sig_1381.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[143].sig_1380.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[142] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[143] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[143] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[142] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[143].sig_1380.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[142].sig_1381.FeedThruLUT ));
  Controller_inst_SLICE_1684 \Controller_inst.SLICE_1684 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[141].sig_1382.FeedThruLUT ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[141] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[141] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[141].sig_1382.FeedThruLUT ));
  Controller_inst_SLICE_1685 \Controller_inst.SLICE_1685 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[139].sig_1384.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[140].sig_1383.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[139] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[140] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[140] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[139] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[140].sig_1383.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[139].sig_1384.FeedThruLUT ));
  Controller_inst_SLICE_1687 \Controller_inst.SLICE_1687 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[137].sig_1386.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[138].sig_1385.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[137] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[138] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[138] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[137] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[138].sig_1385.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[137].sig_1386.FeedThruLUT ));
  Controller_inst_SLICE_1689 \Controller_inst.SLICE_1689 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[135].sig_1388.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[136].sig_1387.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[135] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[136] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[136] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[135] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[136].sig_1387.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[135].sig_1388.FeedThruLUT ));
  Controller_inst_SLICE_1692 \Controller_inst.SLICE_1692 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[133].sig_1390.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[134].sig_1389.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[133] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[134] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[134] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[133] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[134].sig_1389.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[133].sig_1390.FeedThruLUT ));
  Controller_inst_SLICE_1694 \Controller_inst.SLICE_1694 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[131].sig_1392.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[132].sig_1391.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[131] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[132] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[132] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[131] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[132].sig_1391.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[131].sig_1392.FeedThruLUT ));
  Controller_inst_SLICE_1696 \Controller_inst.SLICE_1696 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[129].sig_1394.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[130].sig_1393.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[129] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[130] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[130] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[129] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[130].sig_1393.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[129].sig_1394.FeedThruLUT ));
  Controller_inst_SLICE_1698 \Controller_inst.SLICE_1698 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[127].sig_1396.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[128].sig_1395.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[127] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[128] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[128] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[127] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[128].sig_1395.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[127].sig_1396.FeedThruLUT ));
  Controller_inst_SLICE_1700 \Controller_inst.SLICE_1700 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[125].sig_1398.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[126].sig_1397.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[125] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[126] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[126] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[125] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[126].sig_1397.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[125].sig_1398.FeedThruLUT ));
  Controller_inst_SLICE_1702 \Controller_inst.SLICE_1702 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[124].sig_1399.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[124] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[124] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[124].sig_1399.FeedThruLUT ));
  Controller_inst_SLICE_1703 \Controller_inst.SLICE_1703 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[122].sig_1401.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[123].sig_1400.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[122] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[123] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[123] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[122] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[123].sig_1400.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[122].sig_1401.FeedThruLUT ));
  Controller_inst_SLICE_1705 \Controller_inst.SLICE_1705 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[120].sig_1403.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[121].sig_1402.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[120] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[121] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[121] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[120] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[121].sig_1402.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[120].sig_1403.FeedThruLUT ));
  Controller_inst_SLICE_1707 \Controller_inst.SLICE_1707 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[118].sig_1405.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[119].sig_1404.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[118] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[119] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[119] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[118] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[119].sig_1404.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[118].sig_1405.FeedThruLUT ));
  Controller_inst_SLICE_1709 \Controller_inst.SLICE_1709 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[116].sig_1407.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[117].sig_1406.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[116] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[117] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[117] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[116] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[117].sig_1406.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[116].sig_1407.FeedThruLUT ));
  Controller_inst_SLICE_1711 \Controller_inst.SLICE_1711 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[114].sig_1409.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[115].sig_1408.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[114] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[115] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[115] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[114] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[115].sig_1408.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[114].sig_1409.FeedThruLUT ));
  Controller_inst_SLICE_1713 \Controller_inst.SLICE_1713 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[112].sig_1411.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[113].sig_1410.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[112] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[113] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[113] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[112] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[113].sig_1410.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[112].sig_1411.FeedThruLUT ));
  Controller_inst_SLICE_1715 \Controller_inst.SLICE_1715 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[110].sig_1413.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[111].sig_1412.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[110] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[111] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[111] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[110] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[111].sig_1412.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[110].sig_1413.FeedThruLUT ));
  Controller_inst_SLICE_1717 \Controller_inst.SLICE_1717 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[108].sig_1415.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[109].sig_1414.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[108] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[109] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[109] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[108] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[109].sig_1414.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[108].sig_1415.FeedThruLUT ));
  Controller_inst_SLICE_1719 \Controller_inst.SLICE_1719 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[107].sig_1416.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[107] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[107] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[107].sig_1416.FeedThruLUT ));
  Controller_inst_SLICE_1720 \Controller_inst.SLICE_1720 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[105].sig_1418.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[106].sig_1417.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[105] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[106] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[106] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[105] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[106].sig_1417.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[105].sig_1418.FeedThruLUT ));
  Controller_inst_SLICE_1722 \Controller_inst.SLICE_1722 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[104].sig_1419.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[104] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[104] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[104].sig_1419.FeedThruLUT ));
  Controller_inst_SLICE_1723 \Controller_inst.SLICE_1723 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[102].sig_1421.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[103].sig_1420.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[102] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[103] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[103] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[102] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[103].sig_1420.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[102].sig_1421.FeedThruLUT ));
  Controller_inst_SLICE_1725 \Controller_inst.SLICE_1725 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[100].sig_1423.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[101].sig_1422.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[100] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[101] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[101] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[100] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[101].sig_1422.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[100].sig_1423.FeedThruLUT ));
  Controller_inst_SLICE_1727 \Controller_inst.SLICE_1727 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[98].sig_1425.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[99].sig_1424.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[98] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[99] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[99] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[98] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[99].sig_1424.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[98].sig_1425.FeedThruLUT ));
  Controller_inst_SLICE_1729 \Controller_inst.SLICE_1729 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[96].sig_1427.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[97].sig_1426.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[96] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[97] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[97] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[96] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[97].sig_1426.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[96].sig_1427.FeedThruLUT ));
  Controller_inst_SLICE_1731 \Controller_inst.SLICE_1731 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[94].sig_1429.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[95].sig_1428.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[94] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[95] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[95] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[94] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[95].sig_1428.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[94].sig_1429.FeedThruLUT ));
  Controller_inst_SLICE_1733 \Controller_inst.SLICE_1733 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[92].sig_1431.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[93].sig_1430.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[92] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[93] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[93] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[92] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[93].sig_1430.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[92].sig_1431.FeedThruLUT ));
  Controller_inst_SLICE_1735 \Controller_inst.SLICE_1735 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[90].sig_1433.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[91].sig_1432.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[90] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[91] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[91] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[90] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[91].sig_1432.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[90].sig_1433.FeedThruLUT ));
  Controller_inst_SLICE_1737 \Controller_inst.SLICE_1737 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[88].sig_1435.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[89].sig_1434.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[88] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[89] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[89] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[88] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[89].sig_1434.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[88].sig_1435.FeedThruLUT ));
  Controller_inst_SLICE_1739 \Controller_inst.SLICE_1739 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[86].sig_1437.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[87].sig_1436.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[86] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[87] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[87] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[86] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[87].sig_1436.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[86].sig_1437.FeedThruLUT ));
  Controller_inst_SLICE_1741 \Controller_inst.SLICE_1741 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[84].sig_1439.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[85].sig_1438.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[84] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[85] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[85] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[84] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[85].sig_1438.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[84].sig_1439.FeedThruLUT ));
  Controller_inst_SLICE_1743 \Controller_inst.SLICE_1743 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[82].sig_1441.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[83].sig_1440.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[82] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[83] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[83] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[82] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[83].sig_1440.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[82].sig_1441.FeedThruLUT ));
  Controller_inst_SLICE_1745 \Controller_inst.SLICE_1745 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[80].sig_1443.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[81].sig_1442.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[80] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[81] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[81] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[80] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[81].sig_1442.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[80].sig_1443.FeedThruLUT ));
  Controller_inst_SLICE_1747 \Controller_inst.SLICE_1747 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[78].sig_1445.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[79].sig_1444.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[78] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[79] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[79] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[78] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[79].sig_1444.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[78].sig_1445.FeedThruLUT ));
  Controller_inst_SLICE_1749 \Controller_inst.SLICE_1749 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[76].sig_1447.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[77].sig_1446.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[76] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[77] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[77] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[76] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[77].sig_1446.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[76].sig_1447.FeedThruLUT ));
  Controller_inst_SLICE_1751 \Controller_inst.SLICE_1751 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[74].sig_1449.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[75].sig_1448.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[74] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[75] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[75] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[74] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[75].sig_1448.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[74].sig_1449.FeedThruLUT ));
  Controller_inst_SLICE_1753 \Controller_inst.SLICE_1753 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[72].sig_1451.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[73].sig_1450.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[72] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[73] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[73] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[72] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[73].sig_1450.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[72].sig_1451.FeedThruLUT ));
  Controller_inst_SLICE_1755 \Controller_inst.SLICE_1755 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[70].sig_1453.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[71].sig_1452.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[70] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[71] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[71] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[70] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[71].sig_1452.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[70].sig_1453.FeedThruLUT ));
  Controller_inst_SLICE_1757 \Controller_inst.SLICE_1757 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[68].sig_1455.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[69].sig_1454.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[68] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[69] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[69] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[68] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[69].sig_1454.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[68].sig_1455.FeedThruLUT ));
  Controller_inst_SLICE_1759 \Controller_inst.SLICE_1759 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[66].sig_1457.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[67].sig_1456.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[66] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[67] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[67] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[66] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[67].sig_1456.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[66].sig_1457.FeedThruLUT ));
  Controller_inst_SLICE_1761 \Controller_inst.SLICE_1761 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[64].sig_1459.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[65].sig_1458.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[64] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[65] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[65] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[64] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[65].sig_1458.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[64].sig_1459.FeedThruLUT ));
  Controller_inst_SLICE_1763 \Controller_inst.SLICE_1763 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[62].sig_1461.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[63].sig_1460.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[62] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[63] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[63] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[62] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[63].sig_1460.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[62].sig_1461.FeedThruLUT ));
  Controller_inst_SLICE_1765 \Controller_inst.SLICE_1765 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[60].sig_1463.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[61].sig_1462.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[60] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[61] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[61] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[60] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[61].sig_1462.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[60].sig_1463.FeedThruLUT ));
  Controller_inst_SLICE_1767 \Controller_inst.SLICE_1767 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[58].sig_1465.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[59].sig_1464.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[58] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[59] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[59] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[58] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[59].sig_1464.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[58].sig_1465.FeedThruLUT ));
  Controller_inst_SLICE_1769 \Controller_inst.SLICE_1769 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[56].sig_1467.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[57].sig_1466.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[56] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[57] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[57] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[56] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[57].sig_1466.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[56].sig_1467.FeedThruLUT ));
  Controller_inst_SLICE_1771 \Controller_inst.SLICE_1771 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[54].sig_1469.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[55].sig_1468.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[54] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[55] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[55] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[54] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[55].sig_1468.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[54].sig_1469.FeedThruLUT ));
  Controller_inst_SLICE_1773 \Controller_inst.SLICE_1773 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[52].sig_1471.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[53].sig_1470.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[52] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[53] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[53] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[52] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[53].sig_1470.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[52].sig_1471.FeedThruLUT ));
  Controller_inst_SLICE_1775 \Controller_inst.SLICE_1775 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[50].sig_1473.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[51].sig_1472.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[50] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[51] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[51] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[50] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[51].sig_1472.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[50].sig_1473.FeedThruLUT ));
  Controller_inst_SLICE_1777 \Controller_inst.SLICE_1777 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[48].sig_1475.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[49].sig_1474.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[48] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[49] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[49] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[48] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[49].sig_1474.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[48].sig_1475.FeedThruLUT ));
  Controller_inst_SLICE_1779 \Controller_inst.SLICE_1779 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[46].sig_1477.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[47].sig_1476.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[46] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[47] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[47] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[46] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[47].sig_1476.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[46].sig_1477.FeedThruLUT ));
  Controller_inst_SLICE_1781 \Controller_inst.SLICE_1781 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[44].sig_1479.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[45].sig_1478.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[44] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[45] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[45] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[44] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[45].sig_1478.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[44].sig_1479.FeedThruLUT ));
  Controller_inst_SLICE_1783 \Controller_inst.SLICE_1783 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[42].sig_1481.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[43].sig_1480.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[42] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[43] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[43] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[42] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[43].sig_1480.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[42].sig_1481.FeedThruLUT ));
  Controller_inst_SLICE_1785 \Controller_inst.SLICE_1785 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[40].sig_1483.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[41].sig_1482.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[40] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[41] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[41] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[40] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[41].sig_1482.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[40].sig_1483.FeedThruLUT ));
  Controller_inst_SLICE_1787 \Controller_inst.SLICE_1787 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[38].sig_1485.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[39].sig_1484.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[38] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[39] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[39] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[38] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[39].sig_1484.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[38].sig_1485.FeedThruLUT ));
  Controller_inst_SLICE_1789 \Controller_inst.SLICE_1789 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[36].sig_1487.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[37].sig_1486.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[36] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[37] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[37] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[36] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[37].sig_1486.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[36].sig_1487.FeedThruLUT ));
  Controller_inst_SLICE_1791 \Controller_inst.SLICE_1791 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[34].sig_1489.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[35].sig_1488.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[34] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[35] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[35] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[34] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[35].sig_1488.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[34].sig_1489.FeedThruLUT ));
  Controller_inst_SLICE_1793 \Controller_inst.SLICE_1793 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[32].sig_1491.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[33].sig_1490.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[32] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[33] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[33] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[32] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[33].sig_1490.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[32].sig_1491.FeedThruLUT ));
  Controller_inst_SLICE_1795 \Controller_inst.SLICE_1795 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[30].sig_1493.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[31].sig_1492.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[30] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[31] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[31] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[30] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[31].sig_1492.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[30].sig_1493.FeedThruLUT ));
  Controller_inst_SLICE_1797 \Controller_inst.SLICE_1797 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[28].sig_1495.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[29].sig_1494.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[28] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[29] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[29] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[28] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[29].sig_1494.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[28].sig_1495.FeedThruLUT ));
  Controller_inst_SLICE_1799 \Controller_inst.SLICE_1799 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[26].sig_1497.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[27].sig_1496.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[26] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[27] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[27] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[26] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[27].sig_1496.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[26].sig_1497.FeedThruLUT ));
  Controller_inst_SLICE_1801 \Controller_inst.SLICE_1801 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[24].sig_1499.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[25].sig_1498.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[24] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[25] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[25] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[24] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[25].sig_1498.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[24].sig_1499.FeedThruLUT ));
  Controller_inst_SLICE_1803 \Controller_inst.SLICE_1803 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[22].sig_1501.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[23].sig_1500.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[22] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[23] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[23] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[22] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[23].sig_1500.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[22].sig_1501.FeedThruLUT ));
  Controller_inst_SLICE_1805 \Controller_inst.SLICE_1805 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[20].sig_1503.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[21].sig_1502.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[20] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[21] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[21] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[20] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[21].sig_1502.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[20].sig_1503.FeedThruLUT ));
  Controller_inst_SLICE_1807 \Controller_inst.SLICE_1807 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[18].sig_1505.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[19].sig_1504.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[18] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[19] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[19] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[18] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[19].sig_1504.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[18].sig_1505.FeedThruLUT ));
  Controller_inst_SLICE_1809 \Controller_inst.SLICE_1809 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[16].sig_1507.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[17].sig_1506.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[16] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[17] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[17] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[16] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[17].sig_1506.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[16].sig_1507.FeedThruLUT ));
  Controller_inst_SLICE_1811 \Controller_inst.SLICE_1811 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[14].sig_1509.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[15].sig_1508.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[14] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[15] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[15] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[14] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[15].sig_1508.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[14].sig_1509.FeedThruLUT ));
  Controller_inst_SLICE_1813 \Controller_inst.SLICE_1813 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[12].sig_1511.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[13].sig_1510.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[12] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[13] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[13] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[12] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[13].sig_1510.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[12].sig_1511.FeedThruLUT ));
  Controller_inst_SLICE_1815 \Controller_inst.SLICE_1815 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[10].sig_1513.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[11].sig_1512.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[10] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[11] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[11] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[10] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[11].sig_1512.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[10].sig_1513.FeedThruLUT ));
  Controller_inst_SLICE_1817 \Controller_inst.SLICE_1817 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[8].sig_1515.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[9].sig_1514.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[8] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[9] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[9] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[8] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[9].sig_1514.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[8].sig_1515.FeedThruLUT ));
  Controller_inst_SLICE_1819 \Controller_inst.SLICE_1819 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[6].sig_1517.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[7].sig_1516.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[6] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[7] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[7] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[6] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[7].sig_1516.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[6].sig_1517.FeedThruLUT ));
  Controller_inst_SLICE_1821 \Controller_inst.SLICE_1821 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[4].sig_1519.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[5].sig_1518.FeedThruLUT ), 
    .C1(\Controller_inst.int_STM32_TX_Byte[4] ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[5] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[5] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[4] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[5].sig_1518.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[4].sig_1519.FeedThruLUT ));
  Controller_inst_SLICE_1823 \Controller_inst.SLICE_1823 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[2].sig_1521.FeedThruLUT ), 
    .DI0(\Controller_inst.int_STM32_TX_Byte[3].sig_1520.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[2] ), 
    .C0(\Controller_inst.int_STM32_TX_Byte[3] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[3] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[2] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[3].sig_1520.FeedThruLUT ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[2].sig_1521.FeedThruLUT ));
  Controller_inst_SLICE_1825 \Controller_inst.SLICE_1825 ( 
    .DI0(\Controller_inst.int_STM32_TX_Byte[1].sig_1522.FeedThruLUT ), 
    .D0(\Controller_inst.int_STM32_TX_Byte[1] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[1] ), 
    .F0(\Controller_inst.int_STM32_TX_Byte[1].sig_1522.FeedThruLUT ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1826 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1826 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12476 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12486 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[7] ), 
    .C1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[2] ), 
    .B0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13595 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12486 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12476 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1828 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1828 ( 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[2] )
    , .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n11701 ), 
    .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[2] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1829 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1829 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[4] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[3] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[4] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[3] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n11701 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[3] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[4] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1831 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1831 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[6] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[5] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[6] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[5] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n11701 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[5] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[6] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1833 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1833 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[8] )
    , 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[7] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[8] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[7] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n11701 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[7] )
    , 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[8] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1835 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1835 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12482 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12484 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[4] ), 
    .B1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[3] ), 
    .C0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13595 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12484 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12482 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1837 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1837 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12478 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12480 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[6] ), 
    .B1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[5] ), 
    .C0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13595 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12480 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12478 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1841 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_1841 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12472 ), 
    .DI0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12474 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[9] ), 
    .C1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n62[8] ), 
    .B0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13595 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] ), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12474 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n12472 ));
  Controller_inst_Controller_RHD_FIFO_2_SLICE_1845 
    \Controller_inst.Controller_RHD_FIFO_2.SLICE_1845 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[1].sig_1525.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[0].sig_1524.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[1] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[0] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.n2163 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[0] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[1] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[0].sig_1524.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[1].sig_1525.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_2_SLICE_1847 
    \Controller_inst.Controller_RHD_FIFO_2.SLICE_1847 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[3].sig_1527.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[2].sig_1526.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[3] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[2] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.n2163 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[2] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[3] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[2].sig_1526.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[3].sig_1527.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_2_SLICE_1849 
    \Controller_inst.Controller_RHD_FIFO_2.SLICE_1849 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[5].sig_1529.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[4].sig_1528.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[5] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[4] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.n2163 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[4] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[5] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[4].sig_1528.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[5].sig_1529.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_2_SLICE_1851 
    \Controller_inst.Controller_RHD_FIFO_2.SLICE_1851 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[7].sig_1531.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[6].sig_1530.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[7] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[6] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.n2163 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[6] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[7] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[6].sig_1530.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[7].sig_1531.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_2_SLICE_1853 
    \Controller_inst.Controller_RHD_FIFO_2.SLICE_1853 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[9].sig_1533.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[8].sig_1532.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[9] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[8] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.n2163 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[8] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[9] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[8].sig_1532.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[9].sig_1533.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_2_SLICE_1855 
    \Controller_inst.Controller_RHD_FIFO_2.SLICE_1855 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[11].sig_1535.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[10].sig_1534.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[11] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[10] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.n2163 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[10] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[11] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[10].sig_1534.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[11].sig_1535.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_2_SLICE_1857 
    \Controller_inst.Controller_RHD_FIFO_2.SLICE_1857 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[13].sig_1537.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[12].sig_1536.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[13] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[12] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.n2163 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[12] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[13] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[12].sig_1536.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[13].sig_1537.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_2_SLICE_1859 
    \Controller_inst.Controller_RHD_FIFO_2.SLICE_1859 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[15].sig_1539.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[14].sig_1538.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[15] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[14] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.n2163 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[14] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[15] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[14].sig_1538.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[15].sig_1539.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_1862 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_1862 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[1] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[0] )
    , .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[2] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[2] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[1] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[2] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n11661 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[0] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[1] )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_1864 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_1864 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n9683 ), 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n9685 ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n34_c ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n5 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[2] ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n15 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1879 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[1] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n5 ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[1] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n9685 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n9683 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_1867 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_1867 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[3] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[2] )
    , .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[4] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[2] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[3] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[2] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n11661 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[2] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[3] )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_1869 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_1869 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[5] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[4] )
    , .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[6] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[2] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[5] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[2] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n11661 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[4] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[5] )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_1871 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_1871 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[7] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[6] )
    , .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[8] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[2] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n52[7] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[2] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n11661 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[6] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count_7__N_1835[7] )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_1873 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_1873 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n32_2[2] ), 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n32_2[1] ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[2] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[1] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n2 ), 
    .A1(\Controller_inst.n13523 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[1] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n34_c ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n5 ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n2 ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n11677 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[1] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n32_2[1] ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n32_2[2] ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_1875 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_1875 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n32_2[4] ), 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n32_2[3] ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[4] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n19220 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[3] ), 
    .A1(\Controller_inst.n13523 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n19220 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[3] ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n5 ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n34_c ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n11677 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[3] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[4] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n32_2[3] ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n32_2[4] ));
  Controller_inst_SLICE_1877 \Controller_inst.SLICE_1877 ( 
    .DI1(\Controller_inst.int_RHD2216_TX_Byte[9].sig_1546.FeedThruLUT ), 
    .DI0(\Controller_inst.int_RHD2216_TX_Byte[8].sig_1540.FeedThruLUT ), 
    .D1(\Controller_inst.int_RHD2216_TX_Byte[9] ), 
    .D0(\Controller_inst.int_RHD2216_TX_Byte[8] ), 
    .CE(\Controller_inst.int_RHD2216_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[8] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[9] )
    , .F0(\Controller_inst.int_RHD2216_TX_Byte[8].sig_1540.FeedThruLUT ), 
    .F1(\Controller_inst.int_RHD2216_TX_Byte[9].sig_1546.FeedThruLUT ));
  Controller_inst_SLICE_1878 \Controller_inst.SLICE_1878 ( 
    .DI1(\Controller_inst.int_RHD2216_TX_DV.sig_1541.FeedThruLUT ), 
    .DI0(\Controller_inst.n46_adj_2314 ), 
    .D1(\Controller_inst.int_RHD2216_TX_DV ), .D0(\Controller_inst.n2245 ), 
    .C0(\Controller_inst.int_RHD2216_TX_DV ), 
    .B0(\Controller_inst.r_SPI_Clk_Count[5] ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , .F0(\Controller_inst.n46_adj_2314 ), 
    .F1(\Controller_inst.int_RHD2216_TX_DV.sig_1541.FeedThruLUT ));
  Controller_inst_SLICE_1879 \Controller_inst.SLICE_1879 ( 
    .DI0(\Controller_inst.r_Trailing_Edge_N_2106 ), 
    .D0(\Controller_inst.n2245 ), .C0(\Controller_inst.r_SPI_Clk_Count[5] ), 
    .A0(\Controller_inst.int_RHD2216_TX_DV ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , .F0(\Controller_inst.r_Trailing_Edge_N_2106 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1882 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1882 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n191 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n22751 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12163 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[15] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11637 )
    , .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(int_RHD2216_SPI_MOSI), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n191 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1883 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1883 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n17121 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n42 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9714 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n17121 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1884 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1884 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12514 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12515 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[11] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11420 )
    , .A1(int_RHD2216_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[12] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n15597 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11416 )
    , .A0(int_RHD2216_SPI_MISO), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[12] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[11] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12515 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12514 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1886 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1886 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12512 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12513 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[9] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11412 )
    , .A1(int_RHD2216_SPI_MISO), .D0(int_RHD2216_SPI_MISO), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11408 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6 ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[10] ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[10] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[9] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12513 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12512 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1890 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1890 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk.sig_1542.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk )
    , .LSR(o_reset_c), .CLK(pll_clk_int), .Q0(int_RHD2216_SPI_Clk), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk.sig_1542.FeedThruLUT )
    );
  Controller_inst_SLICE_1891 \Controller_inst.SLICE_1891 ( 
    .DI0(\Controller_inst.int_RHD2216_TX_Byte[15].sig_1543.FeedThruLUT ), 
    .D0(\Controller_inst.int_RHD2216_TX_Byte[15] ), 
    .CE(\Controller_inst.int_RHD2216_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[15] )
    , .F0(\Controller_inst.int_RHD2216_TX_Byte[15].sig_1543.FeedThruLUT ));
  Controller_inst_SLICE_1892 \Controller_inst.SLICE_1892 ( 
    .DI1(\Controller_inst.int_RHD2216_TX_Byte[10].sig_1545.FeedThruLUT ), 
    .DI0(\Controller_inst.int_RHD2216_TX_Byte[11].sig_1544.FeedThruLUT ), 
    .D1(\Controller_inst.int_RHD2216_TX_Byte[10] ), 
    .D0(\Controller_inst.int_RHD2216_TX_Byte[11] ), 
    .CE(\Controller_inst.int_RHD2216_TX_DV ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[11] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[10] )
    , .F0(\Controller_inst.int_RHD2216_TX_Byte[11].sig_1544.FeedThruLUT ), 
    .F1(\Controller_inst.int_RHD2216_TX_Byte[10].sig_1545.FeedThruLUT ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1896 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1896 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12510 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12511 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[7] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11420 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6_adj_2132 )
    , .A1(int_RHD2216_SPI_MISO), .D0(int_RHD2216_SPI_MISO), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6 ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11416 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[8] ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[8] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[7] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12511 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12510 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1899 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1899 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12507 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12508 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[4] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11416 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6_adj_2132 )
    , .A1(int_RHD2216_SPI_MISO), .D0(int_RHD2216_SPI_MISO), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6_adj_2132 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11412 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[5] ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[5] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[4] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12508 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12507 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1901 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1901 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12505 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12506 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[2] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11388 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n5_c )
    , .A1(int_RHD2216_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11388 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[3] ), 
    .B0(int_RHD2216_SPI_MISO), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n15599 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[3] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12506 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12505 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1903 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1903 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12502 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12504 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n7 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[0] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11388 )
    , .A1(int_RHD2216_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n5_adj_2131 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[1] ), 
    .B0(int_RHD2216_SPI_MISO), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11388 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[1] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[0] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12504 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12502 )
    );
  Controller_inst_SLICE_1904 \Controller_inst.SLICE_1904 ( 
    .DI1(\Controller_inst.n12494 ), .DI0(\Controller_inst.n12496 ), 
    .D1(\Controller_inst.n37_2[3] ), .C1(\Controller_inst.int_RHD2216_TX_DV ), 
    .D0(\Controller_inst.n37_2[4] ), .B0(\Controller_inst.int_RHD2216_TX_DV ), 
    .CE(\Controller_inst.n17111 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , .F0(\Controller_inst.n12496 ), .F1(\Controller_inst.n12494 ));
  Controller_inst_SLICE_1906 \Controller_inst.SLICE_1906 ( 
    .DI1(\Controller_inst.n12490 ), .DI0(\Controller_inst.n12492 ), 
    .D1(\Controller_inst.n37_2[1] ), .C1(\Controller_inst.int_RHD2216_TX_DV ), 
    .D0(\Controller_inst.n37_2[2] ), .B0(\Controller_inst.int_RHD2216_TX_DV ), 
    .CE(\Controller_inst.n17111 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , .F0(\Controller_inst.n12492 ), .F1(\Controller_inst.n12490 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1908 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1908 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[1].sig_1547.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[0].sig_1711.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[0] )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[0].sig_1711.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[1].sig_1547.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1911 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1911 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9854 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9852 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11738 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9852 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9854 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1913 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1913 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9858 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9856 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6_adj_2130 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6_adj_2130 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11738 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9856 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9858 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1915 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1915 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1871[2] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1871[1] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n4 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11744 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1871[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1871[2] )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1919 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1919 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[3].sig_1712.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[2].sig_1548.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[2] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[2].sig_1548.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[3].sig_1712.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1922 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1922 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[5].sig_1714.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[5] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.r_SPI_Clk_Count[5] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_5__N_1848[5].sig_1714.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1925 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1925 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12516 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12517 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n15597 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[13] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11412 )
    , .A1(int_RHD2216_SPI_MISO), .D0(int_RHD2216_SPI_MISO), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n15597 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11408 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[14] ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[14] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[13] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12517 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12516 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1932
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1932 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1565.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1549.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1549.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1565.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1933
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1933 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n15 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n9 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n9 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n15 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1934
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1934 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1550.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1cmp_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1550.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1935
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1935 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n14 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n8 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n8 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n14 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1936
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1936 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1572.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1551.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1551.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1572.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1937
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1937 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1].sig_1578.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0].sig_1552.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_1907 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0].sig_1552.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1].sig_1578.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1938
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1938 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1585.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1553.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1553.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1585.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1939
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1939 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1592.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1554.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1554.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1592.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1940
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1940 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n33 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n12 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , .B1(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A0(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n12 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n33 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1941
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1941 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n32 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n11 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , .B1(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A0(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n11 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n32 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1942
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1942 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n13 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n7 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n7 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n13 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1943
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1943 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1599.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1555.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1555.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1599.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1944
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1944 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n31 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n10 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , .B1(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A0(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n10 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n31 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1945
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1945 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1606.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1556.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1556.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1606.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_1946
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_1946 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2].sig_1613.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1].sig_1557.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2216_Q[1] ), 
    .Q1(\Controller_inst.int_FIFO_RHD2216_Q[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1].sig_1557.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2].sig_1613.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1948
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1948 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n47 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n5 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20664 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21122 )
    , .B0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.empty_flag_r )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n5 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n47 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_1949
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_1949 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1].sig_1716.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0].sig_1715.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2216_COUNT[0] ), 
    .Q1(\Controller_inst.int_FIFO_RHD2216_COUNT[1] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[0].sig_1715.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[1].sig_1716.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1950
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1950 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0].sig_1629.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1].sig_1558.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_1899 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1].sig_1558.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0].sig_1629.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1951
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1951 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3].sig_1560.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2].sig_1559.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_1899 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2].sig_1559.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3].sig_1560.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1953
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1953 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5].sig_1562.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4].sig_1561.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_1899 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4].sig_1561.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5].sig_1562.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1955
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1955 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7].sig_1564.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6].sig_1563.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_1899 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6].sig_1563.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7].sig_1564.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1958
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1958 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1567.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1566.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1566.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1567.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1960
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1960 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1569.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1568.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1568.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1569.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1962
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1962 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1571.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1570.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1570.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1571.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1965
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1965 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n21 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n18 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n18 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n21 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1967
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1967 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n27 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n24 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n24 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n27 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1971
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1971 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n20 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n17 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n17 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n20 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1973
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1973 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n26 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n23 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n23 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n26 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1977
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1977 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1574.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1573.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1573.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1574.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1979
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1979 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1576.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1575.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1575.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1576.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1981
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1981 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1577.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1577.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1983
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1983 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3].sig_1580.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2].sig_1579.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_1907 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2].sig_1579.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3].sig_1580.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1985
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1985 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5].sig_1582.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4].sig_1581.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_1907 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4].sig_1581.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5].sig_1582.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1987
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1987 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7].sig_1584.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6].sig_1583.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_1907 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6].sig_1583.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7].sig_1584.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1990
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1990 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1587.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1586.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1586.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1587.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1992
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1992 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1589.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1588.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1588.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1589.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1994
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1994 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1591.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1590.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1590.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1591.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1997
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1997 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1594.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1593.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1593.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1594.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1999
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1999 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1596.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1595.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1595.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1596.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2001
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2001 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1598.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1597.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1597.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1598.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2004
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2004 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n39 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n36 )
    , .D1(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , .C0(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n36 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n39 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2006
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2006 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n45 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n42 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , .B0(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n42 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n45 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2010
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2010 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n38 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n35 )
    , .D1(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , .C0(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n35 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n38 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2012
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2012 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n44 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n41 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , .B0(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n41 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n44 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2016
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2016 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n19 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n16 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n16 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n19 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2018
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2018 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n25 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n22 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n22 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n25 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2020
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2020 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7]$n49 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n28 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n28 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7]$n49 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2023
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2023 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1601.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1600.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1600.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1601.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2025
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2025 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1603.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1602.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1602.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1603.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2027
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2027 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1605.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1604.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1604.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1605.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2030
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2030 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n37 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n34 )
    , .D1(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , .C0(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n34 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n37 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2032
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2032 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n43 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n40 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , .B0(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n40 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n43 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2034
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2034 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7]$n50 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n46 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] )
    , .A1(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .D0(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n46 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7]$n50 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2037
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2037 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1608.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1607.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1607.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1608.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2039
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2039 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1610.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1609.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1609.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1610.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2041
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2041 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1612.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1611.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1611.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1612.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2044
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2044 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4].sig_1615.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3].sig_1614.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2216_Q[3] ), 
    .Q1(\Controller_inst.int_FIFO_RHD2216_Q[4] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3].sig_1614.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4].sig_1615.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2046
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2046 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6].sig_1617.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5].sig_1616.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2216_Q[5] ), 
    .Q1(\Controller_inst.int_FIFO_RHD2216_Q[6] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5].sig_1616.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6].sig_1617.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2048
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2048 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8].sig_1619.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7].sig_1618.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2216_Q[7] ), 
    .Q1(\Controller_inst.int_FIFO_RHD2216_Q[8] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7].sig_1618.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8].sig_1619.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2050
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2050 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10].sig_1621.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9].sig_1620.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2216_Q[9] ), 
    .Q1(\Controller_inst.int_FIFO_RHD2216_Q[10] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9].sig_1620.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10].sig_1621.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2052
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2052 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12].sig_1623.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11].sig_1622.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2216_Q[11] ), 
    .Q1(\Controller_inst.int_FIFO_RHD2216_Q[12] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11].sig_1622.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12].sig_1623.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2054
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2054 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14].sig_1625.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13].sig_1624.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2216_Q[13] ), 
    .Q1(\Controller_inst.int_FIFO_RHD2216_Q[14] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13].sig_1624.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14].sig_1625.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2058
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2058 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[2].sig_1627.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[2] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2216_COUNT[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[2].sig_1627.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2059
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2059 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[4].sig_1717.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[3].sig_1628.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[3] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2216_COUNT[3] ), 
    .Q1(\Controller_inst.int_FIFO_RHD2216_COUNT[4] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[3].sig_1628.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[4].sig_1717.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2061
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2061 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[6].sig_1719.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[5].sig_1718.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[5] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2216_COUNT[5] ), 
    .Q1(\Controller_inst.int_FIFO_RHD2216_COUNT[6] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[5].sig_1718.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[6].sig_1719.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2063
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2063 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[7].sig_1720.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[7] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2216_COUNT[7] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w[7].sig_1720.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2066 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2066 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[1].sig_1631.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[0].sig_1630.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[1] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[0] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n2168 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[0] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[1] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[0].sig_1630.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[1].sig_1631.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2068 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2068 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[3].sig_1633.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[2].sig_1632.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[3] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[2] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n2168 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[2] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[3] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[2].sig_1632.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[3].sig_1633.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2070 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2070 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[5].sig_1635.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[4].sig_1634.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[5] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[4] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n2168 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[4] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[5] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[4].sig_1634.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[5].sig_1635.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2072 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2072 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[7].sig_1637.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[6].sig_1636.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[7] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[6] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n2168 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[6] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[7] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[6].sig_1636.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[7].sig_1637.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2074 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2074 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[9].sig_1639.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[8].sig_1638.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[9] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[8] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n2168 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[8] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[9] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[8].sig_1638.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[9].sig_1639.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2076 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2076 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[11].sig_1641.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[10].sig_1640.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[11] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[10] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n2168 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[10] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[11] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[10].sig_1640.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[11].sig_1641.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2078 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2078 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[13].sig_1643.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[12].sig_1642.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[13] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[12] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n2168 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[12] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[13] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[12].sig_1642.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[13].sig_1643.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2080 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2080 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[15].sig_1645.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[14].sig_1644.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[15] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[14] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.n2168 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[14] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[15] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[14].sig_1644.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[15].sig_1645.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2082 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2082 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n22776 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n22776 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2086 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2086 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk.sig_1646.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.int_RHD2132_SPI_Clk )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk.sig_1646.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2087 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2087 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.w_Master_Ready_N_2103 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.w_Master_Ready )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.w_Master_Ready_N_2103 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2088 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2088 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1875[1] )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1875[0] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1875[0] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1875[1] )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2090 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2090 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12503 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[0] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11393 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5 ), 
    .A0(int_RHD2132_SPI_MISO), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[0] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12503 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2091 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2091 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9816 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9814 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.w_Master_Ready )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.w_Master_Ready )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11769 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9814 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9816 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2093 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2093 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9820 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9818 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2125 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.w_Master_Ready )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.w_Master_Ready )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2125 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11769 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9818 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9820 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2096 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2096 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[2].sig_1723.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[1].sig_1722.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[1] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[1].sig_1722.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[2].sig_1723.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2098 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2098 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[4].sig_1725.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[3].sig_1724.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[3] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[3].sig_1724.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[4].sig_1725.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2100 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2100 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[5].sig_1726.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[5] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[5].sig_1726.FeedThruLUT )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2104 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2104 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12529 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12530 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2128 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15993 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[11] ), 
    .A1(int_RHD2132_SPI_MISO), .D0(int_RHD2132_SPI_MISO), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11433 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15605 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[12] ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[12] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[11] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12530 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12529 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2106 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2106 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12527 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12528 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11430 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[9] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2128 )
    , .A1(int_RHD2132_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11427 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[10] ), 
    .B0(int_RHD2132_SPI_MISO), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2128 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[10] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[9] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12528 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12527 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2108 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2108 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12525 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12526 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15621 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[7] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11403 )
    , .A1(int_RHD2132_SPI_MISO), .D0(int_RHD2132_SPI_MISO), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11433 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2128 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[8] ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[8] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[7] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12526 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12525 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2110 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2110 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12523 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12524 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[5] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2126 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11403 )
    , .A1(int_RHD2132_SPI_MISO), .D0(int_RHD2132_SPI_MISO), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11403 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[6] ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2127 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[6] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[5] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12524 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12523 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2112 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2112 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12521 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12522 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[3] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15621 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11393 )
    , .A1(int_RHD2132_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[4] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11403 )
    , .B0(int_RHD2132_SPI_MISO), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[4] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[3] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12522 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12521 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2114 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2114 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12519 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12520 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[1] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2126 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11393 )
    , .A1(int_RHD2132_SPI_MISO), .D0(int_RHD2132_SPI_MISO), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11393 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2127 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[2] ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[2] ), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[1] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12520 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12519 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2121
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2121 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1661.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1647.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1647.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1661.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2124
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2124 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n57 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n53 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n53 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n57 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2125
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2125 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1668.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1649.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[0].sig_1649.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[1].sig_1668.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2126
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2126 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1].sig_1674.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0].sig_1650.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2051 )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0].sig_1650.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1].sig_1674.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2127
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2127 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1681.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1651.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1651.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1681.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2128
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2128 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1688.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1652.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[0].sig_1652.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[1].sig_1688.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2129
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2129 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n70 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n56 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .D0(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n56 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n70 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2130
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2130 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n69 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n55 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .D0(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[0] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0]$n55 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1]$n69 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2131
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2131 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2].sig_1695.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1].sig_1653.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2132_Q[1] ), 
    .Q1(\Controller_inst.int_FIFO_RHD2132_Q[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1].sig_1653.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2].sig_1695.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2132
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2132 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0].sig_1709.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1].sig_1654.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2043 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1].sig_1654.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0].sig_1709.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2133
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2133 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3].sig_1656.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2].sig_1655.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2043 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2].sig_1655.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3].sig_1656.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2135
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2135 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5].sig_1658.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4].sig_1657.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2043 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4].sig_1657.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5].sig_1658.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2137
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2137 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7].sig_1660.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6].sig_1659.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2043 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6].sig_1659.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7].sig_1660.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2140
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2140 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1663.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1662.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1662.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1663.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2142
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2142 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1665.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1664.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1664.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1665.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2144
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2144 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1667.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1666.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1666.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1667.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2146
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2146 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n60 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n58 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[1] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1]$n58 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n60 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2148
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2148 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n64 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n62 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[3] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n62 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n64 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2150
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2150 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n68 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n66 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[5] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n66 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n68 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2153
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2153 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n61 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n59 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2]$n59 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3]$n61 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2155
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2155 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n65 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n63 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4]$n63 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5]$n65 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2159
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2159 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1670.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1669.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[2].sig_1669.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[3].sig_1670.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2161
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2161 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1672.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1671.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[4].sig_1671.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[5].sig_1672.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2163
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2163 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1673.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[6].sig_1673.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2165
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2165 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3].sig_1676.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2].sig_1675.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2051 )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2].sig_1675.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3].sig_1676.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2167
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2167 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5].sig_1678.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4].sig_1677.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2051 )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4].sig_1677.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5].sig_1678.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2169
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2169 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7].sig_1680.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6].sig_1679.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2051 )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6].sig_1679.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7].sig_1680.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2172
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2172 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1683.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1682.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1682.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1683.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2174
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2174 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1685.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1684.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1684.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1685.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2176
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2176 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1687.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1686.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1686.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1687.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2179
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2179 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1690.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1689.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[2].sig_1689.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[3].sig_1690.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2181
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2181 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1692.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1691.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[4].sig_1691.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[5].sig_1692.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2183
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2183 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1694.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1693.FeedThruLUT )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[6] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[6].sig_1693.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_p1_w[7].sig_1694.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2186
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2186 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n74 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n72 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , .B0(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n72 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n74 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2188
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2188 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n78 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n76 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , .B0(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n76 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n78 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2192
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2192 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n73 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n71 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , .B0(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[2] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2]$n71 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3]$n73 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2194
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2194 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n77 )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n75 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , .B0(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[4] )
    , 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4]$n75 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5]$n77 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2198
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2198 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4].sig_1697.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3].sig_1696.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2132_Q[3] ), 
    .Q1(\Controller_inst.int_FIFO_RHD2132_Q[4] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3].sig_1696.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4].sig_1697.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2200
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2200 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6].sig_1699.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5].sig_1698.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2132_Q[5] ), 
    .Q1(\Controller_inst.int_FIFO_RHD2132_Q[6] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5].sig_1698.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6].sig_1699.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2202
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2202 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8].sig_1701.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7].sig_1700.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2132_Q[7] ), 
    .Q1(\Controller_inst.int_FIFO_RHD2132_Q[8] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7].sig_1700.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8].sig_1701.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2204
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2204 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10].sig_1703.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9].sig_1702.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2132_Q[9] ), 
    .Q1(\Controller_inst.int_FIFO_RHD2132_Q[10] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9].sig_1702.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10].sig_1703.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2206
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2206 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12].sig_1705.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11].sig_1704.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2132_Q[11] ), 
    .Q1(\Controller_inst.int_FIFO_RHD2132_Q[12] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11].sig_1704.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12].sig_1705.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2208
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2208 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14].sig_1707.FeedThruLUT )
    , 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13].sig_1706.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2132_Q[13] ), 
    .Q1(\Controller_inst.int_FIFO_RHD2132_Q[14] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13].sig_1706.FeedThruLUT )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14].sig_1707.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2210
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2210 
    ( 
    .DI0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15].sig_1708.FeedThruLUT )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q0(\Controller_inst.int_FIFO_RHD2132_Q[15] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15].sig_1708.FeedThruLUT )
    );
  SLICE_2215 SLICE_2215( .D1(i_RHD2216_SPI_MISO_c), .C1(n7), 
    .B1(o_Controller_Mode_c_0), .A1(o_Controller_Mode_c_1), 
    .D0(i_STM32_SPI4_MISO_c), .C0(i_RHD2132_SPI_MISO_c), 
    .B0(o_Controller_Mode_c_1), .A0(o_Controller_Mode_c_0), .F0(n7), 
    .F1(i_STM32_SPI4_MISO_c));
  SLICE_2217 SLICE_2217( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.int_RHD2132_SPI_Clk )
    , .C1(n12941), .B1(o_Controller_Mode_c_1), .D0(o_RHD2132_SPI_Clk_c), 
    .C0(o_RHD2216_SPI_Clk_c_N_2064), .B0(o_Controller_Mode_c_0), .F0(n12941), 
    .F1(o_RHD2132_SPI_Clk_c));
  SLICE_2219 SLICE_2219( .D1(o_Controller_Mode_c_1), .C1(n11612), 
    .B1(o_Controller_Mode_c_0), .A1(o_RHD2216_SPI_CS_n_c), 
    .D0(int_RHD2216_SPI_CS_n), .C0(o_Controller_Mode_c_1), 
    .B0(o_RHD2216_SPI_CS_n_c_N_2067), .A0(o_Controller_Mode_c_0), .F0(n11612), 
    .F1(o_RHD2216_SPI_CS_n_c));
  SLICE_2221 SLICE_2221( .D1(o_RHD2216_SPI_MOSI_c), .C1(n11618), 
    .B1(o_Controller_Mode_c_0), .A1(o_Controller_Mode_c_1), 
    .D0(o_Controller_Mode_c_1), .C0(o_Controller_Mode_c_0), 
    .B0(o_RHD2216_SPI_MOSI_c_N_2061), .A0(int_RHD2216_SPI_MOSI), .F0(n11618), 
    .F1(o_RHD2216_SPI_MOSI_c));
  SLICE_2223 SLICE_2223( .D1(o_RHD2216_SPI_Clk_c), .C1(n11615), 
    .B1(o_Controller_Mode_c_0), .A1(o_Controller_Mode_c_1), 
    .D0(int_RHD2216_SPI_Clk), .C0(o_RHD2216_SPI_Clk_c_N_2064), 
    .B0(o_Controller_Mode_c_1), .A0(o_Controller_Mode_c_0), .F0(n11615), 
    .F1(o_RHD2216_SPI_Clk_c));
  Controller_inst_SLICE_2225 \Controller_inst.SLICE_2225 ( 
    .D1(\Controller_inst.stm32_state[1] ), .C1(\Controller_inst.n15523 ), 
    .B1(\Controller_inst.stm32_state[4] ), 
    .A1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.stm32_state[2] ), 
    .C0(\Controller_inst.stm32_state[3] ), .F0(\Controller_inst.n15523 ), 
    .F1(\Controller_inst.n10541 ));
  Controller_inst_SLICE_2226 \Controller_inst.SLICE_2226 ( 
    .D1(\Controller_inst.n1354 ), .C1(\Controller_inst.n4_adj_2169 ), 
    .B1(\Controller_inst.first_rhd2216_packet ), .A1(\Controller_inst.n1362 ), 
    .D0(\Controller_inst.n47 ), .C0(\Controller_inst.n10541 ), 
    .B0(\Controller_inst.stm32_state[0] ), 
    .A0(\Controller_inst.stm32_state[4] ), .F0(\Controller_inst.n4_adj_2169 ), 
    .F1(\Controller_inst.n21109 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2227 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2227 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[4] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n6_adj_2148 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n6_adj_2148 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n1629 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2228 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2228 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1629 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n6 ));
  Controller_inst_SLICE_2229 \Controller_inst.SLICE_2229 ( 
    .D1(\Controller_inst.NUM_DATA[24] ), .C1(o_reset_c), 
    .D0(\Controller_inst.NUM_DATA[23] ), .B0(o_reset_c), 
    .F0(\Controller_inst.NUM_DATA[23] ), .F1(\Controller_inst.NUM_DATA[24] ));
  Controller_inst_SLICE_2230 \Controller_inst.SLICE_2230 ( 
    .D1(\Controller_inst.NUM_DATA[13] ), .C1(\Controller_inst.NUM_DATA[10] ), 
    .B1(\Controller_inst.NUM_DATA[23] ), .A1(\Controller_inst.NUM_DATA[16] ), 
    .D0(\Controller_inst.NUM_DATA[10] ), .C0(maxfan_replicated_net_1104), 
    .F0(\Controller_inst.NUM_DATA[10] ), .F1(\Controller_inst.n21874 ));
  Controller_inst_SLICE_2232 \Controller_inst.SLICE_2232 ( 
    .D1(\Controller_inst.NUM_DATA[24] ), .C1(\Controller_inst.NUM_DATA[27] ), 
    .B1(\Controller_inst.NUM_DATA[12] ), .A1(\Controller_inst.NUM_DATA[19] ), 
    .D0(\Controller_inst.NUM_DATA[27] ), .B0(o_reset_c), 
    .F0(\Controller_inst.NUM_DATA[27] ), .F1(\Controller_inst.n21882 ));
  Controller_inst_SLICE_2233 \Controller_inst.SLICE_2233 ( 
    .D1(\Controller_inst.NUM_DATA[26] ), .C1(o_reset_c), 
    .D0(\Controller_inst.NUM_DATA[25] ), .B0(o_reset_c), 
    .F0(\Controller_inst.NUM_DATA[25] ), .F1(\Controller_inst.NUM_DATA[26] ));
  Controller_inst_SLICE_2234 \Controller_inst.SLICE_2234 ( 
    .D1(\Controller_inst.NUM_DATA[22] ), .C1(\Controller_inst.NUM_DATA[9] ), 
    .B1(\Controller_inst.NUM_DATA[15] ), .A1(\Controller_inst.NUM_DATA[25] ), 
    .D0(\Controller_inst.NUM_DATA[9] ), .B0(maxfan_replicated_net_1104), 
    .F0(\Controller_inst.NUM_DATA[9] ), .F1(\Controller_inst.n21872 ));
  Controller_inst_SLICE_2236 \Controller_inst.SLICE_2236 ( 
    .D1(\Controller_inst.NUM_DATA[14] ), .C1(\Controller_inst.NUM_DATA[8] ), 
    .B1(\Controller_inst.NUM_DATA[26] ), .A1(\Controller_inst.NUM_DATA[28] ), 
    .D0(\Controller_inst.NUM_DATA[8] ), .C0(maxfan_replicated_net_1104), 
    .F0(\Controller_inst.NUM_DATA[8] ), .F1(\Controller_inst.n21876 ));
  Controller_inst_SLICE_2237 \Controller_inst.SLICE_2237 ( 
    .D1(\Controller_inst.n162[0] ), .C1(\Controller_inst.NUM_DATA[0] ), 
    .B1(\Controller_inst.int_FIFO_RHD2216_COUNT[0] ), 
    .A1(\Controller_inst.int_FIFO_RHD2216_COUNT[1] ), 
    .D0(\Controller_inst.NUM_DATA[0] ), .C0(o_reset_c), 
    .F0(\Controller_inst.NUM_DATA[0] ), .F1(\Controller_inst.n4_adj_2166 ));
  Controller_inst_SLICE_2239 \Controller_inst.SLICE_2239 ( 
    .D1(\Controller_inst.NUM_DATA[20] ), .C1(o_reset_c), 
    .D0(\Controller_inst.NUM_DATA[29] ), .B0(o_reset_c), 
    .F0(\Controller_inst.NUM_DATA[29] ), .F1(\Controller_inst.NUM_DATA[20] ));
  Controller_inst_SLICE_2240 \Controller_inst.SLICE_2240 ( 
    .D1(\Controller_inst.n16 ), .C1(\Controller_inst.NUM_DATA[21] ), 
    .B1(\Controller_inst.NUM_DATA[29] ), .A1(\Controller_inst.NUM_DATA[30] ), 
    .D0(\Controller_inst.NUM_DATA[21] ), .C0(o_reset_c), 
    .F0(\Controller_inst.NUM_DATA[21] ), .F1(\Controller_inst.n37_adj_2162 ));
  Controller_inst_SLICE_2241 \Controller_inst.SLICE_2241 ( 
    .D1(\Controller_inst.n21882 ), .C1(\Controller_inst.NUM_DATA[31] ), 
    .B1(\Controller_inst.n46_adj_2163 ), .A1(\Controller_inst.n21872 ), 
    .D0(\Controller_inst.NUM_DATA[31] ), .B0(o_reset_c), 
    .F0(\Controller_inst.NUM_DATA[31] ), .F1(\Controller_inst.n1362 ));
  Controller_inst_SLICE_2243 \Controller_inst.SLICE_2243 ( 
    .D1(\Controller_inst.int_FIFO_RHD2216_COUNT[0] ), 
    .C1(\Controller_inst.NUM_DATA[1] ), 
    .B1(\Controller_inst.int_FIFO_RHD2216_COUNT[1] ), 
    .A1(\Controller_inst.NUM_DATA[0] ), .D0(\Controller_inst.NUM_DATA[1] ), 
    .C0(maxfan_replicated_net_1104), .F0(\Controller_inst.NUM_DATA[1] ), 
    .F1(\Controller_inst.n4_adj_2159 ));
  Controller_inst_SLICE_2245 \Controller_inst.SLICE_2245 ( 
    .D1(\Controller_inst.n15947 ), .C1(\Controller_inst.n11471 ), 
    .B1(\Controller_inst.n18 ), .A1(\Controller_inst.stm32_state[3] ), 
    .D0(\Controller_inst.n4_adj_2150 ), .C0(\Controller_inst.stm32_state[1] ), 
    .B0(\Controller_inst.stm32_state[3] ), 
    .A0(\Controller_inst.stm32_state[0] ), .F0(\Controller_inst.n11471 ), 
    .F1(\Controller_inst.n6_adj_2151 ));
  Controller_inst_SLICE_2247 \Controller_inst.SLICE_2247 ( 
    .D1(\Controller_inst.NUM_DATA[3] ), .C1(\Controller_inst.n6_adj_2160 ), 
    .B1(\Controller_inst.int_FIFO_RHD2216_COUNT[3] ), 
    .D0(\Controller_inst.NUM_DATA[2] ), .C0(\Controller_inst.n4_adj_2159 ), 
    .B0(\Controller_inst.int_FIFO_RHD2216_COUNT[2] ), 
    .F0(\Controller_inst.n6_adj_2160 ), .F1(\Controller_inst.n8 ));
  Controller_inst_SLICE_2248 \Controller_inst.SLICE_2248 ( 
    .D0(\Controller_inst.NUM_DATA[2] ), .C0(maxfan_replicated_net_999), 
    .F0(\Controller_inst.NUM_DATA[2] ));
  Controller_inst_SLICE_2250 \Controller_inst.SLICE_2250 ( 
    .D1(\Controller_inst.NUM_DATA[4] ), .C1(maxfan_replicated_net_1104), 
    .D0(\Controller_inst.NUM_DATA[3] ), .B0(maxfan_replicated_net_1104), 
    .F0(\Controller_inst.NUM_DATA[3] ), .F1(\Controller_inst.NUM_DATA[4] ));
  Controller_inst_SLICE_2251 \Controller_inst.SLICE_2251 ( 
    .D1(\Controller_inst.NUM_DATA[5] ), .C1(\Controller_inst.n10_adj_2161 ), 
    .B1(\Controller_inst.int_FIFO_RHD2216_COUNT[5] ), 
    .D0(\Controller_inst.NUM_DATA[4] ), .C0(\Controller_inst.n8 ), 
    .A0(\Controller_inst.int_FIFO_RHD2216_COUNT[4] ), 
    .F0(\Controller_inst.n10_adj_2161 ), .F1(\Controller_inst.n12 ));
  Controller_inst_SLICE_2254 \Controller_inst.SLICE_2254 ( 
    .D1(\Controller_inst.NUM_DATA[6] ), .C1(maxfan_replicated_net_1104), 
    .D0(\Controller_inst.NUM_DATA[5] ), .B0(maxfan_replicated_net_1104), 
    .F0(\Controller_inst.NUM_DATA[5] ), .F1(\Controller_inst.NUM_DATA[6] ));
  Controller_inst_SLICE_2255 \Controller_inst.SLICE_2255 ( 
    .D1(\Controller_inst.int_FIFO_RHD2216_COUNT[7] ), 
    .C1(\Controller_inst.n14 ), .B1(\Controller_inst.NUM_DATA[7] ), 
    .D0(\Controller_inst.NUM_DATA[6] ), .C0(\Controller_inst.n12 ), 
    .B0(\Controller_inst.int_FIFO_RHD2216_COUNT[6] ), 
    .F0(\Controller_inst.n14 ), .F1(\Controller_inst.n16 ));
  Controller_inst_SLICE_2258 \Controller_inst.SLICE_2258 ( 
    .D1(\Controller_inst.NUM_DATA[17] ), .C1(maxfan_replicated_net_1104), 
    .D0(\Controller_inst.NUM_DATA[7] ), .B0(maxfan_replicated_net_1104), 
    .F0(\Controller_inst.NUM_DATA[7] ), .F1(\Controller_inst.NUM_DATA[17] ));
  Controller_inst_SLICE_2259 \Controller_inst.SLICE_2259 ( 
    .D1(\Controller_inst.NUM_DATA[20] ), .C1(\Controller_inst.NUM_DATA[18] ), 
    .B1(\Controller_inst.NUM_DATA[11] ), .A1(\Controller_inst.NUM_DATA[17] ), 
    .D0(\Controller_inst.NUM_DATA[18] ), .B0(o_reset_c), 
    .F0(\Controller_inst.NUM_DATA[18] ), .F1(\Controller_inst.n21878 ));
  Controller_inst_SLICE_2261 \Controller_inst.SLICE_2261 ( .D1(n11482), 
    .C1(\Controller_inst.n2697 ), .B1(n11489), .A1(n1378), 
    .D0(\Controller_inst.n16_adj_2164 ), .C0(\Controller_inst.n12_adj_2165 ), 
    .B0(\Controller_inst.n16015 ), .A0(n11482), .F0(\Controller_inst.n2697 ), 
    .F1(\Controller_inst.n18 ));
  Controller_inst_SLICE_2263 \Controller_inst.SLICE_2263 ( 
    .D1(\Controller_inst.n3 ), .C1(\Controller_inst.n35_adj_2167 ), 
    .B1(\Controller_inst.n21159 ), .A1(\Controller_inst.stm32_state[4] ), 
    .D0(\Controller_inst.stm32_state[4] ), .C0(\Controller_inst.n15523 ), 
    .B0(\Controller_inst.stm32_state[0] ), 
    .A0(\Controller_inst.stm32_state[1] ), .F0(\Controller_inst.n35_adj_2167 ), 
    .F1(\Controller_inst.n4_adj_2172 ));
  Controller_inst_SLICE_2265 \Controller_inst.SLICE_2265 ( 
    .D1(\Controller_inst.n30 ), .C1(\Controller_inst.n42_adj_2168 ), 
    .B1(\Controller_inst.stm32_state[0] ), 
    .A1(\Controller_inst.stm32_state[4] ), 
    .D0(\Controller_inst.stm32_state[4] ), 
    .C0(\Controller_inst.stm32_state[2] ), 
    .B0(\Controller_inst.stm32_state[1] ), 
    .A0(\Controller_inst.stm32_state[3] ), .F0(\Controller_inst.n42_adj_2168 ), 
    .F1(\Controller_inst.n3 ));
  Controller_inst_SLICE_2267 \Controller_inst.SLICE_2267 ( 
    .D1(\Controller_inst.stm32_state[2] ), 
    .C1(\Controller_inst.stm32_state[1] ), 
    .B1(\Controller_inst.stm32_state[3] ), 
    .A1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.stm32_state[1] ), 
    .C0(\Controller_inst.stm32_state[2] ), 
    .B0(\Controller_inst.stm32_state[0] ), 
    .A0(\Controller_inst.stm32_state[3] ), .F0(\Controller_inst.n44_adj_2171 ), 
    .F1(\Controller_inst.n21159 ));
  Controller_inst_SLICE_2268 \Controller_inst.SLICE_2268 ( 
    .D1(\Controller_inst.n44_adj_2171 ), .C1(n2154), 
    .B1(\Controller_inst.stm32_state[3] ), .A1(\Controller_inst.n21713 ), 
    .D0(o_Controller_Mode_c_0), .C0(o_Controller_Mode_c_1), .F0(n2154), 
    .F1(\Controller_inst.n21142 ));
  Controller_inst_SLICE_2269 \Controller_inst.SLICE_2269 ( 
    .D1(\Controller_inst.stm32_state[4] ), .C1(\Controller_inst.n11377 ), 
    .B1(\Controller_inst.stm32_state[2] ), 
    .A1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.stm32_state[1] ), 
    .C0(\Controller_inst.stm32_state[3] ), .F0(\Controller_inst.n11377 ), 
    .F1(\Controller_inst.n11466 ));
  Controller_inst_SLICE_2270 \Controller_inst.SLICE_2270 ( 
    .D1(\Controller_inst.n11466 ), .C1(\Controller_inst.n15550 ), 
    .B1(\Controller_inst.stm32_state[0] ), .A1(\Controller_inst.n4_adj_2150 ), 
    .D0(\Controller_inst.stm32_state[1] ), 
    .C0(\Controller_inst.stm32_state[3] ), .F0(\Controller_inst.n15550 ), 
    .F1(\Controller_inst.n21856 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2271 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2271 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24197 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24092 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22525 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24200 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2272 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2272 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24098 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22528 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24197 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2273 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2273 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[441] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24113 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[440] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[442] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[443] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24113 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24116 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2275 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2275 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24191 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[488] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[489] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[490] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[491] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24191 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24194 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2277 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2277 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[432] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24107 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[433] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[435] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[434] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24107 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24110 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2279 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2279 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[481] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24185 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[480] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[482] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[483] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24185 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24188 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2281 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2281 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[217] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24101 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[216] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[219] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[218] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24101 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24104 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2283 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2283 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[233] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24179 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[232] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[234] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[235] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24179 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24182 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2285 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2285 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[425] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24095 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[424] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[427] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[426] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24095 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24098 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2287 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2287 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24038 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22498 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24173 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2288 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2288 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22567 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24176 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24611 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22486 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22485 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24173 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24176 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24614 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2289 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2289 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[416] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24089 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[417] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[418] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[419] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24089 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24092 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2291 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2291 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[73] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24167 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[72] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[74] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[75] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24167 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24170 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2293 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2293 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[209] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24083 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[208] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[211] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[210] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24083 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24086 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2295 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2295 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22731 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22732 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24161 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2296 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2296 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24161 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22728 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22729 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24164 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2297 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2297 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[368] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24017 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[369] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[370] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[371] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24017 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24020 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2299 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2299 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22671 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22672 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24029 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2300 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2300 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24029 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22656 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22657 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24032 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2301 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2301 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[377] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24023 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[376] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[379] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[378] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24023 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24026 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2303 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2303 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[112] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24077 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[113] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[114] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[115] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24077 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24080 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2305 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2305 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[473] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24155 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[472] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[474] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[475] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24155 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24158 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2307 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2307 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[193] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24977 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[192] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[194] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[195] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24977 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22485 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2309 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2309 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[197] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24971 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[196] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[198] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[199] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24971 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22486 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2311 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2311 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[373] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24965 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[372] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[374] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[375] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24965 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22489 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2313 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2313 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[380] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24959 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[381] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[382] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[383] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24959 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22492 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2315 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2315 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24542 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24476 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24953 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2316 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2316 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24032 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22495 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24560 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24452 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24953 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22495 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24383 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2317 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2317 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[205] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24947 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[204] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[207] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[206] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24947 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22498 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2319 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2319 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[41] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24941 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[40] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[43] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[42] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24941 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22731 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2321 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2321 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[389] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24935 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[388] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[391] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[390] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24935 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22501 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2323 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2323 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[397] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24929 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[396] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[399] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[398] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24929 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22504 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2325 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2325 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24026 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22492 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24923 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2326 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2326 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24056 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24926 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22489 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24020 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24923 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24926 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22508 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2327 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2327 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[405] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24917 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[404] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[406] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[407] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24917 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22510 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2329 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2329 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[413] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24911 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[412] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[415] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[414] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24911 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22513 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2331 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2331 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[69] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24905 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[68] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[71] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[70] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24905 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24908 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2333 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2333 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[117] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24899 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[116] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[119] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[118] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24899 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22519 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2335 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2335 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[213] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24893 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[212] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[215] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[214] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24893 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22522 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2337 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2337 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[421] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24887 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[420] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[422] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[423] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24887 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22525 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2339 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2339 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[429] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24881 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[428] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[430] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[431] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24881 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22528 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2341 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2341 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[221] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24875 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[220] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[222] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[223] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24875 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22531 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2343 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2343 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[437] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24869 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[436] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[438] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[439] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24869 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22534 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2345 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2345 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[445] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24863 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[444] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[446] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[447] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24863 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22537 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2347 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2347 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[125] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24857 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[124] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[127] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[126] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24857 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22540 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2349 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2349 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24068 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22513 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24851 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2350 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2350 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24851 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24062 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22510 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22543 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2351 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2351 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[453] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24845 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[452] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[455] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[454] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24845 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22546 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2353 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2353 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[461] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24839 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[460] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[462] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[463] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24839 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22549 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2355 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2355 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[229] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24833 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[228] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[231] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[230] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24833 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22552 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2357 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2357 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[469] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24827 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[468] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[470] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[471] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24827 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22555 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2359 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2359 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[477] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24821 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[476] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[479] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[478] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24821 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22558 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2361 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2361 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24392 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24608 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24815 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2362 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2362 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24164 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22561 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24815 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24284 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24692 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22561 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24353 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2363 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2363 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[77] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24809 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[76] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[78] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[79] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24809 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24812 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2365 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2365 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24104 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22531 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24803 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2366 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2366 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22522 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24086 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24803 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22567 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2367 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2367 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[237] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24797 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[236] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[238] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[239] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24797 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22570 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2369 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2369 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[485] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24791 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[484] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[487] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[486] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24791 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22573 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2371 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2371 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[492] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24785 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[493] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[495] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[494] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24785 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22576 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2373 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2373 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24116 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22537 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24779 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2374 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2374 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24200 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22579 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22534 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24110 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24779 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22579 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24461 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2375 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2375 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[501] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24773 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[500] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[503] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[502] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24773 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22582 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2377 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2377 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[132] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24767 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[133] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[134] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[135] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24767 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22588 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2379 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2379 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[245] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24761 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[244] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[247] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[246] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24761 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22591 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2381 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2381 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[252] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24755 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[253] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[255] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[254] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24755 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22594 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2383 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2383 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24122 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22540 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24749 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2384 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2384 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24236 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24752 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24749 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24080 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22519 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24752 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22598 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2385 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2385 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[140] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24743 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[141] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[142] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[143] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24743 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22600 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2387 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2387 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24158 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22558 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24737 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2388 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2388 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24737 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24152 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22555 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22603 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2389 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2389 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[261] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24731 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[260] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[262] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[263] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24731 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22606 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2391 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2391 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22594 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24230 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24725 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2392 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2392 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24260 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22609 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22591 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24224 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24725 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22609 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24611 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2393 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2393 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[269] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24719 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[268] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[270] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[271] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24719 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22612 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2395 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2395 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24212 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22585 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24713 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2396 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2396 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22615 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24272 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22582 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24206 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24713 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22615 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24545 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2397 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2397 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[33] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24707 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[32] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[34] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[35] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24707 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22728 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2399 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2399 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[104] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24701 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[105] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[106] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[107] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24701 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22719 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2401 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2401 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[29] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24695 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[28] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[30] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[31] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24695 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24698 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2403 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2403 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[53] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24689 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[52] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[54] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[55] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24689 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24692 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2405 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2405 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[85] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24683 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[84] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[86] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[87] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24683 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24686 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2407 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2407 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[148] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24677 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[149] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[150] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[151] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24677 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22627 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2409 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2409 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[277] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24671 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[276] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[279] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[278] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24671 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22630 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2411 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2411 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[285] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24665 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[284] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[287] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[286] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24665 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22633 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2413 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2413 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[157] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24659 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[156] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[159] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[158] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24659 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22636 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2415 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2415 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[293] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24653 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[292] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[295] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[294] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24653 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22639 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2417 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2417 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[301] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24647 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[300] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[303] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[302] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24647 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22642 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2419 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2419 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[93] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24641 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[92] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[94] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[95] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24641 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24644 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2421 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2421 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22633 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24308 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24635 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2422 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2422 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24635 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24302 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22630 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22648 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2423 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2423 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[309] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24629 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[308] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[310] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[311] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24629 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22654 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2425 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2425 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[165] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24623 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[164] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[167] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[166] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24623 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22657 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2427 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2427 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[317] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24617 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[316] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[319] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[318] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24617 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22660 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2431 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2431 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24605 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[61] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[60] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[63] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[62] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24605 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24608 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2433 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2433 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22636 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24314 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24599 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2434 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2434 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22627 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24296 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24599 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22669 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2435 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2435 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[173] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24593 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[172] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[174] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[175] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24593 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22672 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2437 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2437 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[325] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24587 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[324] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[327] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[326] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24587 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24590 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2439 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2439 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[333] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24581 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[332] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[335] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[334] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24581 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24584 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2441 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2441 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24380 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22660 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24575 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2442 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2442 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24422 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22681 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24575 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24362 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22654 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22681 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24425 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2443 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2443 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[341] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24569 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[340] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[342] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[343] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24569 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24572 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2445 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2445 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[100] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24563 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[101] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[102] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[103] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24563 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22690 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2447 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2447 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[181] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24557 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[180] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[182] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[183] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24557 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24560 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2449 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2449 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[349] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24551 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[348] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[351] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[350] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24551 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24554 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2452 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2452 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22603 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24248 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24545 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22546 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24134 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24245 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24248 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24548 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2453 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2453 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[189] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24539 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[188] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[191] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[190] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24539 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24542 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2455 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2455 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[356] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24533 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[357] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[359] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[358] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24533 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22705 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2457 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2457 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[365] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24527 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[364] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[367] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[366] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24527 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22708 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2459 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2459 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[13] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24521 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[12] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[14] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[15] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24521 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24524 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2461 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2461 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22625 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22646 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24338 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24644 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22646 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24515 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2462 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2462 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22565 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22517 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24515 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24074 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24908 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22517 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24518 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2463 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2463 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[109] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24509 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[108] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[110] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[111] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24509 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22720 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2465 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2465 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[9] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24503 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[8] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[11] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[10] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24503 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24506 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2467 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2467 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[361] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24497 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[360] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[363] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[362] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24497 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22707 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2469 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2469 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[353] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24491 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[352] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[354] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[355] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24491 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22704 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2471 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2471 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22688 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22697 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24458 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24554 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22697 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24485 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2472 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2472 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22676 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24485 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22679 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24410 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24590 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22676 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24488 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2473 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2473 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22685 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22700 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24464 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24548 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22700 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24479 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2474 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2474 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22652 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22664 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24479 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24386 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24614 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22664 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24482 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2475 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2475 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[185] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24473 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[184] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[187] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[186] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24473 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24476 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2477 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2477 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[37] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24467 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[36] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[38] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[39] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24467 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22729 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2480 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2480 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22543 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24128 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24461 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24125 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24044 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22501 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24128 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24464 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2481 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2481 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[345] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24455 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[344] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[347] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[346] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24455 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24458 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2483 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2483 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[176] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24449 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[177] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[178] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[179] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24449 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24452 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2485 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2485 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[97] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24443 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[96] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[99] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[98] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24443 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22689 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2487 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2487 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[45] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24437 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[44] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[47] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[46] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24437 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22732 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2489 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2489 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[337] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24431 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[336] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[338] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[339] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24431 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24434 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2492 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2492 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22648 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24350 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24425 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24347 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24254 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22606 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24350 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24428 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2493 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2493 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24326 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22642 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24419 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2494 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2494 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24419 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24320 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22639 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24422 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2495 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2495 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[329] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24413 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[328] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[330] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[331] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24413 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24416 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2497 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2497 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[321] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24407 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[320] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[322] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[323] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24407 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24410 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2499 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2499 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[169] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24401 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[168] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[170] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[171] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24401 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22671 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2501 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2501 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[465] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24149 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[464] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[467] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[466] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24149 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24152 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2503 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2503 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[64] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24071 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[65] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[66] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[67] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24071 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24074 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2505 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2505 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24242 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22600 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24395 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2506 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2506 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22669 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22668 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24383 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22588 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24218 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24395 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22668 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24386 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2507 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2507 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[57] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24389 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[56] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[58] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[59] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24389 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24392 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2511 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2511 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[313] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24377 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[312] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[315] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[314] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24377 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24380 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2513 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2513 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[161] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24371 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[160] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[162] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[163] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24371 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22656 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2515 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2515 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[409] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24065 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[408] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[411] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[410] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24065 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24068 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2517 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2517 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[225] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24143 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[224] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[227] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[226] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24143 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24146 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2519 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2519 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19_adj_2144 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[20] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[21] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n19_adj_2144 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24365 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2520 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2520 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24365 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[17] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[16] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24368 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2521 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2521 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[304] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24359 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[305] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[306] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[307] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24359 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24362 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2524 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2524 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22714 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22713 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24353 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24356 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2525 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2525 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24266 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22612 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24347 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2527 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2527 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[89] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24335 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[88] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[90] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[91] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24335 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24338 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2529 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2529 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n5 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n4 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[4] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[5] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n4 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24329 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2530 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2530 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24329 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n2 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[3] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n2 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24332 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2531 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2531 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[297] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24323 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[296] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[298] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[299] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24323 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24326 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2533 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2533 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24059 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[400] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[401] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[402] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[403] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24059 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24062 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2535 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2535 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[289] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24317 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[288] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[290] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[291] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24317 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24320 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2537 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2537 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[457] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24137 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[456] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[458] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[459] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24137 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24140 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2539 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2539 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[153] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24311 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[152] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[155] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[154] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24311 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24314 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2541 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2541 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[281] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24305 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[280] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[282] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[283] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24305 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24308 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2543 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2543 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[273] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24299 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[272] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[274] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[275] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24299 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24302 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2545 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2545 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[145] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24293 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[144] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[146] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[147] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24293 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24296 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2547 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2547 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22708 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22707 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24053 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2548 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2548 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22705 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22704 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24053 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24056 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2549 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2549 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[448] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24131 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[449] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[450] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[451] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24131 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24134 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2551 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2551 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[81] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24287 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[80] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[82] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[83] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24287 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24290 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2553 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2553 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[49] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24281 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[48] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[51] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[50] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24281 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24284 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2555 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2555 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[25] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24275 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[24] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[26] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[27] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24275 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24278 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2557 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2557 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24194 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22576 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24269 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2558 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2558 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22573 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24188 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24269 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24272 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2559 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2559 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[265] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24263 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[264] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[267] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[266] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24263 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24266 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2561 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2561 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24182 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22570 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24257 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2562 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2562 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22552 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24146 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24257 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24260 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2563 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2563 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[257] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24251 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[256] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[259] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[258] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24251 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24254 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2565 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2565 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22549 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24140 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24245 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2567 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2567 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[137] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24239 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[136] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[138] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[139] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24239 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24242 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2569 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2569 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22719 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22720 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24233 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2570 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2570 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22690 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22689 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24233 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24236 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2571 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2571 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[249] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24227 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[248] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[251] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[250] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24227 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24230 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2573 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2573 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[241] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24221 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[240] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[242] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[243] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24221 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24224 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2575 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2575 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[393] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24047 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[392] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[394] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[395] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24047 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24050 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2577 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2577 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24050 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22504 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24125 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2579 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2579 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[385] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24041 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[384] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[387] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[386] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24041 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24044 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2581 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2581 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24215 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[128] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[129] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[131] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[130] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24215 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24218 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2583 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2583 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[505] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24209 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[504] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[506] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[507] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24209 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24212 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2585 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2585 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[121] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24119 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[120] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[123] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[122] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24119 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24122 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2587 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2587 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[497] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24203 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[496] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[498] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[499] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24203 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24206 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2589 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2589 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[201] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24035 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[200] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[203] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[202] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24035 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24038 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_2591 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_2591 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[1] ), 
    .C1(\Controller_inst.n13523 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[2] ), 
    .A1(\Controller_inst.n59 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n5 ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[1] ), 
    .F0(\Controller_inst.n13523 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n11677 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2593 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_2593 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1871[0] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[11] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[10] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n24341 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1871[0] )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2594 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_2594 
    ( 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n24344 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n24341 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[8] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Byte[9] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n24344 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n22751 )
    );
  SLICE_2595 SLICE_2595( .D1(n20_adj_2346), .C1(n33), .B1(n19), .A1(n21), 
    .D0(\reset_counter[25] ), .C0(\reset_counter[16] ), 
    .B0(\reset_counter[12] ), .A0(\reset_counter[21] ), .F0(n33), .F1(n11289));
  SLICE_2597 SLICE_2597( .D1(n33), .C1(n36), .B1(\reset_counter[13] ), 
    .A1(\reset_counter[9] ), .D0(\reset_counter[22] ), 
    .C0(\reset_counter[17] ), .B0(\reset_counter[19] ), .F0(n36), .F1(n22745));
  SLICE_2599 SLICE_2599( .D1(\reset_counter[27] ), .C1(\reset_counter[14] ), 
    .B1(\reset_counter[18] ), .A1(\reset_counter[8] ), 
    .D0(\reset_counter[25] ), .C0(\reset_counter[18] ), 
    .B0(\reset_counter[16] ), .A0(\reset_counter[21] ), .F0(n16), 
    .F1(n20_adj_2346));
  SLICE_2600 SLICE_2600( .D1(\reset_counter[14] ), .C1(n17), 
    .B1(\reset_counter[8] ), .A1(n16), .D0(\reset_counter[12] ), 
    .C0(\reset_counter[7] ), .B0(\reset_counter[9] ), .A0(\reset_counter[13] ), 
    .F0(n17), .F1(n20621));
  SLICE_2601 SLICE_2601( .D1(\reset_counter[18] ), .C1(n15), 
    .B1(\reset_counter[15] ), .A1(\reset_counter[7] ), .D0(\reset_counter[8] ), 
    .C0(\reset_counter[14] ), .F0(n15), .F1(n16_adj_2345));
  SLICE_2603 SLICE_2603( .D1(n20621), .C1(n10), .B1(\reset_counter[15] ), 
    .A1(\reset_counter[19] ), .D0(\reset_counter[22] ), 
    .C0(\reset_counter[17] ), .F0(n10), .F1(n22743));
  SLICE_2605 SLICE_2605( .D1(\reset_counter[1] ), .C1(\reset_counter[9] ), 
    .B1(\reset_counter[26] ), .A1(\reset_counter[15] ), 
    .D0(\reset_counter[11] ), .C0(\reset_counter[1] ), .F0(n21817), 
    .F1(n10_adj_2348));
  SLICE_2606 SLICE_2606( .D1(n21817), .C1(n21858), .B1(\reset_counter[20] ), 
    .A1(\reset_counter[3] ), .D0(\reset_counter[5] ), .C0(\reset_counter[24] ), 
    .B0(\reset_counter[4] ), .A0(\reset_counter[0] ), .F0(n21858), .F1(n21888));
  SLICE_2607 SLICE_2607( .D1(n21866), .C1(n20), .B1(n21888), 
    .A1(\reset_counter[27] ), .D0(n22745), .C0(n16_adj_2345), .B0(n22743), 
    .A0(\reset_counter[26] ), .F0(n20), .F1(n4391));
  SLICE_2609 SLICE_2609( .D1(n9), .C1(n14), .B1(n10), .A1(\reset_counter[15] ), 
    .D0(\reset_counter[19] ), .C0(n11289), .B0(\reset_counter[9] ), 
    .A0(\reset_counter[26] ), .F0(n14), .F1(o_reset_c_N_2069));
  SLICE_2611 SLICE_2611( .D0(rhd_done_config), .C0(n56), 
    .B0(o_Controller_Mode_c_0), .A0(o_Controller_Mode_c_1), .F0(n6891));
  SLICE_2612 SLICE_2612( .D1(\rhd_state[0] ), .C1(n7791), .A1(\rhd_state[1] ), 
    .D0(\Controller_inst.n20651 ), .C0(\Controller_inst.n48 ), 
    .B0(\Controller_inst.n47_adj_2210 ), .A0(\Controller_inst.rhd_index[31] ), 
    .F0(n7791), .F1(n56));
  SLICE_2613 SLICE_2613( .D1(o_Controller_Mode_c_0), 
    .D0(o_Controller_Mode_c_1), .C0(n11489), .B0(n11482), 
    .A0(o_Controller_Mode_c_0), .F0(n4_adj_2347), .F1(\Controller_inst.n6922 ));
  Controller_inst_SLICE_2614 \Controller_inst.SLICE_2614 ( 
    .D1(\Controller_inst.stm32_state[2] ), .C1(\Controller_inst.n11450 ), 
    .B1(\Controller_inst.stm32_state[0] ), 
    .A1(\Controller_inst.stm32_state[4] ), 
    .D0(\Controller_inst.stm32_state[1] ), 
    .B0(\Controller_inst.stm32_state[3] ), .F0(\Controller_inst.n11450 ), 
    .F1(n11482));
  SLICE_2615 SLICE_2615( .D1(rhd_done_config), .C1(n4), .B1(n7791), .A1(n2154), 
    .D0(\rhd_state[0] ), .C0(o_Controller_Mode_c_0), .B0(\rhd_state[1] ), 
    .A0(o_Controller_Mode_c_1), .F0(n4), .F1(n5));
  SLICE_2617 SLICE_2617( .D1(n11289), .C1(n12), .B1(\reset_counter[0] ), 
    .A1(\reset_counter[2] ), .D0(\reset_counter[13] ), .C0(o_reset_c_N_2069), 
    .B0(\reset_counter[4] ), .A0(\reset_counter[3] ), .F0(n12), .F1(n20691));
  SLICE_2619 SLICE_2619( .D1(i_RHD2132_SPI_MISO_c), .C1(int_RHD2132_SPI_MISO), 
    .B1(o_Controller_Mode_c_1), .C0(n11457), .B0(o_Controller_Mode_c_0), 
    .A0(o_Controller_Mode_c_1), .F0(n6889), .F1(int_RHD2132_SPI_MISO));
  Controller_inst_SLICE_2620 \Controller_inst.SLICE_2620 ( 
    .D1(\Controller_inst.stm32_state[1] ), .C1(\Controller_inst.n11445 ), 
    .B1(\Controller_inst.stm32_state[3] ), 
    .D0(\Controller_inst.stm32_state[4] ), 
    .C0(\Controller_inst.stm32_state[2] ), 
    .B0(\Controller_inst.stm32_state[0] ), .F0(\Controller_inst.n11445 ), 
    .F1(n11457));
  SLICE_2621 SLICE_2621( .D1(o_RHD2132_SPI_CS_n_c), 
    .C1(o_RHD2216_SPI_CS_n_c_N_2067), .B1(o_Controller_Mode_c_1), 
    .A1(o_Controller_Mode_c_0), .D0(n1378), .C0(n10501), 
    .B0(o_Controller_Mode_c_0), .A0(o_Controller_Mode_c_1), .F0(n11664), 
    .F1(o_RHD2132_SPI_CS_n_c));
  Controller_inst_SLICE_2622 \Controller_inst.SLICE_2622 ( 
    .D1(\Controller_inst.stm32_state[2] ), .C1(n1378), 
    .B1(\Controller_inst.stm32_state[1] ), 
    .A1(\Controller_inst.stm32_state[3] ), .D0(\Controller_inst.n50 ), 
    .C0(\Controller_inst.n46 ), .B0(\Controller_inst.n45 ), 
    .A0(\Controller_inst.stm32_counter[31] ), .F0(n1378), 
    .F1(\Controller_inst.n29_adj_2170 ));
  Controller_inst_SLICE_2623 \Controller_inst.SLICE_2623 ( 
    .D1(\Controller_inst.n15628 ), .C1(\Controller_inst.n22759 ), 
    .B1(\Controller_inst.stm32_state[4] ), 
    .A1(\Controller_inst.stm32_state[1] ), 
    .D0(\Controller_inst.stm32_state[2] ), 
    .C0(\Controller_inst.stm32_state[3] ), 
    .A0(\Controller_inst.stm32_state[0] ), .F0(\Controller_inst.n22759 ), 
    .F1(n10501));
  Controller_inst_SLICE_2625 \Controller_inst.SLICE_2625 ( 
    .D1(\Controller_inst.n4_c ), .C1(\Controller_inst.n11448 ), 
    .B1(\Controller_inst.first_rhd2216_packet ), .A1(\Controller_inst.n1362 ), 
    .D0(\Controller_inst.n11445 ), .C0(\Controller_inst.stm32_state[1] ), 
    .B0(\Controller_inst.stm32_state[3] ), .F0(\Controller_inst.n11448 ), 
    .F1(\Controller_inst.n6 ));
  Controller_inst_SLICE_2626 \Controller_inst.SLICE_2626 ( 
    .D1(\Controller_inst.stm32_state[4] ), .C1(\Controller_inst.n11377 ), 
    .B1(\Controller_inst.stm32_state[2] ), 
    .A1(\Controller_inst.stm32_state[0] ), .D0(\Controller_inst.n11377 ), 
    .C0(\Controller_inst.stm32_state[4] ), 
    .B0(\Controller_inst.stm32_state[0] ), 
    .A0(\Controller_inst.stm32_state[2] ), .F0(\Controller_inst.n4_c ), 
    .F1(\Controller_inst.n11473 ));
  Controller_inst_SLICE_2627 \Controller_inst.SLICE_2627 ( 
    .D1(\Controller_inst.stm32_state[3] ), .C1(\Controller_inst.n4_adj_2150 ), 
    .B1(\Controller_inst.stm32_state[0] ), 
    .A1(\Controller_inst.stm32_state[1] ), 
    .D0(\Controller_inst.stm32_state[4] ), 
    .C0(\Controller_inst.stm32_state[2] ), .F0(\Controller_inst.n4_adj_2150 ), 
    .F1(n11489));
  Controller_inst_SLICE_2629 \Controller_inst.SLICE_2629 ( 
    .D1(\Controller_inst.stm32_state[2] ), .C1(\Controller_inst.n15557 ), 
    .B1(n1378), .A1(\Controller_inst.n21152 ), .D0(n11489), .C0(n11482), 
    .F0(\Controller_inst.n15557 ), .F1(\Controller_inst.n5_c ));
  Controller_inst_SLICE_2630 \Controller_inst.SLICE_2630 ( 
    .D0(\Controller_inst.first_rhd2216_packet ), .C0(\Controller_inst.n21147 ), 
    .B0(\Controller_inst.n11468 ), .A0(\Controller_inst.n15550 ), 
    .F0(\Controller_inst.n21152 ));
  Controller_inst_SLICE_2631 \Controller_inst.SLICE_2631 ( 
    .D1(\Controller_inst.n11445 ), .C1(\Controller_inst.n11478 ), 
    .B1(\Controller_inst.stm32_state[1] ), 
    .A1(\Controller_inst.stm32_state[3] ), 
    .D0(\Controller_inst.stm32_state[0] ), 
    .C0(\Controller_inst.stm32_state[4] ), 
    .A0(\Controller_inst.stm32_state[2] ), .F0(\Controller_inst.n11478 ), 
    .F1(\Controller_inst.n15947 ));
  Controller_inst_SLICE_2633 \Controller_inst.SLICE_2633 ( 
    .DI1(\Controller_inst.n167[4] ), .D1(\Controller_inst.n133_adj_2341[4] ), 
    .C1(n1378), .D0(\Controller_inst.n15557 ), .C0(\Controller_inst.n2697 ), 
    .B0(n1378), .A0(\Controller_inst.stm32_state[1] ), .CE(n4_adj_2347), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.n28_adj_2238 ), .F0(\Controller_inst.n6_adj_2154 ), 
    .F1(\Controller_inst.n167[4] ));
  Controller_inst_SLICE_2635 \Controller_inst.SLICE_2635 ( 
    .D1(\Controller_inst.stm32_counter[15] ), .C1(\Controller_inst.n40 ), 
    .B1(\Controller_inst.stm32_counter[12] ), 
    .D0(\Controller_inst.stm32_counter[7] ), 
    .C0(\Controller_inst.stm32_counter[10] ), 
    .B0(\Controller_inst.stm32_counter[22] ), 
    .A0(\Controller_inst.stm32_counter[5] ), .F0(\Controller_inst.n40 ), 
    .F1(\Controller_inst.n46 ));
  Controller_inst_SLICE_2637 \Controller_inst.SLICE_2637 ( 
    .DI1(\Controller_inst.n167[11] ), .D1(\Controller_inst.n133_adj_2341[11] ), 
    .C1(n1378), .D0(\Controller_inst.stm32_counter[9] ), 
    .C0(\Controller_inst.stm32_counter[11] ), 
    .B0(\Controller_inst.stm32_counter[17] ), 
    .A0(\Controller_inst.stm32_counter[6] ), .CE(n4_adj_2347), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.stm32_counter[11] ), .F0(\Controller_inst.n44 ), 
    .F1(\Controller_inst.n167[11] ));
  Controller_inst_SLICE_2638 \Controller_inst.SLICE_2638 ( 
    .D1(\Controller_inst.n44 ), .C1(\Controller_inst.n41 ), 
    .B1(\Controller_inst.n42 ), .A1(\Controller_inst.n43 ), 
    .D0(\Controller_inst.stm32_counter[16] ), 
    .C0(\Controller_inst.stm32_counter[27] ), 
    .B0(\Controller_inst.stm32_counter[28] ), 
    .A0(\Controller_inst.stm32_counter[29] ), .F0(\Controller_inst.n41 ), 
    .F1(\Controller_inst.n50 ));
  Controller_inst_SLICE_2639 \Controller_inst.SLICE_2639 ( 
    .D1(\Controller_inst.int_RHD2216_TX_DV ), .C1(\Controller_inst.n2245 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n10_adj_2135 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n42 ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , .F0(\Controller_inst.n2245 ), .F1(\Controller_inst.n17111 ));
  Controller_inst_SLICE_2641 \Controller_inst.SLICE_2641 ( 
    .D1(\Controller_inst.n11473 ), .C1(\Controller_inst.n11453 ), 
    .B1(\Controller_inst.n15947 ), .A1(\Controller_inst.n4_c ), 
    .D0(\Controller_inst.stm32_state[3] ), .C0(\Controller_inst.n11445 ), 
    .A0(\Controller_inst.stm32_state[1] ), .F0(\Controller_inst.n11453 ), 
    .F1(\Controller_inst.n16015 ));
  Controller_inst_SLICE_2644 \Controller_inst.SLICE_2644 ( 
    .D1(\Controller_inst.n15550 ), .C1(\Controller_inst.n15902 ), 
    .B1(\Controller_inst.stm32_state[4] ), 
    .A1(\Controller_inst.stm32_state[0] ), .D0(\Controller_inst.n11445 ), 
    .C0(\Controller_inst.n11466 ), .B0(\Controller_inst.stm32_state[1] ), 
    .A0(\Controller_inst.stm32_state[3] ), .F0(\Controller_inst.n15902 ), 
    .F1(\Controller_inst.n12_adj_2165 ));
  Controller_inst_SLICE_2646 \Controller_inst.SLICE_2646 ( 
    .D0(\Controller_inst.n11448 ), .C0(\Controller_inst.n10 ), 
    .B0(\Controller_inst.n11471 ), .A0(n11489), 
    .F0(\Controller_inst.n16_adj_2164 ));
  Controller_inst_SLICE_2648 \Controller_inst.SLICE_2648 ( 
    .D0(\Controller_inst.n42_adj_2168 ), .C0(\Controller_inst.n29_adj_2170 ), 
    .B0(\Controller_inst.stm32_state[4] ), .F0(\Controller_inst.n22755 ));
  Controller_inst_SLICE_2650 \Controller_inst.SLICE_2650 ( 
    .D1(\Controller_inst.n11445 ), .C1(\Controller_inst.n1354 ), 
    .B1(\Controller_inst.stm32_state[1] ), 
    .A1(\Controller_inst.stm32_state[3] ), .D0(\Controller_inst.n21922 ), 
    .C0(\Controller_inst.n46_adj_2199 ), .B0(\Controller_inst.n21926 ), 
    .A0(\Controller_inst.n162[30] ), .F0(\Controller_inst.n1354 ), 
    .F1(\Controller_inst.n21147 ));
  Controller_inst_SLICE_2651 \Controller_inst.SLICE_2651 ( 
    .D1(\Controller_inst.stm32_state[3] ), 
    .C1(\Controller_inst.stm32_state[2] ), 
    .A1(\Controller_inst.stm32_state[0] ), 
    .D0(\Controller_inst.stm32_state[3] ), .C0(\Controller_inst.n21109 ), 
    .B0(\Controller_inst.stm32_state[0] ), 
    .A0(\Controller_inst.stm32_state[1] ), .F0(\Controller_inst.n21110 ), 
    .F1(\Controller_inst.n15628 ));
  Controller_inst_SLICE_2652 \Controller_inst.SLICE_2652 ( .D1(\rhd_state[1] ), 
    .C1(o_Controller_Mode_c_0), .A1(o_Controller_Mode_c_1), 
    .D0(o_Controller_Mode_c_1), .C0(\Controller_inst.n4_adj_2172 ), 
    .B0(o_Controller_Mode_c_0), .A0(\Controller_inst.n21110 ), 
    .F0(\Controller_inst.n20891 ), .F1(\Controller_inst.n12469 ));
  Controller_inst_SLICE_2653 \Controller_inst.SLICE_2653 ( 
    .D1(\Controller_inst.n15902 ), 
    .C1(\Controller_inst.int_STM32_TX_Ready_N_2091 ), 
    .B1(\Controller_inst.n11447 ), .A1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1756[0] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n1756[1] ), 
    .F0(\Controller_inst.int_STM32_TX_Ready_N_2091 ), 
    .F1(\Controller_inst.n6_adj_2173 ));
  Controller_inst_SLICE_2655 \Controller_inst.SLICE_2655 ( 
    .D1(\Controller_inst.full_cycle_count[25] ), 
    .C1(\Controller_inst.n18_adj_2176 ), 
    .B1(\Controller_inst.full_cycle_count[23] ), 
    .A1(\Controller_inst.full_cycle_count[14] ), 
    .D0(\Controller_inst.full_cycle_count[21] ), 
    .C0(\Controller_inst.full_cycle_count[22] ), 
    .F0(\Controller_inst.n18_adj_2176 ), .F1(\Controller_inst.n30_adj_2177 ));
  Controller_inst_SLICE_2657 \Controller_inst.SLICE_2657 ( 
    .D1(\Controller_inst.full_cycle_count[17] ), 
    .C1(\Controller_inst.full_cycle_count[30] ), 
    .B1(\Controller_inst.full_cycle_count[19] ), 
    .A1(\Controller_inst.full_cycle_count[29] ), 
    .D0(\Controller_inst.full_cycle_count[18] ), 
    .C0(\Controller_inst.full_cycle_count[26] ), 
    .B0(\Controller_inst.full_cycle_count[20] ), 
    .A0(\Controller_inst.full_cycle_count[27] ), .F0(\Controller_inst.n28 ), 
    .F1(\Controller_inst.n27_adj_2179 ));
  Controller_inst_SLICE_2658 \Controller_inst.SLICE_2658 ( 
    .D1(\Controller_inst.n20659 ), .C1(\Controller_inst.n20715 ), 
    .B1(\Controller_inst.full_cycle_count[13] ), 
    .A1(\Controller_inst.full_cycle_count[31] ), .D0(\Controller_inst.n28 ), 
    .C0(\Controller_inst.n30_adj_2177 ), .B0(\Controller_inst.n27_adj_2179 ), 
    .A0(\Controller_inst.n29_adj_2178 ), .F0(\Controller_inst.n20715 ), 
    .F1(\Controller_inst.n7847 ));
  Controller_inst_SLICE_2659 \Controller_inst.SLICE_2659 ( 
    .D1(\Controller_inst.full_cycle_count[7] ), .C1(\Controller_inst.n20640 ), 
    .B1(\Controller_inst.full_cycle_count[4] ), 
    .D0(\Controller_inst.full_cycle_count[0] ), 
    .C0(\Controller_inst.full_cycle_count[1] ), 
    .B0(\Controller_inst.full_cycle_count[3] ), 
    .A0(\Controller_inst.full_cycle_count[2] ), .F0(\Controller_inst.n20640 ), 
    .F1(\Controller_inst.n8_adj_2180 ));
  Controller_inst_SLICE_2661 \Controller_inst.SLICE_2661 ( 
    .D0(\Controller_inst.full_cycle_count[9] ), 
    .C0(\Controller_inst.full_cycle_count[8] ), 
    .F0(\Controller_inst.n6_adj_2181 ));
  Controller_inst_SLICE_2662 \Controller_inst.SLICE_2662 ( 
    .D1(\Controller_inst.n6_adj_2181 ), .C1(\Controller_inst.n5_adj_2182 ), 
    .B1(\Controller_inst.full_cycle_count[11] ), 
    .A1(\Controller_inst.full_cycle_count[12] ), 
    .D0(\Controller_inst.full_cycle_count[10] ), 
    .C0(\Controller_inst.n8_adj_2180 ), 
    .B0(\Controller_inst.full_cycle_count[5] ), 
    .A0(\Controller_inst.full_cycle_count[6] ), 
    .F0(\Controller_inst.n5_adj_2182 ), .F1(\Controller_inst.n20659 ));
  Controller_inst_SLICE_2663 \Controller_inst.SLICE_2663 ( 
    .D1(\Controller_inst.n11445 ), .C1(\Controller_inst.stm32_state[1] ), 
    .A1(\Controller_inst.stm32_state[3] ), 
    .D0(\Controller_inst.stm32_state[3] ), .C0(\Controller_inst.n11445 ), 
    .B0(\Controller_inst.stm32_state[1] ), .A0(\Controller_inst.n11468 ), 
    .F0(\Controller_inst.n7 ), .F1(\Controller_inst.n11447 ));
  Controller_inst_SLICE_2664 \Controller_inst.SLICE_2664 ( 
    .D1(\Controller_inst.stm32_state[1] ), .C1(\Controller_inst.n11468 ), 
    .B1(\Controller_inst.n11478 ), .A1(\Controller_inst.stm32_state[3] ), 
    .D0(\Controller_inst.stm32_state[4] ), 
    .C0(\Controller_inst.stm32_state[2] ), 
    .B0(\Controller_inst.stm32_state[0] ), .F0(\Controller_inst.n11468 ), 
    .F1(\Controller_inst.n10 ));
  Controller_inst_SLICE_2665 \Controller_inst.SLICE_2665 ( 
    .D1(\Controller_inst.n162[2] ), .C1(\Controller_inst.n6_adj_2186 ), 
    .B1(\Controller_inst.int_FIFO_RHD2216_COUNT[3] ), 
    .D0(\Controller_inst.n162[1] ), .C0(\Controller_inst.n4_adj_2166 ), 
    .B0(\Controller_inst.int_FIFO_RHD2216_COUNT[2] ), 
    .F0(\Controller_inst.n6_adj_2186 ), .F1(\Controller_inst.n8_adj_2187 ));
  Controller_inst_SLICE_2667 \Controller_inst.SLICE_2667 ( 
    .D1(\Controller_inst.int_FIFO_RHD2216_COUNT[5] ), 
    .C1(\Controller_inst.n10_adj_2189 ), .A1(\Controller_inst.n162[4] ), 
    .D0(\Controller_inst.n162[3] ), .C0(\Controller_inst.n8_adj_2187 ), 
    .B0(\Controller_inst.int_FIFO_RHD2216_COUNT[4] ), 
    .F0(\Controller_inst.n10_adj_2189 ), .F1(\Controller_inst.n12_adj_2191 ));
  Controller_inst_SLICE_2669 \Controller_inst.SLICE_2669 ( 
    .D1(\Controller_inst.n162[6] ), .C1(\Controller_inst.n14_adj_2192 ), 
    .B1(\Controller_inst.int_FIFO_RHD2216_COUNT[7] ), 
    .D0(\Controller_inst.n162[5] ), .C0(\Controller_inst.n12_adj_2191 ), 
    .A0(\Controller_inst.int_FIFO_RHD2216_COUNT[6] ), 
    .F0(\Controller_inst.n14_adj_2192 ), .F1(\Controller_inst.n16_adj_2193 ));
  Controller_inst_SLICE_2671 \Controller_inst.SLICE_2671 ( 
    .D1(\Controller_inst.n25_adj_2149 ), .C1(\Controller_inst.n39 ), 
    .B1(\Controller_inst.n49 ), .A1(\Controller_inst.n55 ), 
    .D0(\Controller_inst.n27 ), .C0(\Controller_inst.n21 ), 
    .B0(\Controller_inst.n33 ), .A0(\Controller_inst.n47_adj_2194 ), 
    .F0(\Controller_inst.n21920 ), .F1(\Controller_inst.n21926 ));
  Controller_inst_SLICE_2672 \Controller_inst.SLICE_2672 ( 
    .D1(\Controller_inst.n21914 ), .C1(\Controller_inst.n37_adj_2198 ), 
    .B1(\Controller_inst.n21918 ), .A1(\Controller_inst.n21920 ), 
    .D0(\Controller_inst.n43_adj_2196 ), .C0(\Controller_inst.n16_adj_2193 ), 
    .B0(\Controller_inst.n59_adj_2197 ), .A0(\Controller_inst.n61 ), 
    .F0(\Controller_inst.n37_adj_2198 ), .F1(\Controller_inst.n46_adj_2199 ));
  Controller_inst_SLICE_2673 \Controller_inst.SLICE_2673 ( 
    .D0(\Controller_inst.rhd_index[15] ), .C0(\Controller_inst.rhd_index[8] ), 
    .B0(\Controller_inst.rhd_index[7] ), .A0(\Controller_inst.rhd_index[12] ), 
    .F0(\Controller_inst.n42_adj_2205 ));
  Controller_inst_SLICE_2674 \Controller_inst.SLICE_2674 ( 
    .D1(\Controller_inst.n40_adj_2206 ), .C1(\Controller_inst.n39_adj_2208 ), 
    .B1(\Controller_inst.n41_adj_2207 ), .A1(\Controller_inst.n42_adj_2205 ), 
    .D0(\Controller_inst.rhd_index[18] ), .C0(\Controller_inst.rhd_index[30] ), 
    .B0(\Controller_inst.rhd_index[27] ), .A0(\Controller_inst.rhd_index[14] ), 
    .F0(\Controller_inst.n39_adj_2208 ), .F1(\Controller_inst.n48 ));
  Controller_inst_SLICE_2675 \Controller_inst.SLICE_2675 ( 
    .D0(\Controller_inst.rhd_index[13] ), .C0(\Controller_inst.rhd_index[17] ), 
    .A0(\Controller_inst.rhd_index[22] ), .F0(\Controller_inst.n38 ));
  Controller_inst_SLICE_2676 \Controller_inst.SLICE_2676 ( 
    .D1(\Controller_inst.rhd_index[23] ), .C1(\Controller_inst.n43_adj_2209 ), 
    .B1(\Controller_inst.n38 ), .A1(\Controller_inst.rhd_index[26] ), 
    .D0(\Controller_inst.rhd_index[28] ), .C0(\Controller_inst.rhd_index[29] ), 
    .B0(\Controller_inst.rhd_index[19] ), .A0(\Controller_inst.rhd_index[11] ), 
    .F0(\Controller_inst.n43_adj_2209 ), .F1(\Controller_inst.n47_adj_2210 ));
  Controller_inst_SLICE_2677 \Controller_inst.SLICE_2677 ( 
    .D1(\Controller_inst.rhd_index[5] ), .C1(\Controller_inst.n181 ), 
    .B1(\Controller_inst.rhd_index[4] ), .A1(\Controller_inst.rhd_index[0] ), 
    .D0(\Controller_inst.rhd_index[2] ), .C0(\Controller_inst.rhd_index[3] ), 
    .B0(\Controller_inst.rhd_index[1] ), .F0(\Controller_inst.n181 ), 
    .F1(\Controller_inst.n20651 ));
  Controller_inst_SLICE_2679 \Controller_inst.SLICE_2679 ( 
    .D1(\Controller_inst.stm32_state[1] ), 
    .C1(\Controller_inst.stm32_state[4] ), .D0(\Controller_inst.n11478 ), 
    .C0(\Controller_inst.n11468 ), .B0(\Controller_inst.stm32_state[3] ), 
    .A0(\Controller_inst.stm32_state[1] ), .F0(\Controller_inst.n16007 ), 
    .F1(\Controller_inst.n21713 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2681 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2681 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n1813 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n1756[1] ), 
    .C1(int_STM32_SPI_CS_n), .A1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(int_STM32_SPI_CS_n), .B0(\Controller_inst.int_STM32_TX_DV ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n21809 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q1(int_STM32_SPI_CS_n), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n1547 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n1813 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2682 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2682 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n1547 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n2156 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1756[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.n1756[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n2156 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n11678 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2683 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2683 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[4] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n21825 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n21825 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n21890 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2686 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2686 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n16 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n17 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[5] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[8] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[9] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n17 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2687 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2687 ( 
    .C1(\Controller_inst.n18_adj_2244 ), 
    .A1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16_adj_2146 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20_adj_2147 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[2] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[9] ), 
    .F0(\Controller_inst.n18_adj_2244 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n9421 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2689 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2689 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24428 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22684 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24488 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22508 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22684 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22685 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2691 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2691 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[1] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[8] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n11701 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[1] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2692 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2692 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n14 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[4] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[7] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n15 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20650 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2693 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2693 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[510] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n502 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[508] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[509] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n502 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22585 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2695 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2695 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24332 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22712 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24506 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24524 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22712 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22713 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2697 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2697 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24368 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22619 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[3] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24698 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24278 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22619 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22714 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2699 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2699 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[3] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18_adj_2145 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[7] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[8] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[5] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[4] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[10] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n18_adj_2145 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20_adj_2147 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2702 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2702 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24356 ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22651 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[6] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22598 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[5] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24518 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22651 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22652 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_2703 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_2703 ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[7] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[5] )
    , .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n21842 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_2704 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_2704 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[6] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[4] )
    , .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n13 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n21842 ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[1] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[3] )
    , .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n21896 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n13 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_2705 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_2705 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n5 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[1] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[2] ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[1] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n5 ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n11641 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n11661 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_2706 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_2706 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[4] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n6 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[1] ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[0] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[3] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[2] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n6 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n5 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_2708 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_2708 ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[5] )
    , .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n12 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[3] )
    , .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n13 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_CS_Inactive_Count[7] )
    , .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n12 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n15 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2709 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_2709 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n5_c )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n5_c )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11408 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2711 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_2711 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n15599 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n15599 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11420 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2713 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_2713 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n4 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n4 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12163 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2715 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_2715 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6_adj_2133 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6_adj_2133 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11388 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2717 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_2717 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n7 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n10 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11416 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2718 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_2718 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n10 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n7 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6_adj_2133 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n7 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n20665 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2721 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_2721 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[4] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6_adj_2134 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[2] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6_adj_2134 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n42 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2723 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_2723 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n10_adj_2135 )
    , .B1(\Controller_inst.int_RHD2216_TX_DV ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n10_adj_2135 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9714 )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2725 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_2725 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n5_adj_2131 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n5_adj_2131 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11412 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2727
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2727 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_1899 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7] )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2728
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2728 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1cmp_r[7] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21747 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_1899 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[5] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21747 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n17 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2729
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2729 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[7] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4277 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.empty_flag_r )
    , .C0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.full_flag_r )
    , .A0(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4277 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9237 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2731
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2731 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[7] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9968 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.empty_flag_r )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.full_flag_r )
    , .B0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .A0(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9968 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[7] )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2733
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2733 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21830 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[4] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21830 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21832 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2735
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2735 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15].sig_1626.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[7] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[3] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.int_FIFO_RHD2216_Q[15] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21836 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15].sig_1626.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2736
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2736 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_1907 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21900 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21838 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21836 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21832 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_1899 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21900 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21122 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2737
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2737 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n5 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21838 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2738
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2738 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n5 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n10 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[0] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[3] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n10 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2739
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2739 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n30 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[1] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n8 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n30 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2740
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2740 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20664 )
    , .B1(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n8 )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20664 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20644 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2741
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2741 
    ( .D1(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A0(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_1907 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1] )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2742
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2742 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_1907 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21785 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[0] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21785 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21932 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2743 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2743 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6 ));
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2744 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2744 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n2268 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6 ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20699 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2745 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2745 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10907 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.w_Master_Ready )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10907 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11393 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2747 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2747 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[4] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[2] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n2264 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2749
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2749 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21739 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[5] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21739 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21795 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2751
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2751 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[7] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21813 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2752
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2752 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21813 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21910 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21815 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2051 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21795 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2043 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21910 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21140 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2754
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2754 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21924 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2043 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20655 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .C0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2043 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2755
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2755 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n5 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21799 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2756
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2756 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n5 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n10 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[0] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n10 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2757
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2757 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1648.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[6] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[1] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1cmp_r[7] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n8 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_p1_w[7].sig_1648.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2758
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2758 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20704 )
    , .B1(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n8 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[2] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[2] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20704 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20655 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2759
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2759 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2051 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[0] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12_adj_2124 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .C0(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w_0__N_2051 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2762
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2762 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[4] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21753 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21799 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[1] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[5] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[5] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21753 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21924 )
    );
  SLICE_2764 SLICE_2764( .DI1(\reset_counter[8].sig_000.FeedThruLUT ), 
    .C1(\reset_counter[8] ), .D0(\rhd_state[0] ), .C0(\rhd_state[1] ), 
    .B0(o_Controller_Mode_c_0), .A0(o_Controller_Mode_c_1), .CE(n12538), 
    .LSR(o_reset_c_N_2069), .CLK(pll_clk_int), .Q1(o_Controller_Mode_c_0), 
    .F0(n6893), .F1(\reset_counter[8].sig_000.FeedThruLUT ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2765 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2765 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1756[2] ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1756[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n1756[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.n1756[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n21809 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n11681 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2772 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2772 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57[9] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[9] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1756[1] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.n1756[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n11678 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[9] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n9696 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57[9] ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2773 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2773 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n11701 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21151 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2775 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_2775 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11744 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11637 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2777 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2777 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12533 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[15] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15993 )
    , .B1(int_RHD2132_SPI_MISO), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15605 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10907 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[15] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15993 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12533 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2778 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2778 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10907 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10907 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11433 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11430 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2779 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2779 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12532 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[14] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11427 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15605 )
    , .A1(int_RHD2132_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10907 )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[14] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11427 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12532 )
    );
  SLICE_2782 SLICE_2782( .D0(\reset_counter[5] ), .C0(\reset_counter[24] ), 
    .B0(\reset_counter[23] ), .A0(\reset_counter[7] ), .F0(n21));
  SLICE_2783 SLICE_2783( .D1(\reset_counter[20] ), .C1(\reset_counter[11] ), 
    .B1(\reset_counter[6] ), .A1(\reset_counter[10] ), 
    .D0(\reset_counter[23] ), .C0(\reset_counter[10] ), 
    .B0(\reset_counter[2] ), .A0(\reset_counter[6] ), .F0(n21866), .F1(n19));
  Controller_inst_Controller_RHD_FIFO_1_SLICE_2786 
    \Controller_inst.Controller_RHD_FIFO_1.SLICE_2786 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.o_RHD2132_RX_DV_N_2085 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n20699 )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_DV ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.w_Master_Ready )
    , .D0(o_Controller_Mode_c_0), .C0(o_Controller_Mode_c_1), 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_DV ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_DV ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.n2168 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.o_RHD2132_RX_DV_N_2085 )
    );
  SLICE_2787 SLICE_2787( .D1(o_Controller_Mode_c_1), 
    .C1(o_Controller_Mode_c_0), .D0(o_RHD2132_SPI_MOSI_c), 
    .C0(o_RHD2216_SPI_MOSI_c_N_2061), .B0(o_Controller_Mode_c_0), 
    .A0(o_Controller_Mode_c_1), .F0(o_RHD2132_SPI_MOSI_c), .F1(n51));
  Controller_inst_Controller_RHD_FIFO_2_SLICE_2788 
    \Controller_inst.Controller_RHD_FIFO_2.SLICE_2788 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.o_RHD2216_RX_DV_N_2087 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n20665 )
    , .C1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_DV ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(o_Controller_Mode_c_0), .C0(o_Controller_Mode_c_1), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_DV ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_DV ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.n2163 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.o_RHD2216_RX_DV_N_2087 )
    );
  Controller_inst_SLICE_2790 \Controller_inst.SLICE_2790 ( 
    .DI1(\Controller_inst.n9971 ), .D1(\Controller_inst.n16021 ), .C1(n56), 
    .B1(rhd_done_config), .A1(n2154), .D0(n56), .C0(rhd_done_config), 
    .B0(o_Controller_Mode_c_0), .A0(o_Controller_Mode_c_1), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q1(rhd_done_config), .F0(\Controller_inst.n11648 ), 
    .F1(\Controller_inst.n9971 ));
  Controller_inst_SLICE_2791 \Controller_inst.SLICE_2791 ( 
    .DI1(\Controller_inst.n12470 ), .D1(\Controller_inst.n37_2[0] ), 
    .C1(\Controller_inst.int_RHD2216_TX_DV ), .D0(int_RHD2216_SPI_CS_n), 
    .B0(\Controller_inst.int_RHD2216_TX_DV ), .CE(\Controller_inst.n17111 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , .F0(\Controller_inst.n59 ), .F1(\Controller_inst.n12470 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_2792 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_2792 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1932 ), 
    .D1(int_RHD2216_SPI_CS_n), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[1] ), 
    .B1(\Controller_inst.int_RHD2216_TX_DV ), .D0(\Controller_inst.n1868[0] ), 
    .C0(int_RHD2216_SPI_CS_n), .A0(\Controller_inst.int_RHD2216_TX_DV ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n11641 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), .Q1(int_RHD2216_SPI_CS_n), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1879 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1932 ));
  Controller_inst_SLICE_2793 \Controller_inst.SLICE_2793 ( 
    .D1(\Controller_inst.stm32_state[2] ), 
    .C1(\Controller_inst.stm32_state[1] ), 
    .B1(\Controller_inst.stm32_state[3] ), 
    .C0(\Controller_inst.stm32_state[2] ), 
    .A0(\Controller_inst.stm32_state[3] ), .F0(\Controller_inst.n47 ), 
    .F1(\Controller_inst.n30 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_2799 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_2799 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n32_2[0] ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n34_c ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[0] ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n5 ), 
    .A1(\Controller_inst.int_RHD2216_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[0] ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[2] ), 
    .B0(\Controller_inst.int_RHD2216_TX_DV ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[1] ), 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n11677 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[0] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n19220 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n32_2[0] ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_2800 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SLICE_2800 ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1854[5] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n37[5] )
    , .C1(\Controller_inst.int_RHD2216_TX_DV ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.r_TX_Count[0] ), 
    .B0(\Controller_inst.int_RHD2216_TX_DV ), .CE(\Controller_inst.n17111 ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n2 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1854[5] )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2802 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_2802 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n1868[1] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.n34_c ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2803 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_2803 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2804 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_2804 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12518 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[15] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n15597 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11420 )
    , .A1(int_RHD2216_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[15] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n15597 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12518 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2806
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2806 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , .B0(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0] )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2808
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2808 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21932 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20644 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21741 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n17 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2809
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2809 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n29 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n29 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2810
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2810 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , .A1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5] )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2812
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2812 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , .B1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4] )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2814
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2814 
    ( .DI1(\Controller_inst.Controller_RHD_FIFO_2.n12463 ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_DV ), 
    .C1(o_Controller_Mode_c_0), .B1(o_Controller_Mode_c_1), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .CE(\Controller_inst.n6922 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3] )
    , .F1(\Controller_inst.Controller_RHD_FIFO_2.n12463 ));

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2816
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2816 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] )
    , .A1(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .D0(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7] )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2818
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2818 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , .B0(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5] )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2819
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2819 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20664 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21122 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , .C0(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2821 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2821 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge_N_2109 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n2268 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge_N_2109 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2822 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2822 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21128 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Count[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.w_Master_Ready )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11769 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n21128 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2824 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2824 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9510 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.w_Master_Ready )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2125 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n9510 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2825 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2825 
    ( 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10907 )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11403 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n6_adj_2128 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2826 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2826 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12531 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n11430 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15605 )
    , .B1(int_RHD2132_SPI_MISO), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[13] ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_Byte_Falling[13] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15605 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n12531 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2827 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2827 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2126 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2828 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2828 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n15621 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n5_adj_2127 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2829
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2829 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n79 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[0] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[0] )
    , .B0(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[0] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n79 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2830
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2830 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[7] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[1] )
    , .B0(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[7] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2831
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2831 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n54 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[0] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[0] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_r[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[0]$n54 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2832
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2832 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1cmp_r[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[1] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[1] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[1] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21815 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2834
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2834 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[2] )
    , .B0(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[2] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[3] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2835
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2835 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21140 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20704 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , .B0(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2837
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2837 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[4] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[4] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[5] )
    , .B0(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[5] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[4] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2839
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2839 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[2] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[2] )
    , .B1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[7] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[7] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[7] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[2] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2841
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2841 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n67 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , .C1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[6] )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[6] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[6]$n67 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2842
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2842 
    ( .D1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[4] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[4] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[3] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[3] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[3] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[4] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2843
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2843 
    ( .DI1(\Controller_inst.Controller_RHD_FIFO_1.n12465 ), 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.o_RHD2132_RX_DV ), 
    .C1(o_Controller_Mode_c_0), .B1(o_Controller_Mode_c_1), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_r )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_r[5] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1_r[5] )
    , .A0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .CE(\Controller_inst.n6922 ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w[5] )
    , .F1(\Controller_inst.Controller_RHD_FIFO_1.n12465 ));
  Controller_inst_SLICE_2850 \Controller_inst.SLICE_2850 ( 
    .D1(\Controller_inst.NUM_DATA[28] ), .C1(o_reset_c), .D0(o_reset_c), 
    .C0(\Controller_inst.NUM_DATA[22] ), .F0(\Controller_inst.NUM_DATA[22] ), 
    .F1(\Controller_inst.NUM_DATA[28] ));
  Controller_inst_SLICE_2853 \Controller_inst.SLICE_2853 ( 
    .D1(\Controller_inst.NUM_DATA[19] ), .B1(o_reset_c), 
    .D0(\Controller_inst.NUM_DATA[30] ), .C0(o_reset_c), 
    .F0(\Controller_inst.NUM_DATA[30] ), .F1(\Controller_inst.NUM_DATA[19] ));
  Controller_inst_SLICE_2858 \Controller_inst.SLICE_2858 ( 
    .D1(\Controller_inst.NUM_DATA[15] ), .C1(maxfan_replicated_net_1104), 
    .D0(\Controller_inst.NUM_DATA[16] ), .B0(maxfan_replicated_net_1104), 
    .F0(\Controller_inst.NUM_DATA[16] ), .F1(\Controller_inst.NUM_DATA[15] ));
  Controller_inst_SLICE_2861 \Controller_inst.SLICE_2861 ( 
    .D1(\Controller_inst.NUM_DATA[14] ), .B1(maxfan_replicated_net_1104), 
    .D0(\Controller_inst.NUM_DATA[11] ), .C0(maxfan_replicated_net_1104), 
    .F0(\Controller_inst.NUM_DATA[11] ), .F1(\Controller_inst.NUM_DATA[14] ));
  Controller_inst_SLICE_2863 \Controller_inst.SLICE_2863 ( 
    .D1(\Controller_inst.NUM_DATA[13] ), .B1(maxfan_replicated_net_1104), 
    .D0(\Controller_inst.NUM_DATA[12] ), .C0(maxfan_replicated_net_1104), 
    .F0(\Controller_inst.NUM_DATA[12] ), .F1(\Controller_inst.NUM_DATA[13] ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2865 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2865 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1301[1] )
    , 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .B1(\Controller_inst.int_STM32_TX_DV ), 
    .A1(\Controller_inst.n18_adj_2244 ), 
    .C0(\Controller_inst.int_STM32_TX_DV ), .LSR(maxfan_replicated_net_999), 
    .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.int_STM32_TX_Ready_N_2090 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1301[1] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2866 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2866 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1301[0] )
    , 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .C1(\Controller_inst.n18_adj_2244 ), 
    .B1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.n18_adj_2244 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .A0(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n13595 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count_1__N_1301[0] )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2867 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2867 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.n57[0] ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.n45[0] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1563 ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.n1756[1] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.n1756[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n11678 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n11358 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.n57[0] ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2868 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2868 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20645 ), 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[1] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Count[0] ), 
    .B1(\Controller_inst.n18_adj_2244 ), 
    .A1(\Controller_inst.int_STM32_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_Trailing_Edge ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n11643 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20645 ));
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2870 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2870 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_4__N_1286[2] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.n4 ), 
    .B1(\Controller_inst.SPI_Master_CS_STM32_1.n1756[2] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[1] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[0] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.n1629 ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.n11681 ), .LSR(o_reset_c), 
    .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n4 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.r_CS_Inactive_Count_4__N_1286[2] ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2874 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2874 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24290 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24686 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22625 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2875 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2875 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24416 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24584 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22679 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2878 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2878 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24170 ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24812 ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22565 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2879 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2879 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[2] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24572 ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n24434 ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n22688 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2883 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2883 ( 
    .DI1(\Controller_inst.int_STM32_TX_Byte[0].sig_1523.FeedThruLUT ), 
    .D1(\Controller_inst.int_STM32_TX_Byte[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[1] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .CE(\Controller_inst.int_STM32_TX_DV ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n1 ), 
    .F1(\Controller_inst.int_STM32_TX_Byte[0].sig_1523.FeedThruLUT ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2886 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2886 ( 
    .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[6] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[7] ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[23] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[22] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n20 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n5 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2888 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2888 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[0] )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n52[0] ), 
    .C1(\Controller_inst.SPI_Master_CS_STM32_1.w_Master_Ready ), 
    .A1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_DV ), 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[19] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Byte[18] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .CE(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n21151 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count[0] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n17 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_TX_Bit_Count_8__N_1826[0] )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2891 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_2891 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1871[3] )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n4 ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9927 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[2] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_DV )
    , 
    .CE(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11744 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count[3] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9927 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_TX_Bit_Count_3__N_1871[3] )
    );
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2892 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_2892 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n40 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[5] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n10_adj_2135 )
    , .B1(\Controller_inst.int_RHD2216_TX_DV ), 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[3] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11738 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n40 ));

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2893
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2893 
    ( 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[6] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4277 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9235 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2894
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2894 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4277 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[1] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[4] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4277 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9231 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9225 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2895
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2895 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n3 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21932 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20644 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n17 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21741 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[6] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9968 )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.full_flag_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[6] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n3 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2896
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2896 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[1] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[1] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9968 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[4] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9968 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[4] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[1] )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2897
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2897 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n6 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21122 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20664 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_mem_r )
    , .B0(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_mem_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_fifo_en_w )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n6 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2902
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2902 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4277 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[5] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4277 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9233 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9222 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2904
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2904 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[0] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9968 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[5] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[5] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9968 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[5] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[0] )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2906
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2906 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[3] )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4277 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_p1_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.rd_flag_addr_r[2] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n4277 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9227 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9229 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2908
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2908 
    ( 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[3] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[3] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9968 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_r[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.wr_flag_addr_p1_r[2] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n9968 )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[2] )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.diff_w_7__N_1908[3] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2909
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2909 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n52 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21140 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20704 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_mem_r )
    , .C0(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_mem_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_fifo_en_w )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_nxt_w$n52 )
    );
  Controller_inst_SPI_Master_CS_STM32_1_SLICE_2914 
    \Controller_inst.SPI_Master_CS_STM32_1.SLICE_2914 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[6] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[4] ), 
    .B0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[3] ), 
    .A0(\Controller_inst.SPI_Master_CS_STM32_1.r_TX_Count[7] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.n16 ));
  Controller_inst_SLICE_2918 \Controller_inst.SLICE_2918 ( 
    .D0(\Controller_inst.rhd_index[10] ), .C0(\Controller_inst.rhd_index[20] ), 
    .B0(\Controller_inst.rhd_index[6] ), .A0(\Controller_inst.rhd_index[16] ), 
    .F0(\Controller_inst.n41_adj_2207 ));
  Controller_inst_SLICE_2919 \Controller_inst.SLICE_2919 ( 
    .D1(\Controller_inst.n37 ), .C1(\Controller_inst.n35 ), 
    .B1(\Controller_inst.n41_adj_2195 ), .A1(\Controller_inst.n23 ), 
    .D0(\Controller_inst.n45_adj_2200 ), .C0(\Controller_inst.n19 ), 
    .B0(\Controller_inst.n31 ), .A0(\Controller_inst.n51_adj_2201 ), 
    .F0(\Controller_inst.n21922 ), .F1(\Controller_inst.n21914 ));
  Controller_inst_SLICE_2922 \Controller_inst.SLICE_2922 ( 
    .DI1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk.sig_1011.FeedThruLUT )
    , .D1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk ), 
    .D0(\Controller_inst.n57 ), .C0(\Controller_inst.n53 ), 
    .B0(\Controller_inst.n29 ), .A0(\Controller_inst.n17 ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), .Q1(int_STM32_SPI_Clk), 
    .F0(\Controller_inst.n21918 ), 
    .F1(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk.sig_1011.FeedThruLUT )
    );
  Controller_inst_SLICE_2926 \Controller_inst.SLICE_2926 ( 
    .D0(\Controller_inst.full_cycle_count[28] ), 
    .C0(\Controller_inst.full_cycle_count[24] ), 
    .B0(\Controller_inst.full_cycle_count[15] ), 
    .A0(\Controller_inst.full_cycle_count[16] ), 
    .F0(\Controller_inst.n29_adj_2178 ));
  Controller_inst_SLICE_2927 \Controller_inst.SLICE_2927 ( 
    .D0(\Controller_inst.n21878 ), .C0(\Controller_inst.n21874 ), 
    .B0(\Controller_inst.n21876 ), .A0(\Controller_inst.n37_adj_2162 ), 
    .F0(\Controller_inst.n46_adj_2163 ));
  Controller_inst_SLICE_2929 \Controller_inst.SLICE_2929 ( 
    .D0(\Controller_inst.stm32_counter[21] ), 
    .C0(\Controller_inst.stm32_counter[13] ), 
    .B0(\Controller_inst.stm32_counter[8] ), 
    .A0(\Controller_inst.stm32_counter[18] ), .F0(\Controller_inst.n45 ));
  Controller_inst_SLICE_2930 \Controller_inst.SLICE_2930 ( 
    .DI1(\Controller_inst.n25532 ), .D1(\Controller_inst.n7 ), 
    .C1(\Controller_inst.n18 ), .B1(\Controller_inst.n6_adj_2173 ), 
    .A1(\Controller_inst.stm32_state[0] ), .D0(n1378), 
    .B0(\Controller_inst.stm32_state[0] ), .CE(n2154), .LSR(o_reset_c), 
    .CLK(pll_clk_int), .Q1(\Controller_inst.stm32_state[0] ), 
    .F0(\Controller_inst.n6276 ), .F1(\Controller_inst.n25532 ));
  Controller_inst_SLICE_2932 \Controller_inst.SLICE_2932 ( 
    .D1(\Controller_inst.stm32_counter[30] ), 
    .C1(\Controller_inst.stm32_counter[23] ), 
    .B1(\Controller_inst.stm32_counter[19] ), 
    .A1(\Controller_inst.stm32_counter[14] ), 
    .D0(\Controller_inst.stm32_counter[26] ), 
    .C0(\Controller_inst.stm32_counter[24] ), 
    .B0(\Controller_inst.stm32_counter[25] ), 
    .A0(\Controller_inst.stm32_counter[20] ), .F0(\Controller_inst.n43 ), 
    .F1(\Controller_inst.n42 ));
  SLICE_2933 SLICE_2933( .D0(o_reset_c_N_2069), .C0(n4391), .F0(n12538));
  SLICE_2934 SLICE_2934( .DI1(\o_reset_c_N_2069$n2 ), .D1(n14), .C1(n9), 
    .B1(n10), .A1(\reset_counter[15] ), .D0(\reset_counter[13] ), 
    .C0(\reset_counter[4] ), .B0(\reset_counter[2] ), .A0(\reset_counter[3] ), 
    .CLK(pll_clk_int), .Q1(o_reset_c), .F0(n9), .F1(\o_reset_c_N_2069$n2 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2935 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_2935 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12509 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[6] ), 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6_adj_2132 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n11408 )
    , .A1(int_RHD2216_SPI_MISO), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[4] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[3] )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.o_RHD2216_RX_Byte_Falling[6] ), 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6_adj_2132 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n12509 )
    );
  SLICE_2936 SLICE_2936( .DI1(n12536), .D1(n4391), .C1(o_reset_c_N_2069), 
    .B1(\reset_counter[8] ), .A1(o_Controller_Mode_c_1), 
    .D0(o_Controller_Mode_c_1), .C0(int_RHD2216_SPI_MISO), 
    .B0(i_RHD2216_SPI_MISO_c), .CLK(pll_clk_int), .Q1(o_Controller_Mode_c_1), 
    .F0(int_RHD2216_SPI_MISO), .F1(n12536));

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2938
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2938 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n4 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21932 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20644 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n17 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21741 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_mem_r )
    , .C0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_WE ), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_mem_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_fifo_en_w )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n4 )
    );
  Controller_inst_SLICE_2941 \Controller_inst.SLICE_2941 ( 
    .DI1(\Controller_inst.n20627 ), .D1(\rhd_state[0] ), 
    .C1(\Controller_inst.int_RHD2216_TX_Ready ), .B1(o_Controller_Mode_c_1), 
    .A1(o_Controller_Mode_c_0), .D0(\Controller_inst.n13523 ), 
    .C0(\Controller_inst.n1868[0] ), .B0(\Controller_inst.int_RHD2216_TX_DV ), 
    .CE(\Controller_inst.n12469 ), .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.int_RHD2216_TX_DV ), 
    .F0(\Controller_inst.int_RHD2216_TX_Ready ), .F1(\Controller_inst.n20627 ));
  SLICE_2945 SLICE_2945( .F0(VCC_net));
  SLICE_2946 SLICE_2946( .F0(GND_net));
  SLICE_2947 SLICE_2947( .DI1(n12501), .D1(stop_counting), .C1(n36), 
    .B1(n20691), .A1(n10_adj_2348), .C0(stop_counting), .CLK(pll_clk_int), 
    .Q1(stop_counting), .F0(n6848), .F1(n12501));
  Controller_inst_SLICE_2948 \Controller_inst.SLICE_2948 ( 
    .DI1(\Controller_inst.n9894 ), 
    .D1(\Controller_inst.int_FIFO_RHD2216_Q[2] ), 
    .C1(\Controller_inst.n10954 ), .B1(\Controller_inst.n6276 ), 
    .A1(\Controller_inst.int_FIFO_RHD2132_Q[2] ), 
    .D0(\Controller_inst.stm32_counter[0] ), 
    .C0(\Controller_inst.stm32_counter[1] ), 
    .B0(\Controller_inst.stm32_counter[2] ), 
    .A0(\Controller_inst.stm32_counter[3] ), .CE(n11664), 
    .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.temp_buffer[2] ), .F0(\Controller_inst.n10954 ), 
    .F1(\Controller_inst.n9894 ));
  Controller_inst_SLICE_2951 \Controller_inst.SLICE_2951 ( 
    .D0(\Controller_inst.rhd_index[25] ), .C0(\Controller_inst.rhd_index[24] ), 
    .B0(\Controller_inst.rhd_index[21] ), .A0(\Controller_inst.rhd_index[9] ), 
    .F0(\Controller_inst.n40_adj_2206 ));
  Controller_inst_SLICE_2952 \Controller_inst.SLICE_2952 ( 
    .D0(\Controller_inst.data_array_send_count[2] ), 
    .C0(\Controller_inst.data_array_send_count[3] ), 
    .B0(\Controller_inst.data_array_send_count[0] ), 
    .A0(\Controller_inst.data_array_send_count[1] ), 
    .F0(\Controller_inst.n16021 ));
  Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2953 
    \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2953 ( 
    .D0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[6] ), 
    .C0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.r_SPI_Clk_Edges[1] ), 
    .F0(\Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.n16_adj_2146 ));
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2956 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_2956 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9527 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Leading_Edge )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_Trailing_Edge )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.w_Master_Ready ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[2] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[1] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.r_RX_Bit_Count[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n6_adj_2130 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.n9527 )
    );

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2958
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2958 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n48 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , .A1(\Controller_inst.int_FIFO_RHD2216_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[4] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[4] )
    , .LSR(maxfan_replicated_net_999), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21741 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n48 )
    );
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2962 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2962 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[0].sig_1721.FeedThruLUT )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[0] )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n10 ), 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[1] )
    , .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges[0] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.n3 ), 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.r_SPI_Clk_Edges_5__N_1877[0].sig_1721.FeedThruLUT )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2963
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2963 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n51 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n21924 )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n20655 )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n15 )
    , 
    .A1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_nxt_w_0__N_2043 )
    , 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_mem_r )
    , .B0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_WE ), 
    .LSR(o_reset_c), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_mem_r )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_fifo_en_w )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.full_nxt_w$n51 )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2965
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2965 
    ( 
    .DI1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n80 )
    , 
    .D1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_p1_r[6] )
    , 
    .C1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[6] )
    , 
    .B1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.empty_r )
    , .A1(\Controller_inst.int_FIFO_RHD2132_RE ), 
    .D0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_cmpaddr_p1_r[6] )
    , 
    .C0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_r[7] )
    , 
    .B0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_addr_p1cmp_r[7] )
    , 
    .A0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] )
    , .LSR(maxfan_replicated_net_1104), .CLK(pll_clk_int), 
    .Q1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_cmpaddr_r[6] )
    , 
    .F0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.n12_adj_2124 )
    , 
    .F1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_addr_nxt_w[6]$n80 )
    );
  o_STM32_SPI4_CS_n o_STM32_SPI4_CS_n_I( .PADDT(o_Controller_Mode_c_1), 
    .PADDO(int_STM32_SPI_CS_n), .PADDI(o_RHD2216_SPI_CS_n_c_N_2067), 
    .o_STM32_SPI4_CS_n(o_STM32_SPI4_CS_n));
  o_STM32_SPI4_Clk o_STM32_SPI4_Clk_I( .PADDT(o_Controller_Mode_c_1), 
    .PADDO(int_STM32_SPI_Clk), .PADDI(o_RHD2216_SPI_Clk_c_N_2064), 
    .o_STM32_SPI4_Clk(o_STM32_SPI4_Clk));
  o_STM32_SPI4_MOSI o_STM32_SPI4_MOSI_I( .PADDT(o_Controller_Mode_c_1), 
    .PADDO(int_STM32_SPI_MOSI), .PADDI(o_RHD2216_SPI_MOSI_c_N_2061), 
    .o_STM32_SPI4_MOSI(o_STM32_SPI4_MOSI));
  pll_inst_lscc_pll_inst_u_PLL_B \pll_inst.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(i_clk_c), .FEEDBACK(\pll_inst.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\pll_inst.lscc_pll_inst.feedback_w ), 
    .OUTGLOBAL(pll_clk_int));

    Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_waddr_r_0__I_0
     
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r_0__I_0 
    ( 
    .RADDR6(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[6] )
    , 
    .RADDR5(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[5] )
    , 
    .RADDR4(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[4] )
    , 
    .RADDR3(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[3] )
    , 
    .RADDR2(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[2] )
    , 
    .RADDR1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[1] )
    , 
    .RADDR0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[0] )
    , 
    .WADDR6(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[6] )
    , 
    .WADDR5(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[5] )
    , 
    .WADDR4(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[4] )
    , 
    .WADDR3(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[3] )
    , 
    .WADDR2(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[2] )
    , 
    .WADDR1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[1] )
    , 
    .WADDR0(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[0] )
    , 
    .WDATA15(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[15] ), 
    .WDATA14(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[14] ), 
    .WDATA13(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[13] ), 
    .WDATA12(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[12] ), 
    .WDATA11(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[11] ), 
    .WDATA10(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[10] ), 
    .WDATA9(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[9] ), 
    .WDATA8(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[8] ), 
    .WDATA7(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[7] ), 
    .WDATA6(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[6] ), 
    .WDATA5(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[5] ), 
    .WDATA4(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[4] ), 
    .WDATA3(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[3] ), 
    .WDATA2(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[2] ), 
    .WDATA1(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[1] ), 
    .WDATA0(\Controller_inst.Controller_RHD_FIFO_2.o_FIFO_RHD2216_Data[0] ), 
    .RCLKE(VCC_net), .RCLK(pll_clk_int), 
    .RE(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_fifo_en_w )
    , .WCLKE(VCC_net), .WCLK(pll_clk_int), 
    .WE(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_fifo_en_w )
    , 
    .RDATA15(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15] )
    , 
    .RDATA14(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14] )
    , 
    .RDATA13(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13] )
    , 
    .RDATA12(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12] )
    , 
    .RDATA11(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11] )
    , 
    .RDATA10(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10] )
    , 
    .RDATA9(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9] )
    , 
    .RDATA8(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8] )
    , 
    .RDATA7(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7] )
    , 
    .RDATA6(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6] )
    , 
    .RDATA5(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5] )
    , 
    .RDATA4(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4] )
    , 
    .RDATA3(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3] )
    , 
    .RDATA2(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2] )
    , 
    .RDATA1(\Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1] )
    );

    Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_waddr_r_0__I_0
     
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r_0__I_0 
    ( 
    .RADDR6(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[6] )
    , 
    .RADDR5(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[5] )
    , 
    .RADDR4(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[4] )
    , 
    .RADDR3(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[3] )
    , 
    .RADDR2(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[2] )
    , 
    .RADDR1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[1] )
    , 
    .RADDR0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.raddr_r[0] )
    , 
    .WADDR6(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[6] )
    , 
    .WADDR5(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[5] )
    , 
    .WADDR4(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[4] )
    , 
    .WADDR3(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[3] )
    , 
    .WADDR2(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[2] )
    , 
    .WADDR1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[1] )
    , 
    .WADDR0(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.waddr_r[0] )
    , 
    .WDATA15(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[15] ), 
    .WDATA14(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[14] ), 
    .WDATA13(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[13] ), 
    .WDATA12(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[12] ), 
    .WDATA11(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[11] ), 
    .WDATA10(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[10] ), 
    .WDATA9(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[9] ), 
    .WDATA8(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[8] ), 
    .WDATA7(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[7] ), 
    .WDATA6(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[6] ), 
    .WDATA5(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[5] ), 
    .WDATA4(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[4] ), 
    .WDATA3(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[3] ), 
    .WDATA2(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[2] ), 
    .WDATA1(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[1] ), 
    .WDATA0(\Controller_inst.Controller_RHD_FIFO_1.o_FIFO_RHD2132_Data[0] ), 
    .RCLKE(VCC_net), .RCLK(pll_clk_int), 
    .RE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.rd_fifo_en_w )
    , .WCLKE(VCC_net), .WCLK(pll_clk_int), 
    .WE(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.wr_fifo_en_w )
    , 
    .RDATA15(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[15] )
    , 
    .RDATA14(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[14] )
    , 
    .RDATA13(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[13] )
    , 
    .RDATA12(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[12] )
    , 
    .RDATA11(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[11] )
    , 
    .RDATA10(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[10] )
    , 
    .RDATA9(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[9] )
    , 
    .RDATA8(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[8] )
    , 
    .RDATA7(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[7] )
    , 
    .RDATA6(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[6] )
    , 
    .RDATA5(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[5] )
    , 
    .RDATA4(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[4] )
    , 
    .RDATA3(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[3] )
    , 
    .RDATA2(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[2] )
    , 
    .RDATA1(\Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.data_raw_r[1] )
    );
  i_RHD2216_SPI_MISO i_RHD2216_SPI_MISO_I( .PADDI(i_RHD2216_SPI_MISO_c), 
    .i_RHD2216_SPI_MISO(i_RHD2216_SPI_MISO));
  i_RHD2132_SPI_MISO i_RHD2132_SPI_MISO_I( .PADDI(i_RHD2132_SPI_MISO_c), 
    .i_RHD2132_SPI_MISO(i_RHD2132_SPI_MISO));
  i_clk i_clk_I( .PADDI(i_clk_c), .i_clk(i_clk));
  o_reset o_reset_I( .PADDO(o_reset_c), .o_reset(o_reset));
  o_Controller_Mode_0_ \o_Controller_Mode[0]_I ( .PADDO(o_Controller_Mode_c_0), 
    .oControllerMode0(o_Controller_Mode[0]));
  o_Controller_Mode_1_ \o_Controller_Mode[1]_I ( .PADDO(o_Controller_Mode_c_1), 
    .oControllerMode1(o_Controller_Mode[1]));
  o_Controller_Mode_2_ \o_Controller_Mode[2]_I ( .PADDO(GND_net), 
    .oControllerMode2(o_Controller_Mode[2]));
  o_Controller_Mode_3_ \o_Controller_Mode[3]_I ( .PADDO(GND_net), 
    .oControllerMode3(o_Controller_Mode[3]));
  LED4_OUT LED4_OUT_I( .PADDO(VCC_net), .LED4_OUT(LED4_OUT));
  LED3_OUT LED3_OUT_I( .PADDO(VCC_net), .LED3_OUT(LED3_OUT));
  LED2_OUT LED2_OUT_I( .PADDO(VCC_net), .LED2_OUT(LED2_OUT));
  LED1_OUT LED1_OUT_I( .PADDO(VCC_net), .LED1_OUT(LED1_OUT));
  o_BOOST_ENABLE o_BOOST_ENABLE_I( .PADDO(VCC_net), 
    .o_BOOST_ENABLE(o_BOOST_ENABLE));
  o_RHD2216_SPI_CS_n o_RHD2216_SPI_CS_n_I( .PADDO(o_RHD2216_SPI_CS_n_c), 
    .o_RHD2216_SPI_CS_n(o_RHD2216_SPI_CS_n));
  o_RHD2216_SPI_Clk o_RHD2216_SPI_Clk_I( .PADDO(o_RHD2216_SPI_Clk_c), 
    .o_RHD2216_SPI_Clk(o_RHD2216_SPI_Clk));
  o_RHD2216_SPI_MOSI o_RHD2216_SPI_MOSI_I( .PADDO(o_RHD2216_SPI_MOSI_c), 
    .o_RHD2216_SPI_MOSI(o_RHD2216_SPI_MOSI));
  o_RHD2132_SPI_CS_n o_RHD2132_SPI_CS_n_I( .PADDO(o_RHD2132_SPI_CS_n_c), 
    .o_RHD2132_SPI_CS_n(o_RHD2132_SPI_CS_n));
  o_RHD2132_SPI_Clk o_RHD2132_SPI_Clk_I( .PADDO(o_RHD2132_SPI_Clk_c), 
    .o_RHD2132_SPI_Clk(o_RHD2132_SPI_Clk));
  o_RHD2132_SPI_MOSI o_RHD2132_SPI_MOSI_I( .PADDO(o_RHD2132_SPI_MOSI_c), 
    .o_RHD2132_SPI_MOSI(o_RHD2132_SPI_MOSI));
  i_STM32_SPI4_MISO i_STM32_SPI4_MISO_I( .PADDO(i_STM32_SPI4_MISO_c), 
    .i_STM32_SPI4_MISO(i_STM32_SPI4_MISO));
  RGB1_OUT RGB1_OUT_I( .PADDO(RGB1_OUT_c), .RGB1_OUT(RGB1_OUT));
  RGB0_OUT RGB0_OUT_I( .PADDO(RGB0_OUT_c), .RGB0_OUT(RGB0_OUT));
  RGB2_OUT RGB2_OUT_I( .PADDO(VCC_net), .RGB2_OUT(RGB2_OUT));
endmodule

module SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1255_add_4_27( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1255__i25( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1255__i26( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1255_add_4_23( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1255__i21( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1255__i22( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1255_add_4_21( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1255__i19( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1255__i20( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1255_add_4_9( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1255__i7( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1255__i8( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1255_add_4_7( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1255__i5( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1255__i6( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1255_add_4_19( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1255__i17( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1255__i18( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1255_add_4_5( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1255__i3( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1255__i4( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1255_add_4_17( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1255__i15( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1255__i16( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1255_add_4_3( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1255__i1( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1255__i2( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1255_add_4_15( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1255__i13( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1255__i14( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_10 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 reset_counter_1255_add_4_29( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1255__i27( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1255_add_4_13( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1255__i11( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1255__i12( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1255_add_4_11( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1255__i9( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1255__i10( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module Controller_inst_SLICE_13 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_1254_add_5_19 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_14 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \Controller_inst/data_array_send_count_1258_1259_add_4_1 ( .A0(GNDI), 
    .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \Controller_inst/data_array_send_count_1258_1259__i1 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module Controller_inst_SLICE_15 ( input D1, D0, C0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1261_add_4_33 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_16 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1261_add_4_31 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_17 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1261_add_4_29 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_18 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_1254_add_5_17 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_19 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1261_add_4_27 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_20 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_1254_add_5_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_21 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1261_add_4_25 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_22 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1261_add_4_23 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_23 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_1254_add_5_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_24 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_1254_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_25 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_1254_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_26 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1261_add_4_21 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_27 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1261_add_4_19 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_28 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1261_add_4_17 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_29 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1261_add_4_15 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_30 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1261_add_4_13 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_31 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_1254_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_32 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_1254_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_33 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/add_1254_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_34 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1261_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_35 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1261_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_36 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1261_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_37 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1261_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_38 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/full_cycle_count_1261_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_39 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/full_cycle_count_1261_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_40 ( input D1, D0, C0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1256_add_4_33 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_41 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1256_add_4_31 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_42 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1256_add_4_29 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_43 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1256_add_4_27 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_44 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1256_add_4_25 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_45 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1256_add_4_23 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_46 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1256_add_4_21 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_47 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1256_add_4_19 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_48 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1256_add_4_17 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_49 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1256_add_4_15 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_50 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1256_add_4_13 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_51 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1256_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_52 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1256_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_53 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1256_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_54 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1256_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_55 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/stm32_counter_1256_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_56 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/stm32_counter_1256_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_57 ( input D1, D0, C0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1257_add_4_33 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_58 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1257_add_4_31 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_59 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1257_add_4_29 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_60 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1257_add_4_27 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_61 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1257_add_4_25 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_62 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1257_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_63 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1257_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_64 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1257_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_65 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1257_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_66 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1257_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_67 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1257_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_68 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1257_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_69 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1257_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_70 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1257_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_71 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1257_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_72 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/rhd_index_1257_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_73 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/rhd_index_1257_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_74 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \Controller_inst/data_array_send_count_1258_1259_add_4_5 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/data_array_send_count_1258_1259__i4 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_75 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_1254_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_76 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_1254_add_5_31 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_77 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_1254_add_5_29 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_78 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \Controller_inst/data_array_send_count_1258_1259_add_4_3 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/data_array_send_count_1258_1259__i2 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre20001 \Controller_inst/data_array_send_count_1258_1259__i3 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_79 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_1254_add_5_27 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_80 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_1254_add_5_25 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_81 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_1254_add_5_23 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_82 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/add_1254_add_5_21 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_83 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1264_add_4_10 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_84 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1264_add_4_8 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_85 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1264_add_4_6 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_86 ( input D1, C1, B1, D0, 
    C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1264_add_4_4 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_87 ( input D1, C1, B1, D0, 
    C0, B0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1264_add_4_2 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_88 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_9 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_89 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_7 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_90 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_5 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_91 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_3 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_92 ( input D1, 
    C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1124_add_2_add_5_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_93 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_11 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_94 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_9 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_95 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_7 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_96 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_5 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_97 ( input D1, 
    C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_3 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_98 ( input D1, 
    C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/sub_1123_add_2_add_5_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_99 ( input 
    D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/add_2053_2 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(VCCI), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_100 ( 
    input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/add_2053_8 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_101 ( 
    input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/add_2053_6 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_102 ( 
    input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/add_2053_4 ( 
    .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_103
   ( input D1, D0, C0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_1268_add_4_7 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_104
   ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_1268_add_4_5 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_105
   ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/sub_131_add_2_add_5_7 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_106
   ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_1268_add_4_3 
    ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_107
   ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/sub_131_add_2_add_5_5 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_108
   ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_1268_add_4_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_109
   ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/sub_131_add_2_add_5_3 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_110
   ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/sub_131_add_2_add_5_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_111
   ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.diff_w_7__I_0_8 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_112
   ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.diff_w_7__I_0_6 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_113
   ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_9 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_114
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_7 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_115
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_5 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_116
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_3 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_117
   ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.diff_w_7__I_0_4 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_118
   ( input D1, C1, B1, D0, C0, B0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.diff_w_7__I_0_2 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_119
   ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_120
   ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_9 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_121
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_7 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_122
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_5 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_123
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_3 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_124
   ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_125
   ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_1262_add_4_7 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_126
   ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_1262_add_4_5 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_127
   ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_1262_add_4_3 
    ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_128
   ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_1262_add_4_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_129
   ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_9 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_130
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_7 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_131
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_5 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_132
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_3 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_133
   ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_nxt_w_7__I_0_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_134
   ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_9 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_135
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_7 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_136
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_5 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_137
   ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_3 
    ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), .B1(B1), .C1(GNDI), 
    .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), 
    .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_138
   ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_nxt_w_7__I_0_1 
    ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), 
    .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_139 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 reset_counter_1255_add_4_25( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 reset_counter_1255__i23( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1255__i24( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_140 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 reset_counter_1255_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 reset_counter_1255__i0( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module SLICE_145 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut4 SLICE_145_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 SLICE_145_K0( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 w_reset_rep_200( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 w_reset_rep_201( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_146 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_146_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_146_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i434 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i433 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_147 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_147_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i432 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_148 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_148_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_148_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i430 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i431 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_151 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_151_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_151_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i424 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i429 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_152 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_152_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_152_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i427 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i428 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_154 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_154_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_154_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i425 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i426 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_157 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_157_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_157_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i44 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i43 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_158 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_158_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_158_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i422 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i423 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_160 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40007 \Controller_inst/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40008 \Controller_inst/i8628_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/first_rhd2216_packet_c ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 \Controller_inst/rgd_info_sig_blue ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20009 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "ASYNC";
endmodule

module Controller_inst_SLICE_163 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40010 \Controller_inst/i2934_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/int_FIFO_RHD2216_RE_c ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x440F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_164 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_164_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i421 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_165 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_165_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_165_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i419 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i420 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_166 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_166_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i2 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_167 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_167_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_167_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i0 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i1 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_169 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_169_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i418 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_170 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_170_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i417 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_171 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_171_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i416 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_172 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_172_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_172_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i414 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i415 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_174 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_174_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_174_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i338 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i337 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_175 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_175_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_175_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i412 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i413 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_177 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_177_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_177_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i410 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i411 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_179 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_179_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_179_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i324 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i336 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_180 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_180_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i409 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_181 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i9052_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40012 \Controller_inst/i14984_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x8C80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x030F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_182 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_182_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_182_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i210 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i209 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_183 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_183_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i335 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_184 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_184_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_184_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i207 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i208 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_186 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_186_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_186_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i407 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i408 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_187 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_187_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i206 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_188 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_188_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_188_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i204 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i205 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_190 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_190_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_190_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i202 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i203 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_192 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_192_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_192_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i200 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i201 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_194 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_194_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_194_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i198 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i199 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_196 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_196_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_196_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i196 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i197 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_199 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_199_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i195 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_200 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_200_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_200_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i193 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i194 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_202 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_202_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_202_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i191 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i192 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_203 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_203_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_203_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i405 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i406 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_205 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_205_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i190 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_206 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_206_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_206_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i333 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i334 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_208 ( input DI0, D0, C0, B0, CE, LSR, CLK, 
    output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40013 \Controller_inst/i8781_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20009 \Controller_inst/rgd_info_sig_green ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_209 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_209_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_209_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i188 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i189 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_211 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_211_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i404 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_212 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_212_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_212_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i186 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i187 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_214 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_214_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_214_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i184 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i185 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_215 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_215_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_215_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i401 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i403 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_217 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_217_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i402 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_218 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_218_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i183 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_219 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_219_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_219_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i181 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i182 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_222 ( input DI1, DI0, D1, C1, B1, A1, D0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40014 \Controller_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 \Controller_inst.SLICE_222_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_RHD2216_TX_Byte__i2 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_RHD2216_TX_Byte__i1 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x8CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_223 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, 
    CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40015 \Controller_inst/i14981_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \Controller_inst/i1_3_lut_4_lut_adj_94 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/rhd_state_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_state_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x1110") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_224 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8931_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8759_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i31 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i0 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_225 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8932_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8761_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1257__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1257__i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_226 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8963_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \Controller_inst/i8762_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1256__i1 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1256__i0 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_228 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_228_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_228_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i331 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i332 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_230 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_230_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_230_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i399 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i400 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_231 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_231_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_231_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i179 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i180 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_233 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_233_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i330 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_234 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_234_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_234_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i328 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i329 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_237 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_237_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_237_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i397 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i398 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_238 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_238_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_238_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i326 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i327 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_240 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_240_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i325 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_242 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_242_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_242_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i395 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i396 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_245 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_245_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_245_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i322 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i323 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_247 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_247_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_247_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i320 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i321 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_249 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_249_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_249_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i393 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i394 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_250 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_250_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_250_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i177 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i178 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_252 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_252_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i176 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_253 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_253_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_253_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i174 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i175 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_256 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_256_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_256_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i318 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i319 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_258 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_258_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_258_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i316 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i317 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_260 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_260_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_260_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i391 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i392 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_261 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_261_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_261_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i510 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i511 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_263 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_263_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_263_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i172 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i173 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_265 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_265_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i171 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_266 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_266_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_266_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i169 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i170 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_269 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_269_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_269_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i314 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i315 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_271 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_271_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_271_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i312 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i313 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_273 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_273_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_273_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i389 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i390 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_274 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_274_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_274_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i508 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i509 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_275 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_275_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_275_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i167 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i168 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_277 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_277_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i166 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_278 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_278_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_278_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i164 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i165 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_281 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_281_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_281_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i310 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i311 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_283 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_283_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_283_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i308 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i309 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_285 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_285_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_285_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i387 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i388 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_287 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_287_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_287_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i162 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i163 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_289 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_289_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i161 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_290 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_290_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_290_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i159 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i160 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_293 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_293_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_293_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i306 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i307 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_295 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_295_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_295_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i304 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i305 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_297 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_297_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_297_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i385 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i386 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_298 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_298_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_298_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i506 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i507 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_299 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_299_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_299_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i157 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i158 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_301 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_301_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i156 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_302 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_302_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_302_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i154 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i155 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_305 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_305_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_305_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i302 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i303 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_307 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_307_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_307_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i300 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i301 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_309 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_309_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_309_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i383 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i384 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_311 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_311_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_311_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i152 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i153 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_313 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_313_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i151 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_314 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_314_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_314_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i149 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i150 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_317 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_317_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_317_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i298 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i299 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_319 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_319_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_319_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i296 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i297 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_321 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_321_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_321_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i381 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i382 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_322 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_322_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_322_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i504 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i505 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_323 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_323_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_323_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i147 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i148 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_325 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_325_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i146 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_326 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_326_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_326_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i144 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i145 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_329 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_329_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_329_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i294 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i295 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_331 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_331_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_331_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i292 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i293 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_333 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_333_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_333_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i379 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i380 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_335 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_335_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_335_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i142 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i143 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_337 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_337_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_337_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i140 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i141 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_339 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_339_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_339_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i138 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i139 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_341 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_341_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_341_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i290 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i291 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_343 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_343_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_343_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i288 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i289 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_345 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_345_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_345_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i377 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i378 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_346 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_346_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_346_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i502 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i503 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_348 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_348_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i137 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_349 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_349_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_349_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i135 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i136 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_351 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_351_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_351_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i133 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i134 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_353 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_353_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_353_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i286 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i287 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_355 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_355_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_355_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i284 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i285 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_357 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_357_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_357_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i375 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i376 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_360 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_360_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i132 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_361 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_361_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_361_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i130 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i131 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_363 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_363_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_363_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i128 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i129 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_365 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_365_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_365_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i282 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i283 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_367 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_367_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_367_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i280 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i281 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_369 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_369_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_369_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i373 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i374 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_370 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_370_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_370_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i500 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i501 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_372 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_372_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i127 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_373 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_373_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i126 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_374 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_374_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_374_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i124 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i125 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_377 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_377_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_377_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i278 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i279 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_379 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_379_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_379_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i276 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i277 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_381 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_381_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_381_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i371 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i372 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_383 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_383_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_383_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i498 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i499 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_384 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_384_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_384_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i122 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i123 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_386 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_386_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_386_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i120 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i121 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_388 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_388_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_388_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i118 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i119 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_390 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_390_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_390_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i274 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i275 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_392 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_392_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_392_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i272 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i273 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_394 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_394_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_394_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i369 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i370 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_397 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_397_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i117 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_398 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_398_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_398_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i115 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i116 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_400 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_400_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_400_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i113 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i114 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_402 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_402_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_402_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i270 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i271 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_404 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_404_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_404_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i268 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i269 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_406 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_406_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_406_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i367 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i368 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_407 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_407_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_407_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i496 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i497 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_409 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_409_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i112 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_410 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_410_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_410_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i110 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i111 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_412 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_412_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_412_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i108 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i109 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_414 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_414_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_414_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i266 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i267 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_416 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_416_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_416_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i264 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i265 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_418 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_418_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_418_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i365 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i366 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_421 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_421_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i107 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_422 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_422_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_422_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i105 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i106 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_424 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_424_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_424_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i103 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i104 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_426 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_426_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_426_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i262 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i263 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_428 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_428_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_428_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i260 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i261 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_430 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_430_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_430_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i363 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i364 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_431 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_431_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_431_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i494 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i495 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_433 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_433_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i102 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_434 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_434_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i101 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_435 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_435_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_435_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i99 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i100 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_438 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_438_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_438_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i258 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i259 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_440 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_440_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_440_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i256 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i257 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_442 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_442_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_442_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i361 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i362 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_444 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_444_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_444_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i492 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i493 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_445 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_445_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_445_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i97 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i98 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_447 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_447_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_447_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i95 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i96 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_449 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_449_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_449_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i93 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i94 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_451 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_451_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_451_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i254 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i255 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_453 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_453_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_453_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i252 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i253 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_455 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_455_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_455_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i359 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i360 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_458 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_458_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i92 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_459 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_459_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_459_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i90 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i91 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_461 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_461_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_461_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i88 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i89 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_463 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_463_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_463_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i250 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i251 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_465 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_465_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_465_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i248 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i249 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_467 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_467_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_467_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i357 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i358 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_468 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_468_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_468_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i490 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i491 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_470 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_470_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i247 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_471 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_471_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_471_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i245 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i246 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_473 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_473_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_473_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i355 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i356 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_476 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_476_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i87 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_477 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_477_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_477_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i85 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i86 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_479 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_479_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_479_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i83 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i84 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_481 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_481_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_481_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i243 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i244 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_483 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_483_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_483_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i241 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i242 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_485 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_485_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_485_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i353 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i354 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_486 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_486_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_486_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i488 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i489 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_488 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_488_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i82 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_489 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_489_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i81 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_490 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_490_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_490_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i79 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i80 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_493 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_493_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_493_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i239 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i240 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_495 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_495_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_495_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i237 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i238 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_497 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_497_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_497_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i351 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i352 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_499 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_499_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_499_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i486 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i487 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_500 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_500_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_500_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i77 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i78 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_502 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_502_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_502_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i75 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i76 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_504 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_504_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_504_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i73 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i74 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_506 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_506_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_506_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i235 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i236 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_508 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_508_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_508_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i233 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i234 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_510 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_510_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_510_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i349 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i350 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_513 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_513_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i72 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_514 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_514_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_514_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i70 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i71 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_516 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_516_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_516_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i68 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i69 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_518 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_518_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_518_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i231 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i232 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_520 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_520_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_520_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i229 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i230 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_522 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_522_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_522_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i347 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i348 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_523 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_523_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_523_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i484 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i485 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_525 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_525_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i67 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_526 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_526_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_526_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i65 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i66 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_528 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_528_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_528_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i63 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i64 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_530 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_530_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_530_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i227 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i228 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_532 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_532_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_532_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i225 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i226 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_534 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_534_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_534_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i345 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i346 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_537 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_537_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i62 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_538 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_538_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i61 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_539 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_539_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_539_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i59 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i60 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_542 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_542_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_542_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i223 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i224 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_544 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_544_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_544_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i221 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i222 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_546 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_546_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_546_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i343 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i344 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_547 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_547_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_547_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i482 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i483 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_549 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_549_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_549_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i57 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i58 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_551 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_551_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_551_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i55 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i56 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_553 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_553_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_553_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i53 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i54 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_555 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_555_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_555_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i219 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i220 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_557 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_557_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_557_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i217 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i218 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_559 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_559_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_559_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i341 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i342 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_560 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_560_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_560_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i480 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i481 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_562 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_562_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i52 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_563 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_563_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_563_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i50 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i51 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_565 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_565_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_565_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i48 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i49 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_567 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_567_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_567_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i215 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i216 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_569 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_569_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_569_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i213 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i214 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_571 ( input DI1, DI0, B1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40020 \Controller_inst.SLICE_571_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_571_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i339 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i340 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_574 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_574_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i47 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_575 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_575_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_575_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i45 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i46 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_579 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_579_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_579_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i211 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i212 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_584 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_584_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_584_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i478 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i479 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_586 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_586_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i477 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_587 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_587_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_587_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i475 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i476 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_589 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_589_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_589_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i473 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i474 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_590 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_590_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i42 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_592 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_592_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i41 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_593 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_593_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_593_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i471 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i472 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_594 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_594_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_594_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i39 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i40 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_597 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_597_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_597_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i469 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i470 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_598 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_598_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_598_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i37 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i38 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_601 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_601_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_601_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i467 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i468 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_602 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_602_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_602_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i35 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i36 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_605 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_605_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_605_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i465 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i466 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_606 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_606_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_606_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i33 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i34 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_609 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_609_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_609_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i463 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i464 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_610 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_610_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_610_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i31 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i32 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_613 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_613_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_613_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i461 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i462 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_614 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_614_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_614_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i29 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i30 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_617 ( input DI1, DI0, B1, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40020 \Controller_inst.SLICE_617_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \Controller_inst.SLICE_617_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i459 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i460 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_618 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_618_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_618_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i27 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i28 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_621 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_621_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_621_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i457 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i458 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_622 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_622_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_622_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i25 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i26 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_625 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_625_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_625_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i455 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i456 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_626 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_626_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_626_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i23 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i24 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_629 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_629_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_629_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i453 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i454 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_630 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_630_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_630_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i21 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i22 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_633 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_633_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_633_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i451 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i452 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_634 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_634_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_634_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i19 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i20 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_637 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_637_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_637_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i449 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i450 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_638 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_638_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_638_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i17 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i18 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_641 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_641_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_641_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i447 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i448 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_642 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_642_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_642_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i15 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i16 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_645 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_645_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_645_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i445 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i446 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_646 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_646_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_646_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i13 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i14 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_649 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_649_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_649_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i443 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i444 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_650 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_650_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_650_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i11 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i12 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_653 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_653_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_653_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i441 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i442 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_654 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_654_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_654_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i9 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i10 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_657 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_657_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_657_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i439 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i440 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_658 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_658_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_658_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i7 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i8 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_661 ( input DI1, DI0, C1, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_661_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \Controller_inst.SLICE_661_K0 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i437 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i438 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_662 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_662_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_662_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i5 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i6 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_665 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_665_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_665_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i435 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i436 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_666 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_666_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_666_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i3 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_STM32_TX_Byte_i0_i4 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_670 ( input DI0, D0, C0, B0, A0, LSR, CLK, 
    output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40022 \Controller_inst/i5684_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/int_FIFO_RHD2132_RE_c ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFD08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_671 ( input DI1, DI0, D1, D0, C0, A0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_671_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \Controller_inst/i5683_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_DV_c ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \Controller_inst/int_STM32_TX_DV_c ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_674 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \Controller_inst/i8849_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40025 \Controller_inst/i8850_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xA280") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xC480") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_676 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40024 \Controller_inst/i8847_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40025 \Controller_inst/i8848_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_678 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40026 \Controller_inst/i8845_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40027 \Controller_inst/i8846_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_680 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \Controller_inst/i8843_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40028 \Controller_inst/i8844_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xB080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_682 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40029 \Controller_inst/i8841_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40025 \Controller_inst/i8842_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xC0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_684 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40030 \Controller_inst/i8839_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40031 \Controller_inst/i8840_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_686 ( input DI1, DI0, D1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_686_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \Controller_inst/i8838_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i16 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x8C80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_688 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_688_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_688_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i18 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i17 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_690 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_690_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_690_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i20 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i19 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_692 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_692_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_692_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i22 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i21 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_694 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_694_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_694_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i24 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i23 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_696 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_696_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_696_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i26 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i25 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_698 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_698_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_698_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i28 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i27 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_700 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_700_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_700_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i30 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i29 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_702 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_702_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_702_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i32 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i31 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_704 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_704_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_704_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i34 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i33 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_706 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_706_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_706_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i36 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i35 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_708 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_708_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_708_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i38 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i37 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_710 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_710_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_710_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i40 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i39 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_712 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_712_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_712_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i42 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i41 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_714 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_714_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_714_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i44 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i43 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_716 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_716_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_716_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i46 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i45 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_718 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_718_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_718_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i48 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i47 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_720 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_720_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_720_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i50 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i49 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_722 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_722_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_722_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i52 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i51 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_724 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_724_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_724_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i54 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i53 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_726 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_726_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_726_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i56 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i55 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_728 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_728_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_728_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i58 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i57 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_730 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_730_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_730_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i60 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i59 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_732 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_732_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_732_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i62 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i61 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_734 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_734_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_734_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i64 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i63 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_736 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_736_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_736_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i66 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i65 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_738 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_738_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_738_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i68 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i67 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_740 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_740_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_740_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i70 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i69 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_742 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_742_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_742_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i72 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i71 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_744 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_744_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_744_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i74 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i73 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_746 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_746_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_746_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i76 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i75 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_748 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_748_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_748_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i78 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i77 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_750 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_750_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_750_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i80 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i79 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_752 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_752_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_752_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i82 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i81 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_754 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_754_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_754_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i84 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i83 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_756 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_756_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_756_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i86 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i85 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_758 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_758_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_758_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i88 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i87 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_760 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_760_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_760_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i90 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i89 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_762 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_762_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_762_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i92 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i91 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_764 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_764_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_764_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i94 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i93 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_766 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_766_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_766_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i96 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i95 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_768 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_768_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_768_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i98 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i97 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_770 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_770_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_770_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i100 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i99 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_772 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_772_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_772_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i102 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i101 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_774 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_774_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_774_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i104 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i103 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_776 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_776_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_776_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i106 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i105 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_778 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_778_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_778_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i108 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i107 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_780 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_780_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_780_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i110 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i109 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_782 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_782_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_782_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i112 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i111 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_784 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_784_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_784_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i114 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i113 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_786 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_786_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_786_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i116 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i115 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_788 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_788_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_788_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i118 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i117 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_790 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_790_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_790_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i120 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i119 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_792 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_792_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_792_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i122 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i121 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_794 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_794_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_794_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i124 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i123 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_796 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_796_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_796_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i126 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i125 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_798 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_798_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_798_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i128 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i127 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_800 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_800_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_800_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i130 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i129 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_802 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_802_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_802_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i132 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i131 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_804 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_804_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_804_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i134 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i133 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_806 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_806_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_806_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i136 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i135 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_808 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_808_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_808_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i138 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i137 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_810 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_810_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_810_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i140 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i139 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_812 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_812_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_812_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i142 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i141 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_814 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_814_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_814_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i144 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i143 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_816 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_816_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_816_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i146 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i145 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_818 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_818_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_818_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i148 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i147 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_820 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_820_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_820_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i150 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i149 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_822 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_822_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_822_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i152 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i151 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_824 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_824_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_824_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i154 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i153 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_826 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_826_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_826_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i156 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i155 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_828 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_828_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_828_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i158 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i157 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_830 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_830_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_830_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i160 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i159 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_832 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_832_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_832_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i162 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i161 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_834 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_834_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_834_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i164 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i163 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_836 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_836_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_836_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i166 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i165 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_838 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_838_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_838_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i168 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i167 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_840 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_840_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_840_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i170 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i169 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_842 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_842_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_842_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i172 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i171 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_844 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_844_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_844_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i174 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i173 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_846 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_846_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_846_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i176 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i175 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_848 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_848_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_848_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i178 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i177 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_850 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_850_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_850_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i180 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i179 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_852 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_852_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_852_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i182 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i181 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_854 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_854_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_854_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i184 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i183 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_856 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_856_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_856_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i186 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i185 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_858 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_858_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_858_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i188 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i187 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_860 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_860_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_860_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i190 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i189 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_862 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_862_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_862_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i192 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i191 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_864 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_864_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_864_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i194 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i193 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_866 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_866_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_866_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i196 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i195 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_868 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_868_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_868_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i198 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i197 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_870 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_870_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_870_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i200 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i199 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_872 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_872_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_872_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i202 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i201 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_874 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_874_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_874_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i204 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i203 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_876 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_876_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_876_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i206 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i205 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_878 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_878_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_878_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i208 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i207 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_880 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_880_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_880_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i210 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i209 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_882 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_882_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_882_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i212 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i211 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_884 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_884_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_884_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i214 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i213 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_886 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_886_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_886_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i216 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i215 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_888 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_888_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_888_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i218 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i217 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_890 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_890_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_890_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i220 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i219 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_892 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_892_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_892_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i222 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i221 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_894 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_894_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_894_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i224 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i223 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_896 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_896_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_896_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i226 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i225 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_898 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_898_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_898_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i228 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i227 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_900 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_900_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_900_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i230 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i229 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_902 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_902_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_902_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i232 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i231 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_904 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_904_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_904_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i234 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i233 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_906 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_906_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_906_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i236 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i235 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_908 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_908_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_908_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i238 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i237 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_910 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_910_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_910_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i240 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i239 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_912 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_912_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_912_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i242 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i241 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_914 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_914_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_914_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i244 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i243 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_916 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_916_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_916_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i246 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i245 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_918 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_918_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_918_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i248 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i247 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_920 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_920_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_920_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i250 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i249 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_922 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_922_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_922_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i252 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i251 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_924 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_924_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_924_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i254 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i253 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_926 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_926_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_926_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i256 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i255 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_928 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_928_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_928_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i258 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i257 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_930 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_930_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_930_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i260 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i259 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_932 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_932_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_932_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i262 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i261 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_934 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_934_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_934_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i264 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i263 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_936 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_936_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_936_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i266 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i265 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_938 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_938_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_938_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i268 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i267 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_940 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_940_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_940_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i270 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i269 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_942 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_942_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_942_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i272 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i271 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_944 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_944_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_944_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i274 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i273 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_946 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_946_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_946_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i276 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i275 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_948 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_948_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_948_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i278 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i277 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_950 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_950_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_950_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i280 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i279 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_952 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_952_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_952_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i282 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i281 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_954 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_954_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_954_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i284 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i283 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_956 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_956_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_956_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i286 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i285 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_958 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_958_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_958_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i288 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i287 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_960 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_960_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_960_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i290 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i289 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_962 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_962_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_962_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i292 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i291 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_964 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_964_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_964_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i294 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i293 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_966 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_966_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_966_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i296 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i295 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_968 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_968_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_968_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i298 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i297 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_970 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_970_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_970_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i300 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i299 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_972 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_972_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_972_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i302 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i301 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_974 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_974_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_974_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i304 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i303 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_976 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_976_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_976_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i306 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i305 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_978 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_978_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_978_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i308 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i307 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_980 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_980_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_980_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i310 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i309 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_982 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_982_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_982_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i312 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i311 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_984 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_984_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_984_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i314 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i313 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_986 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_986_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_986_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i316 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i315 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_988 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_988_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_988_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i318 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i317 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_990 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_990_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_990_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i320 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i319 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_992 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_992_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_992_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i322 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i321 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_994 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_994_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_994_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i324 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i323 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_996 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_996_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_996_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i326 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i325 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_998 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_998_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_998_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i328 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i327 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1000 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1000_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1000_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i330 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i329 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1002 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1002_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1002_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i332 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i331 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1004 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1004_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1004_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i334 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i333 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1006 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1006_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1006_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i336 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i335 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1008 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1008_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1008_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i338 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i337 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1010 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1010_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1010_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i340 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i339 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1012 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1012_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1012_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i342 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i341 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1014 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1014_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1014_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i344 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i343 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1016 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1016_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1016_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i346 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i345 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1018 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1018_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1018_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i348 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i347 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1020 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1020_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1020_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i350 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i349 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1022 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1022_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1022_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i352 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i351 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1024 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1024_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1024_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i354 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i353 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1026 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1026_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1026_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i356 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i355 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1028 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1028_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1028_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i358 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i357 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1030 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1030_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1030_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i360 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i359 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1032 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1032_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1032_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i362 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i361 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1034 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1034_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1034_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i364 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i363 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1036 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1036_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1036_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i366 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i365 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1038 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1038_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1038_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i368 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i367 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1040 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1040_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1040_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i370 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i369 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1042 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1042_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1042_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i372 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i371 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1044 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1044_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1044_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i374 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i373 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1046 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1046_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1046_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i376 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i375 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1048 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1048_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1048_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i378 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i377 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1050 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1050_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1050_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i380 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i379 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1052 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1052_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1052_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i382 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i381 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1054 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1054_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1054_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i384 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i383 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1056 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1056_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1056_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i386 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i385 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1058 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1058_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1058_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i388 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i387 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1060 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1060_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1060_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i390 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i389 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1062 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1062_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1062_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i392 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i391 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1064 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1064_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1064_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i394 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i393 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1066 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1066_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1066_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i396 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i395 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1068 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1068_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1068_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i398 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i397 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1070 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1070_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1070_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i400 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i399 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1072 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1072_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1072_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i402 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i401 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1074 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1074_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1074_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i404 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i403 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1076 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1076_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1076_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i406 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i405 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1078 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1078_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1078_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i408 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i407 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1080 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1080_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1080_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i410 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i409 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1082 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1082_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1082_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i412 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i411 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1084 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1084_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1084_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i414 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i413 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1086 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1086_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1086_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i416 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i415 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1088 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1088_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1088_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i418 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i417 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1090 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1090_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1090_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i420 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i419 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1092 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1092_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1092_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i422 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i421 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1094 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1094_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1094_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i424 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i423 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1096 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1096_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1096_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i426 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i425 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1098 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1098_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1098_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i428 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i427 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1100 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1100_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1100_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i430 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i429 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1102 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1102_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1102_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i432 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i431 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1104 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1104_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1104_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i434 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i433 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1106 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1106_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1106_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i436 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i435 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1108 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1108_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1108_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i438 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i437 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1110 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1110_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1110_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i440 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i439 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1112 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1112_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1112_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i442 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i441 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1114 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1114_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1114_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i444 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i443 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1116 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1116_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1116_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i446 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i445 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1118 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1118_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1118_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i448 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i447 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1120 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1120_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1120_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i450 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i449 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1122 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1122_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1122_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i452 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i451 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1124 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1124_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1124_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i454 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i453 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1126 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1126_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1126_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i456 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i455 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1128 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1128_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1128_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i458 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i457 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1130 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1130_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1130_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i460 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i459 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1132 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1132_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1132_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i462 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i461 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1134 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1134_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1134_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i464 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i463 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1136 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1136_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1136_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i466 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i465 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1138 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1138_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1138_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i468 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i467 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1140 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1140_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1140_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i470 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i469 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1142 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1142_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1142_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i472 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i471 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1144 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1144_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1144_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i474 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i473 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1146 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1146_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1146_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i476 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i475 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1148 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1148_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1148_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i478 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i477 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1150 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1150_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1150_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i480 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i479 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1152 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1152_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1152_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i482 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i481 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1154 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1154_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1154_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i484 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i483 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1156 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1156_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1156_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i486 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i485 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1158 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1158_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1158_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i488 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i487 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1160 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1160_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1160_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i490 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i489 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1162 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1162_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer__i491 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1163 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1163_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1163_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i493 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i492 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1165 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1165_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1165_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i495 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i494 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1167 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1167_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1167_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i497 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i496 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1169 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1169_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer__i498 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1170 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1170_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1170_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i500 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i499 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1172 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1172_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1172_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i502 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i501 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1174 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1174_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer__i503 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1175 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1175_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1175_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i505 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i504 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1177 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1177_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1177_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i507 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i506 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1179 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1179_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer__i508 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1180 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1180_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1180_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i510 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/temp_buffer__i509 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1182 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1182_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/temp_buffer__i511 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1183 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40033 \Controller_inst/i3_4_lut_adj_43 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40034 \Controller_inst/i3_3_lut_adj_45 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/stm32_state_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_state_i0_i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xF8FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1185 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, 
    CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40035 \Controller_inst/i3_4_lut_adj_39 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40036 \Controller_inst/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/stm32_state_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_state_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFFB3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1188 ( input DI1, DI0, C1, D0, C0, B0, A0, CE, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1188_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 \Controller_inst/i1_3_lut_4_lut_adj_97 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_RHD2216_TX_Byte__i4 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/int_RHD2216_TX_Byte__i3 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xD0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1190 ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40038 \Controller_inst/i1_2_lut_4_lut_adj_89 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/int_RHD2216_TX_Byte__i6 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1192 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40039 \Controller_inst/i8902_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/i8901_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i2 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i1 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1194 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40039 \Controller_inst/i8904_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/i8903_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i4 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i3 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1196 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40039 \Controller_inst/i8906_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/i8905_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i6 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i5 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1198 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8908_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8907_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i8 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i7 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1200 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8910_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8909_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i9 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1202 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8912_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8911_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i12 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i11 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1204 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8914_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8913_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i14 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i13 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1206 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8916_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8915_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i16 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i15 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1208 ( input DI1, DI0, D1, C1, C0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40041 \Controller_inst/i8918_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \Controller_inst/i8917_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i18 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i17 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1210 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40039 \Controller_inst/i8920_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/i8919_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i20 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i19 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1212 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40039 \Controller_inst/i8922_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/i8921_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i22 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i21 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1214 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8924_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8923_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i24 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i23 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1216 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8926_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8925_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i26 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i25 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1218 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8928_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8927_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i28 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i27 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1220 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8930_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8929_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i30 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/full_cycle_count_1261__i29 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1224 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40039 \Controller_inst/i8934_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/i8933_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1257__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1257__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1226 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40039 \Controller_inst/i8936_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/i8935_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1257__i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1257__i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1228 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8938_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8937_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1257__i7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1257__i6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1230 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8940_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8939_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1257__i9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1257__i8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1232 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8942_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8941_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1257__i11 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1257__i10 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1234 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8944_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8943_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1257__i13 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1257__i12 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1236 ( input DI1, DI0, C1, A1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40043 \Controller_inst/i8962_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8945_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1257__i31 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1257__i14 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1237 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8947_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8946_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1257__i16 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1257__i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1239 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8949_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8948_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1257__i18 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1257__i17 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1241 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8951_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8950_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1257__i20 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1257__i19 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1243 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8953_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8952_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1257__i22 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1257__i21 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1245 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8955_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8954_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1257__i24 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1257__i23 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1247 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8957_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8956_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1257__i26 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1257__i25 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1249 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8959_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8958_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1257__i28 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1257__i27 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1251 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8961_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8960_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_index_1257__i30 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/rhd_index_1257__i29 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1255 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8965_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8964_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1256__i3 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1256__i2 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1258 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8968_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8967_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1256__i6 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1256__i5 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1260 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8970_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8969_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1256__i8 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1256__i7 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1262 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8972_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8971_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1256__i10 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1256__i9 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1265 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40039 \Controller_inst/i8975_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/i8974_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1256__i13 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1256__i12 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1267 ( input DI1, DI0, D1, B1, D0, C0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40039 \Controller_inst/i8977_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/i8976_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1256__i15 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1256__i14 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1269 ( input DI1, DI0, D1, C1, C0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8979_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \Controller_inst/i8978_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1256__i17 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1256__i16 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1271 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8981_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8980_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1256__i19 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1256__i18 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1273 ( input DI1, DI0, C1, A1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40043 \Controller_inst/i8983_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8982_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1256__i21 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1256__i20 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1275 ( input DI1, DI0, C1, A1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40043 \Controller_inst/i8985_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8984_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1256__i23 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1256__i22 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1277 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8987_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8986_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1256__i25 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1256__i24 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1279 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8989_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8988_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1256__i27 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1256__i26 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1281 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8991_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8990_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1256__i29 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1256__i28 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1283 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8993_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/i8992_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1256__i31 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/stm32_counter_1256__i30 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1285 ( input DI1, DI0, D1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1285_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40045 \Controller_inst/i9016_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_1268__i4 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \Controller_inst/init_FIFO_RHD2216_Read_c ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xFF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1287 ( input DI0, D0, C0, 
    B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40046 \Controller_inst/SPI_Master_CS_STM32_1/i3238_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20009 \Controller_inst/SPI_Master_CS_STM32_1/r_SM_CS_FSM_i1 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x22F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1289 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40047 \Controller_inst/SPI_Master_CS_STM32_1/i8881_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \Controller_inst/SPI_Master_CS_STM32_1/i15006_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i3 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i4 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xA802") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xF3B7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1292 ( input DI1, DI0, D1, 
    C1, B1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40049 \Controller_inst/SPI_Master_CS_STM32_1/i8670_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \Controller_inst/SPI_Master_CS_STM32_1/i8879_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i1 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x0CC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xA208") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1293 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40051 \Controller_inst/SPI_Master_CS_STM32_1/i3234_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40052 \Controller_inst.SPI_Master_CS_STM32_1.i3236_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_SM_CS_FSM_i3 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_SM_CS_FSM_i2 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x8F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1295 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40053 \Controller_inst/SPI_Master_CS_STM32_1/i8893_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 \Controller_inst/SPI_Master_CS_STM32_1/i8892_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1264__i2 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1264__i1 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1297 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40055 \Controller_inst/SPI_Master_CS_STM32_1/i8895_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 \Controller_inst/SPI_Master_CS_STM32_1/i8894_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1264__i4 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1264__i3 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1299 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40055 \Controller_inst/SPI_Master_CS_STM32_1/i8897_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 \Controller_inst/SPI_Master_CS_STM32_1/i8896_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1264__i6 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1264__i5 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_1301 ( input DI1, DI0, D1, 
    C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40053 \Controller_inst/SPI_Master_CS_STM32_1/i8899_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40057 \Controller_inst/SPI_Master_CS_STM32_1/i8898_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1264__i8 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1264__i7 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1306 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40058 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i3226_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40059 \Controller_inst/i14997_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/r_SM_CS_FSM_i1 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_TX_Ready ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x22F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x000F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1308 ( input 
    DI0, D0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40060 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i17_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_c 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1310 ( input 
    DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40061 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i56_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_SPI_MOSI ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1311 ( input 
    DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40062 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8734_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8636_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i1 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i0 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1312 ( input 
    DI0, D0, B0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40064 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8735_2_lut ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i10 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1313 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1313_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i511 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1314 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1314_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1314_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i509 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i510 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1316 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1316_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1316_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i507 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i508 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1318 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1318_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1318_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i505 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i506 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1320 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1320_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i504 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1321 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1321_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1321_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i502 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i503 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1323 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1323_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1323_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i497 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i501 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1324 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1324_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i500 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1325 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1325_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1325_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i498 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i499 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1328 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1328_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i496 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1329 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1329_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1329_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i494 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i495 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1331 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1331_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1331_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i492 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i493 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1333 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1333_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i491 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1334 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1334_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1334_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i489 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i490 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1336 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1336_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1336_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i487 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i488 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1338 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1338_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1338_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i485 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i486 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1340 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1340_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1340_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i483 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i484 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1342 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1342_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1342_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i481 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i482 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1344 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1344_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1344_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i479 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i480 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1346 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1346_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1346_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i477 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i478 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1348 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1348_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1348_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i475 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i476 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1350 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1350_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1350_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i473 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i474 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1352 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1352_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1352_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i471 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i472 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1354 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1354_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1354_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i469 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i470 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1356 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1356_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1356_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i467 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i468 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1358 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1358_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1358_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i465 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i466 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1360 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1360_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1360_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i463 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i464 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1362 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1362_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i462 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1363 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1363_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1363_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i460 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i461 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1365 ( input DI1, DI0, B1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40020 \Controller_inst.SLICE_1365_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1365_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i458 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i459 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1367 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1367_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1367_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i456 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i457 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1369 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1369_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1369_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i454 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i455 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1371 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1371_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1371_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i452 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i453 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1373 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1373_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1373_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i450 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i451 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1375 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1375_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1375_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i448 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i449 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1377 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1377_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1377_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i446 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i447 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1379 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1379_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1379_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i444 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i445 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1381 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1381_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1381_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i442 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i443 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1383 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1383_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1383_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i440 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i441 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1385 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1385_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1385_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i438 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i439 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1387 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1387_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1387_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i436 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i437 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1389 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1389_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1389_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i434 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i435 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1392 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1392_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1392_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i432 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i433 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1394 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1394_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1394_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i430 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i431 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1396 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1396_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1396_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i428 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i429 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1398 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1398_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1398_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i426 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i427 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1400 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1400_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1400_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i424 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i425 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1402 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1402_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1402_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i422 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i423 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1404 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1404_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1404_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i420 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i421 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1406 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1406_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1406_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i418 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i419 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1408 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1408_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1408_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i416 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i417 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1410 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1410_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1410_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i414 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i415 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1412 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1412_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1412_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i412 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i413 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1414 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1414_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1414_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i410 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i411 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1416 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1416_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1416_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i408 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i409 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1418 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1418_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1418_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i406 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i407 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1420 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1420_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1420_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i404 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i405 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1422 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1422_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1422_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i402 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i403 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1424 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1424_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1424_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i400 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i401 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1426 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1426_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1426_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i398 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i399 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1428 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1428_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1428_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i396 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i397 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1430 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1430_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1430_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i394 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i395 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1432 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1432_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1432_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i392 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i393 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1434 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1434_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1434_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i390 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i391 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1436 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1436_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1436_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i388 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i389 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1438 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1438_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1438_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i386 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i387 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1440 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1440_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1440_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i384 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i385 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1442 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1442_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1442_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i382 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i383 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1444 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1444_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1444_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i380 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i381 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1446 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1446_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1446_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i378 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i379 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1448 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1448_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1448_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i376 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i377 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1450 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1450_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1450_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i374 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i375 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1452 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1452_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1452_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i372 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i373 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1454 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1454_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1454_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i370 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i371 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1456 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1456_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1456_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i368 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i369 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1458 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1458_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1458_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i366 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i367 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1460 ( input DI1, DI0, B1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40020 \Controller_inst.SLICE_1460_K1 ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1460_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i364 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i365 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1462 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1462_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1462_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i362 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i363 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1464 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1464_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1464_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i360 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i361 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1466 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1466_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1466_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i358 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i359 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1468 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1468_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1468_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i356 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i357 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1470 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1470_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1470_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i354 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i355 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1472 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1472_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1472_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i352 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i353 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1474 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1474_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1474_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i350 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i351 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1476 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1476_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1476_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i348 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i349 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1478 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1478_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1478_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i346 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i347 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1480 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1480_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1480_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i344 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i345 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1482 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1482_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1482_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i342 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i343 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1484 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1484_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1484_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i340 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i341 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1486 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1486_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1486_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i338 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i339 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1488 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1488_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1488_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i336 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i337 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1490 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1490_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1490_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i334 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i335 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1492 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1492_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1492_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i332 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i333 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1494 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1494_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1494_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i330 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i331 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1496 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1496_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1496_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i328 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i329 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1498 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1498_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1498_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i326 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i327 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1500 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1500_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1500_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i324 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i325 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1502 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1502_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1502_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i322 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i323 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1504 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1504_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1504_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i320 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i321 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1506 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1506_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1506_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i318 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i319 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1508 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1508_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1508_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i316 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i317 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1510 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1510_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1510_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i314 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i315 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1512 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1512_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1512_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i312 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i313 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1514 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1514_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1514_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i310 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i311 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1516 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1516_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1516_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i308 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i309 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1518 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1518_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1518_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i306 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i307 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1520 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1520_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1520_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i304 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i305 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1522 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1522_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1522_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i302 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i303 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1524 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1524_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1524_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i300 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i301 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1526 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1526_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1526_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i298 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i299 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1528 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1528_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1528_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i296 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i297 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1530 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1530_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1530_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i294 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i295 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1532 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1532_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1532_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i292 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i293 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1534 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1534_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1534_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i290 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i291 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1536 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1536_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1536_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i288 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i289 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1538 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1538_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1538_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i286 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i287 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1540 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1540_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1540_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i284 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i285 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1542 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1542_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1542_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i282 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i283 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1544 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1544_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1544_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i280 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i281 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1546 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1546_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1546_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i278 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i279 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1548 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1548_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1548_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i276 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i277 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1550 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1550_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1550_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i274 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i275 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1552 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1552_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1552_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i272 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i273 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1554 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1554_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1554_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i270 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i271 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1556 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1556_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1556_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i268 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i269 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1558 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1558_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1558_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i266 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i267 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1560 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1560_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1560_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i264 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i265 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1562 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1562_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1562_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i262 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i263 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1564 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1564_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1564_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i260 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i261 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1566 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1566_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1566_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i258 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i259 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1568 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1568_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1568_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i256 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i257 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1570 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1570_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1570_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i254 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i255 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1572 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1572_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1572_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i252 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i253 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1574 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1574_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1574_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i250 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i251 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1576 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1576_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1576_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i248 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i249 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1578 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1578_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1578_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i246 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i247 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1580 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1580_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1580_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i244 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i245 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1582 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1582_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1582_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i242 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i243 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1584 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1584_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1584_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i240 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i241 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1586 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1586_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1586_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i238 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i239 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1588 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1588_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1588_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i236 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i237 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1590 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1590_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1590_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i234 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i235 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1592 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1592_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1592_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i232 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i233 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1594 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1594_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1594_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i230 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i231 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1596 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1596_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1596_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i228 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i229 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1598 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1598_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1598_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i226 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i227 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1600 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1600_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1600_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i224 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i225 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1602 ( input DI1, DI0, C1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1602_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1602_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i222 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i223 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1604 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1604_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1604_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i220 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i221 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1606 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1606_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1606_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i218 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i219 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1608 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1608_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1608_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i216 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i217 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1610 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1610_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1610_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i214 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i215 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1612 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1612_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1612_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i212 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i213 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1614 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1614_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1614_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i210 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i211 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1616 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1616_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1616_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i208 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i209 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1618 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1618_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1618_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i206 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i207 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1620 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1620_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1620_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i204 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i205 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1622 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1622_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1622_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i202 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i203 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1624 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1624_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1624_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i200 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i201 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1626 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1626_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1626_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i198 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i199 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1628 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1628_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1628_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i196 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i197 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1630 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1630_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1630_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i194 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i195 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1632 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1632_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1632_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i192 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i193 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1634 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1634_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1634_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i190 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i191 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1636 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1636_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1636_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i188 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i189 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1638 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1638_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1638_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i186 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i187 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1640 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1640_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1640_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i184 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i185 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1642 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1642_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1642_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i182 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i183 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1644 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1644_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1644_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i180 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i181 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1646 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1646_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1646_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i178 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i179 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1648 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1648_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1648_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i176 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i177 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1650 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1650_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1650_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i174 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i175 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1652 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1652_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1652_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i172 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i173 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1654 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1654_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1654_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i170 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i171 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1656 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1656_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1656_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i168 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i169 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1658 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1658_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1658_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i166 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i167 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1660 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1660_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1660_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i164 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i165 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1662 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1662_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1662_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i162 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i163 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1664 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1664_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1664_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i160 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i161 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1666 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1666_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1666_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i158 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i159 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1668 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1668_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1668_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i156 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i157 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1670 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1670_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1670_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i154 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i155 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1672 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1672_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1672_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i152 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i153 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1674 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1674_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1674_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i150 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i151 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1676 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1676_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1676_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i148 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i149 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1678 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1678_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1678_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i146 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i147 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1680 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1680_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1680_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i144 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i145 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1682 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1682_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1682_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i142 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i143 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1684 ( input DI0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40005 \Controller_inst.SLICE_1684_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i141 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1685 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1685_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1685_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i139 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i140 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1687 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1687_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1687_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i137 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i138 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1689 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1689_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1689_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i135 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i136 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1692 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1692_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1692_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i133 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i134 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1694 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1694_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1694_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i131 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i132 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1696 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1696_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1696_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i129 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i130 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1698 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1698_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1698_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i127 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i128 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1700 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1700_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1700_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i125 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i126 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1702 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1702_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i124 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1703 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1703_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1703_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i122 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i123 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1705 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1705_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1705_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i120 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i121 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1707 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1707_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1707_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i118 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i119 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1709 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1709_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1709_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i116 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i117 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1711 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1711_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1711_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i114 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i115 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1713 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1713_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1713_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i112 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i113 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1715 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1715_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1715_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i110 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i111 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1717 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1717_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1717_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i108 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i109 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1719 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1719_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i107 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1720 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1720_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1720_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i105 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i106 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1722 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1722_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i104 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1723 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1723_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1723_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i102 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i103 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1725 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1725_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1725_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i100 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i101 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1727 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1727_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1727_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i98 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i99 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1729 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1729_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1729_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i96 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i97 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1731 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1731_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1731_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i94 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i95 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1733 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1733_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1733_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i92 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i93 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1735 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1735_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1735_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i90 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i91 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1737 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1737_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1737_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i88 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i89 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1739 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1739_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1739_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i86 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i87 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1741 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1741_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1741_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i84 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i85 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1743 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1743_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1743_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i82 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i83 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1745 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1745_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1745_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i80 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i81 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1747 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1747_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1747_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i78 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i79 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1749 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1749_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1749_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i76 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i77 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1751 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1751_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1751_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i74 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i75 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1753 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1753_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1753_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i72 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i73 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1755 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1755_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1755_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i70 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i71 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1757 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1757_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1757_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i68 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i69 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1759 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1759_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1759_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i66 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i67 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1761 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1761_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1761_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i64 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i65 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1763 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1763_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1763_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i62 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i63 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1765 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1765_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1765_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i60 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i61 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1767 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1767_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1767_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i58 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i59 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1769 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1769_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1769_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i56 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i57 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1771 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1771_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1771_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i54 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i55 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1773 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1773_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1773_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i52 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i53 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1775 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1775_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1775_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i50 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i51 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1777 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1777_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1777_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i48 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i49 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1779 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1779_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1779_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i46 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i47 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1781 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1781_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1781_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i44 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i45 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1783 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1783_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1783_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i42 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i43 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1785 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1785_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1785_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i40 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i41 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1787 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1787_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1787_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i38 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i39 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1789 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1789_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1789_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i36 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i37 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1791 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1791_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1791_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i34 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i35 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1793 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1793_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1793_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i32 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i33 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1795 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1795_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1795_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i30 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i31 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1797 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1797_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1797_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i28 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i29 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1799 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1799_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1799_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i26 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i27 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1801 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1801_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1801_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i24 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i25 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1803 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1803_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1803_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i22 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i23 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1805 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1805_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1805_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i20 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i21 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1807 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1807_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1807_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i18 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i19 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1809 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1809_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1809_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i16 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i17 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1811 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1811_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1811_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i14 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i15 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1813 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1813_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1813_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i12 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i13 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1815 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1815_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1815_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i10 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i11 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1817 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1817_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1817_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i8 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i9 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1819 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1819_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1819_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i6 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i7 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1821 ( input DI1, DI0, C1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.SLICE_1821_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1821_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i4 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i5 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1823 ( input DI1, DI0, D1, C0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1823_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.SLICE_1823_K0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i2 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i3 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1825 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1825_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i1 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1826 ( input 
    DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40062 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8726_2_lut_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8731_2_lut_2_lut ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i7 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i2 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1828 ( input 
    DI0, D0, C0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40066 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8808_2_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20009 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i2 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1829 ( input 
    DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40067 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8803_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8800_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i4 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i3 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1831 ( input 
    DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40067 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8807_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40068 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8804_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i6 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i5 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1833 ( input 
    DI1, DI0, D1, C1, A1, D0, C0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40069 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8806_2_lut_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8805_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i8 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i7 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1835 ( input 
    DI1, DI0, D1, B1, D0, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40071 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8729_2_lut_2_lut ( 
    .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8730_2_lut_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i4 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i3 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1837 ( input 
    DI1, DI0, D1, B1, D0, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40071 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8727_2_lut_2_lut ( 
    .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8728_2_lut_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i6 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i5 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_1841 ( input 
    DI1, DI0, D1, C1, D0, B0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40062 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8724_2_lut_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8725_2_lut_2_lut ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i9 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Edges_i8 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_2_SLICE_1845 ( input DI1, DI0, C1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 \Controller_inst.Controller_RHD_FIFO_2.SLICE_1845_K1 ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_2.SLICE_1845_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_2/int_FIFO_DATA__i2 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_2/int_FIFO_DATA__i1 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_2_SLICE_1847 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_2.SLICE_1847_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_2.SLICE_1847_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_2/int_FIFO_DATA__i4 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_2/int_FIFO_DATA__i3 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_2_SLICE_1849 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_2.SLICE_1849_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_2.SLICE_1849_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_2/int_FIFO_DATA__i6 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_2/int_FIFO_DATA__i5 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_2_SLICE_1851 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_2.SLICE_1851_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_2.SLICE_1851_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_2/int_FIFO_DATA__i8 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_2/int_FIFO_DATA__i7 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_2_SLICE_1853 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_2.SLICE_1853_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_2.SLICE_1853_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_2/int_FIFO_DATA__i10 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_2/int_FIFO_DATA__i9 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_2_SLICE_1855 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_2.SLICE_1855_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_2.SLICE_1855_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_2/int_FIFO_DATA__i12 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_2/int_FIFO_DATA__i11 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_2_SLICE_1857 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_2.SLICE_1857_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_2.SLICE_1857_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_2/int_FIFO_DATA__i14 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_2/int_FIFO_DATA__i13 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_2_SLICE_1859 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_2.SLICE_1859_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_2.SLICE_1859_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_2/int_FIFO_DATA__i16 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_2/int_FIFO_DATA__i15 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_1862 ( 
    input DI1, DI0, D1, B1, D0, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40039 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i8872_2_lut 
    ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i8667_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/r_CS_Inactive_Count_i1 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/r_CS_Inactive_Count_i0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_1864 ( 
    input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40073 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i1_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40074 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i3224_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/r_SM_CS_FSM_i3 ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/r_SM_CS_FSM_i2 ( 
    .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x4F44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xFFD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_1867 ( 
    input DI1, DI0, D1, B1, D0, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40039 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i8874_2_lut 
    ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i8873_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/r_CS_Inactive_Count_i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/r_CS_Inactive_Count_i2 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_1869 ( 
    input DI1, DI0, D1, B1, D0, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40039 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i8876_2_lut 
    ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i8875_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/r_CS_Inactive_Count_i5 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/r_CS_Inactive_Count_i4 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_1871 ( 
    input DI1, DI0, D1, B1, D0, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40075 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i8878_2_lut 
    ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i8877_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/r_CS_Inactive_Count_i7 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/r_CS_Inactive_Count_i6 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_1873 ( 
    input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40076 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i1_3_lut_4_lut_adj_33 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40077 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i1_3_lut_4_lut_adj_31 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/r_TX_Count_1267__i2 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/r_TX_Count_1267__i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xA802") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x8040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_1875 ( 
    input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40078 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i1_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i1_3_lut_4_lut_adj_32 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/r_TX_Count_1267__i4 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/r_TX_Count_1267__i3 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xA802") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0x8008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1877 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1877_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1877_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte__i2 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte__i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1878 ( input DI1, DI0, D1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1878_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \Controller_inst/i1_2_lut_3_lut_adj_96 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_TX_DV_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_c 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1879 ( input DI0, D0, C0, A0, LSR, CLK, output Q0, 
    F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40081 \Controller_inst/i1_2_lut_3_lut_adj_95 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_c 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1882
   ( input DI0, D0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40082 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i56_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_SPI_MOSI 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1883
   ( input DI0, D0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40083 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i7_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_c 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1884
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40084 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i5698_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i5699_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i11 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i12 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xEF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1886
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40084 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i5696_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i5697_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i9 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i10 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1890
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1890_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_SPI_Clk 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1891 ( input DI0, D0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40004 \Controller_inst.SLICE_1891_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte__i6 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_1892 ( input DI1, DI0, D1, D0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_1892_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.SLICE_1892_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte__i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_TX_Byte__i4 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1896
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40087 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i5694_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i5695_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i8 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1899
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40087 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i5691_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i5692_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i4 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i5 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1901
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40087 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i5689_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i5690_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i2 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i3 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1903
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40090 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i5686_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i5688_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1904 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40091 \Controller_inst/i1_2_lut_adj_48 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \Controller_inst/i1_2_lut_adj_50 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i4 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_1906 ( input DI1, DI0, D1, C1, D0, B0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40091 \Controller_inst/i1_2_lut_adj_46 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \Controller_inst/i1_2_lut_adj_47 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i1 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i2 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1908
   ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1908_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1908_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_1268__i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_1268__i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1911
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40093 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i8854_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i8855_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i2 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1913
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40095 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i8852_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i8853_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i4 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i3 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1915
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40097 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i8834_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i8835_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_i2 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1919
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1919_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1919_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_1268__i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_1268__i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1922
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.SPI_Master_CS_1.SPI_Master_1.SLICE_1922_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_1268__i5 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_1925
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40099 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i5700_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i5701_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i13 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i14 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xE2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xBA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1932
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1932_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1932_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1933
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1933_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1933_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xF2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xF4B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1934
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1934_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1cmp_r_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1935
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1935_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1935_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1936
   ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1936_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1936_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1937
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1937_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1937_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i1 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1938
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1938_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1938_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1939
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1939_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1939_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1940
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40103 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1940_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1940_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1941
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40103 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1941_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1941_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1942
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1942_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1942_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1943
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1943_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1943_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1944
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40103 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1944_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1944_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1945
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1945_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1945_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_1946
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_1946_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_1946_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i2 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1948
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40105 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1948_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40106 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1948_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.empty_flag_r_c 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_1949
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_1949_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_1949_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1950
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1950_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1950_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1951
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1951_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1951_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i2 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1953
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1953_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1953_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i5 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i4 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1955
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1955_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1955_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i7 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i6 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1958
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1958_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1958_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1960
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1960_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1960_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1962
   ( input DI1, DI0, C1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1962_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1962_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1965
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1965_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1965_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1967
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40105 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1967_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1967_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xFB40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1971
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1971_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1971_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1973
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40105 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1973_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1973_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1977
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1977_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1977_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1979
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1979_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1979_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1981
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1981_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1983
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1983_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1983_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i2 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1985
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1985_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1985_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i5 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i4 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1987
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1987_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1987_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i7 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i6 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1990
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1990_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1990_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1992
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1992_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1992_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1994
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1994_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1994_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1997
   ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1997_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1997_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_1999
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1999_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_1999_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2001
   ( input DI1, DI0, C1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2001_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2001_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2004
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40108 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2004_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2004_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xB8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xEF40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2006
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40105 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2006_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2006_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2010
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40108 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2010_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2010_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2012
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40105 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2012_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2012_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2016
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2016_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2016_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2018
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40105 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2018_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2018_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2020
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2020_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2020_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2023
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2023_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2023_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2025
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2025_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2025_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2027
   ( input DI1, DI0, C1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2027_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2027_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.wr_flag_addr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2030
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40108 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2030_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2030_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2032
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40105 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2032_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2032_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2034
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40110 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2034_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2034_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xB8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2037
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2037_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2037_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2039
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2039_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2039_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2041
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2041_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2041_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.rd_flag_addr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2044
   ( input DI1, DI0, C1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2044_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2044_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i4 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i3 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2046
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2046_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2046_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i5 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2048
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2048_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2048_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i8 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i7 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2050
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2050_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2050_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i10 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i9 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2052
   ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2052_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2052_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i12 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i11 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2054
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2054_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2054_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i14 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i13 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2058
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2058_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2059
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2059_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2059_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i4 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i3 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2061
   ( input DI1, DI0, C1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2061_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2061_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i5 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_MISC_SLICE_2063
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.MISC.SLICE_2063_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.genblk4.data_cnt_r_res1_i7 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2066 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2066_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2066_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i2 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i1 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2068 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2068_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2068_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i4 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i3 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2070 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2070_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2070_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i6 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i5 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2072 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2072_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2072_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i8 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i7 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2074 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2074_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2074_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i10 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i9 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2076 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2076_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2076_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i12 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i11 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2078 ( input DI1, DI0, D1, 
    C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2078_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2078_K0 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i14 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i13 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2080 ( input DI1, DI0, D1, 
    D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2080_K1 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \Controller_inst.Controller_RHD_FIFO_1.SLICE_2080_K0 ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i16 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_DATA__i15 ( 
    .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2082
   ( input DI0, D0, C0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40083 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i14593_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_c 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2086
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2086_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_SPI_Clk 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2087
   ( input DI0, D0, C0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40112 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.equal_835_i12_1_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x0005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2088
   ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40113 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i12014_2_lut_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40114 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.i12006_2_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_1269__i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Count_1269__i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x5556") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2090
   ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40115 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5687_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xFE02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2091
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40093 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i8858_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i8859_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i2 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2093
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CE, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40116 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i8856_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i8857_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i4 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i3 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2096
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2096_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2096_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_1262__i2 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_1262__i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2098
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2098_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2098_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_1262__i4 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_1262__i3 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2100
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2100_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_1262__i5 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2104
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40117 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5713_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40118 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5714_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i11 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i12 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2106
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40119 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5711_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5712_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i9 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i10 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2108
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40099 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5709_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5710_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i8 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2110
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40084 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5707_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40121 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5708_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2112
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40122 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5705_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40123 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5706_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xEF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2114
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40084 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5703_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5704_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2121
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2121_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2121_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2124
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40124 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2124_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40125 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2124_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xFD08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2125
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2125_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2125_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2126
   ( input DI1, DI0, D1, C0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2126_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2126_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i1 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i0 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2127
   ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2127_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2127_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2128
   ( input DI1, DI0, D1, C0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2128_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2128_K0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2129
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40105 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2129_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2129_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xACAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2130
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40105 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2130_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2130_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i0 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2131
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2131_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2131_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i2 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2132
   ( input DI1, DI0, C1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40006 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2132_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2132_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i1 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2133
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2133_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2133_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i2 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2135
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2135_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2135_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i5 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i4 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2137
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2137_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2137_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i7 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_i6 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2140
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2140_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2140_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2142
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2142_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2142_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2144
   ( input DI1, DI0, C1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2144_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2144_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2146
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40105 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2146_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2146_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i2 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i1 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2148
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40127 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2148_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2148_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i4 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i3 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2150
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40128 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2150_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2150_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i5 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xDC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xFB08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2153
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2153_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2153_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2155
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40124 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2155_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2155_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2159
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2159_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2159_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2161
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2161_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2161_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2163
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2163_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2165
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2165_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2165_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i2 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2167
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2167_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2167_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i5 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i4 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2169
   ( input DI1, DI0, D1, D0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2169_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2169_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i7 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_i6 
    ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2172
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2172_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2172_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2174
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2174_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2174_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2176
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2176_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2176_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2179
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2179_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2179_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2181
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2181_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2181_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2183
   ( input DI1, DI0, C1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2183_K1 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2183_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i7 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_p1cmp_r_i6 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2186
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2186_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2186_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2188
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40105 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2188_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2188_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2192
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40105 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2192_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2192_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i3 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i2 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2194
   ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q0, Q1, 
    F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40105 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2194_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2194_K0 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i5 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i4 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2198
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2198_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2198_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i4 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i3 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2200
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2200_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2200_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i5 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2202
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2202_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2202_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i8 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i7 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2204
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2204_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2204_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i10 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i9 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2206
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2206_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2206_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i12 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i11 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2208
   ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2208_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2208_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i14 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i13 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_mem_EBR_SLICE_2210
   ( input DI0, D0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40004 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.mem_EBR.SLICE_2210_K0 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i15 
    ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (LSR => Q0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2215 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 i20_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40132 i21_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2217 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40133 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i6084_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 i6083_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2219 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 i5067_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 o_RHD2216_SPI_CS_n_c_I_0_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xF0B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xFE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2221 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 i5073_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 o_RHD2216_SPI_MOSI_c_I_0_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xF4B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2223 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40137 i5071_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40139 o_RHD2216_SPI_Clk_c_I_0_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2225 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40140 \Controller_inst/i1_4_lut_adj_53 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40141 \Controller_inst/i8634_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0x020E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2226 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40142 \Controller_inst/i2_4_lut_adj_58 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40143 \Controller_inst/i1_4_lut_adj_54 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2227 ( input D1, C1, B1, A1, 
    D0, C0, output F0, F1 );
  wire   GNDI;

  lut40144 \Controller_inst/SPI_Master_CS_STM32_1/i4_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40141 \Controller_inst/SPI_Master_CS_STM32_1/i1_2_lut_adj_38 ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2228 ( input D0, C0, B0, A0, 
    output F0 );

  lut40145 \Controller_inst.SPI_Master_CS_STM32_1.i1633_2_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2229 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40062 \Controller_inst/i8750_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \Controller_inst/i8751_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2230 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40146 \Controller_inst/i13874_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40072 \Controller_inst/i8770_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2232 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40147 \Controller_inst/i13882_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40065 \Controller_inst/i8747_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2233 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40062 \Controller_inst/i8748_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \Controller_inst/i8749_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2234 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40148 \Controller_inst/i13872_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40065 \Controller_inst/i8771_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2236 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40147 \Controller_inst/i13876_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40072 \Controller_inst/i8772_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2237 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40149 \Controller_inst/LessThan_11_i4_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40072 \Controller_inst/i8623_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x8AEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2239 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40062 \Controller_inst/i8754_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \Controller_inst/i8745_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2240 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40150 \Controller_inst/i13_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \Controller_inst/i8753_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2241 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40151 \Controller_inst/i2736_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40065 \Controller_inst/i8743_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2243 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40152 \Controller_inst/LessThan_15_i4_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40072 \Controller_inst/i8788_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xCF4D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2245 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40153 \Controller_inst/i2_4_lut_adj_40 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40154 \Controller_inst/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x8FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2247 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40155 \Controller_inst/LessThan_15_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40156 \Controller_inst/LessThan_15_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2248 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40072 \Controller_inst/i8787_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2250 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40062 \Controller_inst/i8776_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \Controller_inst/i8786_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2251 ( input D1, C1, B1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40155 \Controller_inst/LessThan_15_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40157 \Controller_inst/LessThan_15_i10_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2254 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40062 \Controller_inst/i8774_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \Controller_inst/i8775_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2255 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40158 \Controller_inst/LessThan_15_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40156 \Controller_inst/LessThan_15_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2258 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40062 \Controller_inst/i8758_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \Controller_inst/i8773_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2259 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40146 \Controller_inst/i13878_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40065 \Controller_inst/i8756_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2261 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40159 \Controller_inst/i1_3_lut_4_lut_adj_73 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40160 \Controller_inst/i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xF2FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2263 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40161 \Controller_inst/i1_4_lut_adj_59 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40162 \Controller_inst/i41_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xF400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0x0702") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2265 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40163 \Controller_inst/i1_4_lut_adj_52 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40164 \Controller_inst/i1_4_lut_4_lut_adj_78 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0x3230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2267 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40165 \Controller_inst/i1_4_lut_4_lut_adj_74 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40166 \Controller_inst/i1_4_lut_4_lut_adj_57 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xD3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xEB4B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2268 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40167 \Controller_inst/i3_4_lut_adj_62 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40168 \Controller_inst/i15003_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2269 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40169 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_100 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40141 \Controller_inst/i1_2_lut_adj_72 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2270 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40170 \Controller_inst/i13856_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40040 \Controller_inst/i8661_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xBF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2271 ( input 
    D0, C0, B0, A0, output F0 );

  lut40171 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24197_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2272 ( input 
    D0, C0, B0, A0, output F0 );

  lut40172 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_7 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2273 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24113_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_16 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2275 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40175 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24191_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_26 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2277 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40177 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24107_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_15 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2279 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24185_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40172 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_25 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2281 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24101_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_14 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2283 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24179_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_24 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2285 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24095_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_13 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2287 ( input 
    D0, C0, B0, A0, output F0 );

  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_6 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2288 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40179 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24611_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40180 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24173_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2289 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40177 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24089_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40172 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_12 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2291 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24167_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_23 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2293 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24083_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_11 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xCFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2295 ( input 
    D0, C0, B0, A0, output F0 );

  lut40172 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_5 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2296 ( input 
    D0, C0, B0, A0, output F0 );

  lut40182 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24161_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2297 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40183 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24017_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_2 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2299 ( input 
    D0, C0, B0, A0, output F0 );

  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_2 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2300 ( input 
    D0, C0, B0, A0, output F0 );

  lut40182 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24029_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2301 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24023_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_3 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2303 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40183 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24077_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_10 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2305 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24155_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40172 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_22 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2307 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24977_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2309 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24971_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_123 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2311 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24965_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_122 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2313 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40183 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24959_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40172 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_121 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2315 ( input 
    D0, C0, B0, A0, output F0 );

  lut40178 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2316 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40184 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_3 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40185 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24953_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2317 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24947_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_120 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2319 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24941_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_119 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2321 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24935_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_118 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2323 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24929_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_117 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2325 ( input 
    D0, C0, B0, A0, output F0 );

  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_26 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2326 ( input 
    D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40189 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14325_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40180 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24923_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2327 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24917_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_116 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2329 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24911_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_115 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2331 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24905_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_114 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2333 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24899_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_113 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2335 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24893_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_112 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2337 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24887_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_111 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2339 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24881_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_110 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2341 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24875_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_109 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2343 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24869_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_108 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2345 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24863_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_107 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2347 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24857_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_106 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2349 ( input 
    D0, C0, B0, A0, output F0 );

  lut40172 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_25 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2350 ( input 
    D0, C0, B0, A0, output F0 );

  lut40182 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24851_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2351 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24845_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_105 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2353 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24839_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_104 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2355 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24833_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_103 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2357 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24827_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_102 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2359 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24821_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_101 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2361 ( input 
    D0, C0, B0, A0, output F0 );

  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_24 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2362 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40184 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_2 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24815_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2363 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24809_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_100 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2365 ( input 
    D0, C0, B0, A0, output F0 );

  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_23 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2366 ( input 
    D0, C0, B0, A0, output F0 );

  lut40180 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24803_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2367 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24797_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_99 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2369 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24791_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_98 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2371 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40183 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24785_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_97 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2373 ( input 
    D0, C0, B0, A0, output F0 );

  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_22 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2374 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40184 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_5 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40180 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24779_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2375 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24773_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_96 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2377 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40177 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24767_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_95 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2379 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24761_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_94 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2381 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40183 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24755_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_93 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2383 ( input 
    D0, C0, B0, A0, output F0 );

  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_21 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2384 ( input 
    D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40189 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14415_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40182 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24749_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2385 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40177 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24743_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_92 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2387 ( input 
    D0, C0, B0, A0, output F0 );

  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_20 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2388 ( input 
    D0, C0, B0, A0, output F0 );

  lut40182 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24737_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2389 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24731_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_91 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2391 ( input 
    D0, C0, B0, A0, output F0 );

  lut40178 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_19 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2392 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40184 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40180 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24725_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2393 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24719_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_90 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2395 ( input 
    D0, C0, B0, A0, output F0 );

  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_18 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2396 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40190 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_6 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40180 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24713_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2397 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24707_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_89 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2399 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40177 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24701_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_88 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2401 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24695_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_87 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2403 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24689_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_86 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2405 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24683_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_85 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2407 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40177 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24677_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_84 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2409 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24671_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_83 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2411 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24665_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_82 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2413 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24659_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_81 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2415 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24653_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_80 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2417 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24647_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_79 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2419 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24641_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_78 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2421 ( input 
    D0, C0, B0, A0, output F0 );

  lut40191 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_17 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2422 ( input 
    D0, C0, B0, A0, output F0 );

  lut40182 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24635_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2423 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24629_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_77 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2425 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24623_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_76 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2427 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24617_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_75 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2431 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40193 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24605_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_74 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2433 ( input 
    D0, C0, B0, A0, output F0 );

  lut40191 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_16 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2434 ( input 
    D0, C0, B0, A0, output F0 );

  lut40185 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24599_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2435 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24593_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_73 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2437 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24587_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_72 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2439 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24581_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_71 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2441 ( input 
    D0, C0, B0, A0, output F0 );

  lut40172 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_15 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2442 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40184 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[4]_bdd_4_lut_4 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24575_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2443 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24569_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_70 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2445 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40177 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24563_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_69 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2447 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24557_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_68 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2449 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24551_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_67 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2452 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40179 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24545_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40180 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24245_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2453 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24539_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_66 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2455 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40183 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24533_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_65 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2457 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24527_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_64 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2459 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24521_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40195 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_63 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2461 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40184 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[3]_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14463_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2462 ( input 
    D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40179 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24515_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14334_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2463 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24509_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_62 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2465 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24503_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_61 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2467 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24497_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_60 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2469 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24491_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_59 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2471 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40184 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[3]_bdd_4_lut_2 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14514_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2472 ( input 
    D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40197 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24485_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14493_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2473 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40198 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[7]_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14517_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2474 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40199 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24479_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14481_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2475 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24473_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_58 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2477 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24467_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_57 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2480 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40179 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24461_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24125_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2481 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24455_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_56 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2483 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40177 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24449_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_55 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2485 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24443_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_54 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2487 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24437_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_53 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2489 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24431_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40195 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_52 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2492 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40179 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24425_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24347_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2493 ( input 
    D0, C0, B0, A0, output F0 );

  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_14 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2494 ( input 
    D0, C0, B0, A0, output F0 );

  lut40182 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24419_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2495 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24413_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_51 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2497 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24407_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_50 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2499 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24401_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_49 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2501 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24149_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_21 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2503 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40177 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24071_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_9 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2505 ( input 
    D0, C0, B0, A0, output F0 );

  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_13 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2506 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40200 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24383_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40180 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24395_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2507 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24389_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_48 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2511 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24377_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_47 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2513 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24371_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_46 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2515 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24065_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_8 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2517 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24143_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_20 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2519 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40201 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i19_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2520 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40202 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24365_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40203 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i16_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2521 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40177 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24359_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_45 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2524 ( input 
    D0, C0, B0, A0, output F0 );

  lut40180 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24353_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2525 ( input 
    D0, C0, B0, A0, output F0 );

  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_12 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2527 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24335_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_44 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2529 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40201 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[1]_bdd_4_lut_2 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i4_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2530 ( input 
    D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40204 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24329_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i2_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2531 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24323_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_43 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2533 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40175 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24059_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_7 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2535 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24317_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_42 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2537 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24137_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_19 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2539 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24311_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_41 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2541 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24305_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_40 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2543 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24299_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_39 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2545 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24293_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40195 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_38 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2547 ( input 
    D0, C0, B0, A0, output F0 );

  lut40205 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_3 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2548 ( input 
    D0, C0, B0, A0, output F0 );

  lut40180 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24053_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2549 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40177 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24131_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_18 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2551 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24287_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_37 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2553 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24281_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_36 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2555 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24275_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40195 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_35 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2557 ( input 
    D0, C0, B0, A0, output F0 );

  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_11 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2558 ( input 
    D0, C0, B0, A0, output F0 );

  lut40180 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24269_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2559 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24263_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_34 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2561 ( input 
    D0, C0, B0, A0, output F0 );

  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_10 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2562 ( input 
    D0, C0, B0, A0, output F0 );

  lut40180 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24257_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2563 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24251_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_33 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2565 ( input 
    D0, C0, B0, A0, output F0 );

  lut40191 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_9 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2567 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24239_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_32 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2569 ( input 
    D0, C0, B0, A0, output F0 );

  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_8 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2570 ( input 
    D0, C0, B0, A0, output F0 );

  lut40180 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24233_bdd_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2571 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24227_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_31 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2573 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24221_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40195 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_30 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2575 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24047_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_6 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2577 ( input 
    D0, C0, B0, A0, output F0 );

  lut40176 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[2]_bdd_4_lut_4 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2579 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24041_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_5 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2581 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40175 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24215_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_29 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2583 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24209_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_28 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2585 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24119_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_17 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2587 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24203_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_27 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2589 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40173 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/n24035_bdd_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut_4 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_2591 ( 
    input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40206 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i1_4_lut_adj_29 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40207 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0x3032") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2593
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40208 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i8680_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count[0]_bdd_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_i0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xABAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2594
   ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40209 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i14592_2_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40171 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/n24341_bdd_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2595 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40147 i1_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40210 i3_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2597 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40211 i14579_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40212 i2_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2599 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40213 i8_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40214 i6_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2600 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40215 i9_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40216 i7_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2601 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40217 i7_4_lut_adj_103( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 i3_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2603 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40219 i14591_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 i1_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2605 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40220 i4_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 i13818_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2606 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40221 i13888_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40222 i13858_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2607 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40223 i13_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40224 i31_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xE444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2609 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40225 i14994_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 i6_4_lut_adj_106( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2611 ( input D0, C0, B0, A0, output F0 );

  lut40227 i3_4_lut_adj_110( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2612 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40228 i1_2_lut_3_lut_adj_115( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40229 \Controller_inst/i1457_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0x000A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2613 ( input D1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40230 \Controller_inst/Controller_RHD_FIFO_1/i8631_1_lut ( .A(GNDI), 
    .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40231 i4_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0x1500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2614 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40232 \Controller_inst/i2_3_lut_4_lut_adj_102 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40233 \Controller_inst/i1_2_lut_adj_55 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2615 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40234 i1_4_lut_adj_111( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40235 i1_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x7050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2617 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40236 i6_4_lut_adj_113( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40237 i5_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2619 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 i2917_4_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40238 i1_2_lut_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0x0202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2620 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40239 \Controller_inst/i1_2_lut_3_lut_adj_90 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 \Controller_inst/i1_2_lut_3_lut_adj_93 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2621 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40241 i1_4_lut_adj_108( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40242 i2_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xFDEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2622 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40243 \Controller_inst/i59_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40229 \Controller_inst/i1456_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x1140") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2623 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40244 \Controller_inst/i5343_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40245 \Controller_inst/i14584_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0x1098") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0x0A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2625 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40246 \Controller_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40247 \Controller_inst/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x08FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2626 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40248 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_92 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40249 \Controller_inst/i1_2_lut_3_lut_4_lut_adj_101 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2627 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40250 \Controller_inst/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40251 \Controller_inst/i1_2_lut_adj_56 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2629 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40252 \Controller_inst/i1_4_lut_adj_42 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \Controller_inst/i8668_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2630 ( input D0, C0, B0, A0, output F0 );

  lut40253 \Controller_inst/i1_3_lut_4_lut_adj_99 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x22F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2631 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40254 \Controller_inst/i9057_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40255 \Controller_inst/i1_2_lut_3_lut_adj_91 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xFD75") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2633 ( input DI1, D1, C1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8966_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40256 \Controller_inst/i2_4_lut_adj_44 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1256__i4 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xA0BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2635 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40257 \Controller_inst/i20_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40258 \Controller_inst/i14_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2637 ( input DI1, D1, C1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40017 \Controller_inst/i8973_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40259 \Controller_inst/i18_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/stm32_counter_1256__i11 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2638 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40147 \Controller_inst/i24_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 \Controller_inst/i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2639 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40261 \Controller_inst/i1_2_lut_adj_49 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_4_lut_adj_28 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2641 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40263 \Controller_inst/i3_4_lut_adj_51 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40264 \Controller_inst/i1_2_lut_3_lut_adj_71 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2644 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40265 \Controller_inst/i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40266 \Controller_inst.i9012_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xD0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2646 ( input D0, C0, B0, A0, output F0 );

  lut40267 \Controller_inst/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2648 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40268 \Controller_inst/i14586_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2650 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40269 \Controller_inst.i1_2_lut_adj_77 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40270 \Controller_inst/i2737_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xAABA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2651 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40271 \Controller_inst/i8739_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40226 \Controller_inst/i3_4_lut_adj_60 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2652 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40272 \Controller_inst/i5653_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40273 \Controller_inst/i1_4_lut_4_lut_adj_70 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xA5AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x2033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2653 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40274 \Controller_inst/i1_4_lut_adj_61 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40275 \Controller_inst/SPI_Master_CS_STM32_1/i43_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x10FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2655 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40144 \Controller_inst/i13_4_lut_adj_64 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40218 \Controller_inst/i1_2_lut_adj_63 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2657 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40276 \Controller_inst/i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40210 \Controller_inst/i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2658 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40277 \Controller_inst/i1458_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40226 \Controller_inst/i16_4_lut_adj_68 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xABAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2659 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40257 \Controller_inst/i3_3_lut_adj_66 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40278 \Controller_inst/i3_4_lut_adj_65 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2661 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40019 \Controller_inst/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2662 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40279 \Controller_inst/i2_4_lut_adj_69 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40280 \Controller_inst/i1_4_lut_adj_67 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2663 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40281 \Controller_inst/i1_2_lut_3_lut_adj_86 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40282 \Controller_inst/i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xFF5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0x441D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2664 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40283 \Controller_inst.i1_2_lut_3_lut_4_lut_adj_41 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40284 \Controller_inst/i2_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xE4FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2665 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40155 \Controller_inst/LessThan_11_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40156 \Controller_inst/LessThan_11_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2667 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40285 \Controller_inst/LessThan_11_i12_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40156 \Controller_inst/LessThan_11_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2669 ( input D1, C1, B1, D0, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40155 \Controller_inst/LessThan_11_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40157 \Controller_inst/LessThan_11_i14_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2671 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40213 \Controller_inst/i13926_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40222 \Controller_inst/i13920_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2672 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40286 \Controller_inst/i22_4_lut_adj_76 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40287 \Controller_inst/i13_4_lut_adj_75 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2673 ( input D0, C0, B0, A0, output F0 );

  lut40288 \Controller_inst/i17_4_lut_adj_79 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2674 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40289 \Controller_inst/i23_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40290 \Controller_inst/i14_4_lut_adj_82 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2675 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40291 \Controller_inst/i13_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2676 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40148 \Controller_inst/i22_4_lut_adj_85 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40292 \Controller_inst/i18_4_lut_adj_83 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2677 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40293 \Controller_inst/i3_4_lut_adj_84 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40294 \Controller_inst/i1_2_lut_3_lut_adj_98 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2679 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40261 \Controller_inst/i13714_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40295 \Controller_inst/i9115_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xFEDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2681 ( input DI1, D1, C1, 
    A1, D0, B0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40296 \Controller_inst/SPI_Master_CS_STM32_1/i8671_3_lut ( .A(A1), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \Controller_inst/SPI_Master_CS_STM32_1/i5_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  ffsre20009 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_n ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xFF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2682 ( input D1, C1, B1, A1, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40297 \Controller_inst/SPI_Master_CS_STM32_1/i14975_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \Controller_inst/SPI_Master_CS_STM32_1/i593_2_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0x5140") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2683 ( input D1, C1, B1, A1, 
    C0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \Controller_inst/SPI_Master_CS_STM32_1/i13890_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40299 \Controller_inst/SPI_Master_CS_STM32_1/i13826_2_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2686 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40289 \Controller_inst/SPI_Master_CS_STM32_1/i9_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40300 \Controller_inst/SPI_Master_CS_STM32_1/i7_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2687 ( input C1, A1, D0, C0, 
    B0, A0, output F0, F1 );
  wire   GNDI;

  lut40301 \Controller_inst/SPI_Master_CS_STM32_1/i1_2_lut_adj_37 ( .A(A1), 
    .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40302 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i10_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2689 ( input 
    D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40189 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14502_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14501_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2691 ( input 
    DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40067 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8799_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40303 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i1 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2692 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40304 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40305 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i6_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2693 ( input 
    D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40133 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14402_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i502_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2695 ( input 
    D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40189 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14530_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40196 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14529_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2697 ( input 
    D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40306 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14531_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14436_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2699 ( input 
    D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40308 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i9_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i7_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2702 ( input 
    D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40189 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14469_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40309 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14468_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_2703 ( 
    input D0, C0, output F0 );
  wire   GNDI;

  lut40141 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i13842_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_2704 ( 
    input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40310 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i5_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40292 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i13896_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_2705 ( 
    input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40311 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40312 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i1_4_lut_adj_30 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xCCEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0x0455") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_2706 ( 
    input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40144 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i4_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i1_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_2708 ( 
    input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40313 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i14973_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i4_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2709
   ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40314 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_4_lut_adj_24 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40315 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/equal_325_i5_2_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2711
   ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40316 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_4_lut_adj_25 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40317 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i8710_2_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2713
   ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40318 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i5431_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i1665_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2715
   ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40319 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_4_lut_adj_23 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40320 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/equal_336_i6_2_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2717
   ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40321 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_4_lut_adj_26 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i1_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2718
   ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40322 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i3_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40323 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i2_2_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2721
   ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40324 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i4_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_adj_20 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2723
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40325 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_4_lut_adj_27 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40288 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i4_4_lut_adj_21 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0x3332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2725
   ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40319 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40326 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/equal_326_i5_2_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2727
   ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40101 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_7__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i5_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2728
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40327 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i7_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40328 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i13748_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0x0408") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2729
   ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40329 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1251_i8_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40330 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i2_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0x505F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0x008A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2731
   ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40331 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3508_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40332 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i1_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0x0C04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2733
   ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40333 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i13832_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40334 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i13830_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2735
   ( input DI1, D1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2735_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40335 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i13836_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.data_buff_r_i15 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2736
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40336 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i1_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40337 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i13900_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2737
   ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40338 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i13838_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40083 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/not_equal_21_i5_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2738
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40339 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i5_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40340 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2739
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40105 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2739_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40335 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i1_4_lut_adj_17 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2740
   ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40341 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i2_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40342 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i6_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2741
   ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40108 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_1__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40343 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i9_2_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2742
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40344 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i13932_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40345 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i13786_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2743
   ( input D0, C0, output F0 );
  wire   GNDI;

  lut40141 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_354_i6_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2744
   ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40346 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i3_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_355_i5_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2745
   ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40347 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40348 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i2_3_lut_adj_16 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2747
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40349 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.i1_2_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40210 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i4_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2749
   ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40333 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i13796_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40350 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i13740_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2751
   ( input D0, C0, B0, A0, output F0 );

  lut40351 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i13814_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2752
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40352 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i1_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40337 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i13910_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2754
   ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40353 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/full_nxt_w_I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40063 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i5_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/full_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0xCCEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2755
   ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40338 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i13800_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40083 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/not_equal_21_i5_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2756
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40339 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i5_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40350 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2757
   ( input DI1, D1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2757_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40354 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i1_4_lut_adj_9 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_p1cmp_r_i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2758
   ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40341 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i2_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40355 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i6_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2759
   ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40356 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i6_4_lut_adj_11 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40063 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i9_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0x0802") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2762
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40357 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i13924_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40358 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i13754_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2764 ( input DI1, C1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40006 SLICE_2764_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40359 i1_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 w_Controller_Mode__i1( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2765 ( input D1, C1, B1, A1, 
    D0, C0, B0, A0, output F0, F1 );

  lut40360 \Controller_inst/SPI_Master_CS_STM32_1/i1_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40361 \Controller_inst/SPI_Master_CS_STM32_1/i14978_2_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0x0075") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2772 ( input DI1, D1, C1, 
    B1, A1, D0, C0, B0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40055 \Controller_inst/SPI_Master_CS_STM32_1/i8900_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40362 \Controller_inst/SPI_Master_CS_STM32_1/i3235_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1264__i9 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2773 ( input 
    D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40271 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_2_lut_3_lut_adj_36 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40363 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_2_lut_3_lut_adj_34 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2775
   ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40364 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i1_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40365 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_19 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0x5550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2777
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40366 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5717_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40212 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i9102_2_lut_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i15 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0xDF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2778
   ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40367 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_13 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40368 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_14 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2779
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40369 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5716_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40370 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_12 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i14 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0xFB08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2782 ( input D0, C0, B0, A0, output F0 );

  lut40371 i9_4_lut_adj_105( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2783 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40147 i7_4_lut_adj_104( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40372 i13866_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_1_SLICE_2786 ( input DI1, D1, C1, 
    A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40373 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i8626_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40374 \Controller_inst/Controller_RHD_FIFO_1/i1_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_DV 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0x5055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2787 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40261 i1_2_lut_adj_112( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40375 i1_4_lut_adj_109( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0x5140") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_2_SLICE_2788 ( input DI1, D1, C1, 
    B1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40376 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i8633_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40374 \Controller_inst/Controller_RHD_FIFO_2/i1_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_RX_DV 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0x3033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2790 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, 
    LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40377 \Controller_inst/i1_4_lut_adj_87 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40378 \Controller_inst/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/rhd_done_config_c ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0xCCEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0x6444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2791 ( input DI1, D1, C1, D0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40091 \Controller_inst/i1_2_lut_adj_88 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40379 \Controller_inst/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_2792 ( 
    input DI1, D1, C1, B1, D0, C0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40380 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i1_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40381 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i1_2_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20009 \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/r_CS_n ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2793 ( input D1, C1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40382 \Controller_inst/i60_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40383 \Controller_inst/i15_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0x0330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_2799 ( 
    input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40384 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i1_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40385 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i12041_2_lut_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/r_TX_Count_1267__i0 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0x4800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SLICE_2800 ( 
    input DI1, D1, C1, D0, B0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40261 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i8884_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40386 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/i12026_2_lut ( 
    .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_i5 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2802
   ( input D0, C0, output F0 );
  wire   GNDI;

  lut40019 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_adj_22 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2803
   ( input D0, C0, output F0 );
  wire   GNDI;

  lut40387 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/equal_328_i6_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2804
   ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40122 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i5702_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40019 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i8708_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i15 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2806
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40105 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_0__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_2__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2808
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40388 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/full_nxt_w_I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_0__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/full_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2809
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40105 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2809_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_6__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2810
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40124 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_5__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40389 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_1__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0xE2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2812
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40103 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_4__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40390 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_2__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0xF2D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2814
   ( input DI1, D1, C1, B1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40391 \Controller_inst/Controller_RHD_FIFO_2/i8647_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40390 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_3__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/Controller_RHD_FIFO_2/int_FIFO_WE ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2816
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40110 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_7__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_3__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2818
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40105 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_5__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_4__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2819
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40392 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/empty_nxt_w_I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40109 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_6__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/empty_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2821
   ( input DI1, D1, C1, B1, D0, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40393 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i8627_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40218 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i688_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_Trailing_Edge_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2822
   ( input DI1, D1, C1, B1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40394 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40365 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_15 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_Leading_Edge_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2824
   ( input DI1, D1, C1, B1, A1, D0, C0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40395 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i9004_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40066 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i1593_2_lut_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0xABFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2825
   ( input C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40396 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_344_i6_2_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40397 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i2_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0xFF3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2826
   ( input DI1, D1, C1, B1, A1, D0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40398 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5715_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40379 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i8716_2_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i13 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0xAACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2827
   ( input D0, C0, output F0 );
  wire   GNDI;

  lut40399 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_354_i5_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2828
   ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40400 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/equal_341_i5_2_lut 
    ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40317 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i8732_2_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2829
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2829_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_0__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/raddr_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2830
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40105 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_7__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_1__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2831
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40110 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2831_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40401 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_0__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_cmpaddr_r_i0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2832
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40402 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i13816_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_1__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2834
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40101 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_3__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_2__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2835
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/empty_nxt_w_I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_6__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/empty_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0xFF04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2837
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40105 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_4__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_addr_r_5__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2839
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40103 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_2__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40390 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_7__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2841
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40128 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2841_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40401 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_6__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2842
   ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40404 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_4__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_3__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0xACAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2843
   ( input DI1, D1, C1, B1, D0, C0, B0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40391 \Controller_inst/Controller_RHD_FIFO_1/i8648_2_lut_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40130 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/wr_addr_r_5__I_0_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/Controller_RHD_FIFO_1/int_FIFO_WE ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2850 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40062 \Controller_inst/i8746_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \Controller_inst/i8752_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2853 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40071 \Controller_inst/i8755_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \Controller_inst/i8744_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2858 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40062 \Controller_inst/i8765_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \Controller_inst/i8760_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2861 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40071 \Controller_inst/i8766_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \Controller_inst/i8769_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2863 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40071 \Controller_inst/i8767_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \Controller_inst/i8768_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2865 ( input DI1, D1, C1, 
    B1, A1, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40405 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12068_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40406 \Controller_inst/SPI_Master_CS_STM32_1/i37_1_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Count_1265__i1 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0xDF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2866 ( input 
    DI1, D1, C1, B1, D0, C0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40407 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i12060_2_lut_3_lut ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40408 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_2_lut_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_SPI_Clk_Count_1265__i0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0xCF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0xFAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2867 ( input DI1, D1, C1, 
    B1, A1, D0, B0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40409 \Controller_inst/SPI_Master_CS_STM32_1/i8757_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \Controller_inst/SPI_Master_CS_STM32_1/i1_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_TX_Count_1264__i0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2868 ( input 
    DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40410 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i2_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40411 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i1_2_lut_3_lut_adj_35 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_Trailing_Edge_c ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2870 ( input DI1, D1, C1, 
    B1, D0, C0, B0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40412 \Controller_inst/SPI_Master_CS_STM32_1/i8880_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40413 \Controller_inst/SPI_Master_CS_STM32_1/i1625_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/r_CS_Inactive_Count_i2 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0xC00C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2874 ( input 
    D0, C0, B0, output F0 );
  wire   GNDI;

  lut40134 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14442_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2875 ( input 
    D0, C0, A0, output F0 );
  wire   GNDI;

  lut40196 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14496_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2878 ( input 
    D0, C0, B0, output F0 );
  wire   GNDI;

  lut40134 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14382_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2879 ( input 
    D0, C0, A0, output F0 );
  wire   GNDI;

  lut40414 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i14505_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2883 ( input 
    DI1, D1, D0, C0, B0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40003 \Controller_inst.SPI_Master_CS_STM32_1.SPI_Master_1.SLICE_2883_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i1_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Byte_i0_i0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2886 ( input 
    D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40306 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i5_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i20_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2888 ( input 
    DI1, D1, C1, A1, D0, C0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40415 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i8640_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40416 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/Mux_50_i17_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre20009 
    \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/r_TX_Bit_Count_i0 ( 
    .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0xF5F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2891
   ( input DI1, D1, C1, B1, A1, D0, C0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40417 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i8833_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i3466_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_TX_Bit_Count_i3 
    ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2892
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40418 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i14963_2_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40365 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i1_2_lut_3_lut_adj_18 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_TX_Ready 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2893
   ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40419 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1251_i7_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0x0C3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2894
   ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40420 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1251_i2_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40419 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1251_i5_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0x03F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2895
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40421 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2895_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3506_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/MISC.full_flag_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2896
   ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3496_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40416 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3502_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2897
   ( input DI1, D1, C1, B1, A1, D0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2897_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40422 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/int_FIFO_RHD2216_RE_I_7_2_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/empty_mem_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2902
   ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40420 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1251_i1_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40419 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1251_i6_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2904
   ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40133 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3309_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40416 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3504_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2906
   ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40423 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1251_i4_3_lut 
    ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40424 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mux_1251_i3_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0x05AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0x03CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2908
   ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40189 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3500_3_lut 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40196 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3498_3_lut 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2909
   ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40403 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2909_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40063 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/int_FIFO_RHD2132_RE_I_8_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/empty_mem_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SLICE_2914 ( input D0, C0, B0, A0, 
    output F0 );

  lut40425 \Controller_inst/SPI_Master_CS_STM32_1/i6_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2918 ( input D0, C0, B0, A0, output F0 );

  lut40300 \Controller_inst/i16_4_lut_adj_81 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2919 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40310 \Controller_inst/i13914_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40300 \Controller_inst/i13922_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2922 ( input DI1, D1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40003 \Controller_inst.SLICE_2922_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40258 \Controller_inst/i13918_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/o_SPI_Clk ( 
    .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2926 ( input D0, C0, B0, A0, output F0 );

  lut40426 \Controller_inst/i12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2927 ( input D0, C0, B0, A0, output F0 );

  lut40427 \Controller_inst/i22_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2929 ( input D0, C0, B0, A0, output F0 );

  lut40288 \Controller_inst/i19_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module Controller_inst_SLICE_2930 ( input DI1, D1, C1, B1, A1, D0, B0, CE, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40428 \Controller_inst/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40379 \Controller_inst/i1187_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/stm32_state_i0_i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2932 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40429 \Controller_inst/i16_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40430 \Controller_inst/i17_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2933 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40141 i5722_2_lut( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2934 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut4 SLICE_2934_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40431 i1_4_lut_adj_107( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 w_reset( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2935
   ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40084 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i5693_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40399 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/equal_332_i6_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/o_RX_Byte_Falling_i0_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_2936 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40432 i5720_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40433 i2919_4_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 w_Controller_Mode__i2( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40432 ( input A, B, C, D, output Z );

  LUT4 #("0x030A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40433 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2938
   ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40421 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2938_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40063 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/o_FIFO_RHD2216_WE_I_0_2_lut 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/full_mem_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module Controller_inst_SLICE_2941 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, 
    LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40434 \Controller_inst/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40435 \Controller_inst/int_RHD2216_TX_Ready_I_0_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \Controller_inst/int_RHD2216_TX_DV_c ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40434 ( input A, B, C, D, output Z );

  LUT4 #("0x0060") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40435 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2945 ( output F0 );
  wire   GNDI;

  lut40436 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40436 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2946 ( output F0 );
  wire   GNDI;

  lut40437 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40437 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_2947 ( input DI1, D1, C1, B1, A1, C0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40438 i1_4_lut_adj_114( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40406 i1248_1_lut( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 stop_counting_c( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40438 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2948 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, LSR, CLK, output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40439 \Controller_inst/i8851_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40259 \Controller_inst/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \Controller_inst/temp_buffer__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40439 ( input A, B, C, D, output Z );

  LUT4 #("0xB080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2951 ( input D0, C0, B0, A0, output F0 );

  lut40440 \Controller_inst/i15_4_lut_adj_80 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40440 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SLICE_2952 ( input D0, C0, B0, A0, output F0 );

  lut40441 \Controller_inst/i14988_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40441 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Controller_inst_SPI_Master_CS_STM32_1_SPI_Master_1_SLICE_2953 ( input 
    D0, C0, output F0 );
  wire   GNDI;

  lut40218 \Controller_inst/SPI_Master_CS_STM32_1/SPI_Master_1/i5_2_lut ( 
    .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_SPI_Master_CS_1_SPI_Master_1_SLICE_2956
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40442 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i9009_3_lut_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40247 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/i1553_2_lut_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20009 
    \Controller_inst/Controller_RHD_FIFO_2/SPI_Master_CS_1/SPI_Master_1/r_RX_Bit_Count_i0_i0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40442 ( input A, B, C, D, output Z );

  LUT4 #("0xABFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2958
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40124 
    \Controller_inst.Controller_RHD_FIFO_2.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2958_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40328 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i13742_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_SPI_Master_CS_1_SPI_Master_1_SLICE_2962
   ( input DI1, D1, D0, C0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40003 
    \Controller_inst.Controller_RHD_FIFO_1.SPI_Master_CS_1.SPI_Master_1.SLICE_2962_K1 
    ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40240 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/i5_3_lut 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/SPI_Master_CS_1/SPI_Master_1/r_SPI_Clk_Edges_1262__i0 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2963
   ( input DI1, D1, C1, B1, A1, D0, B0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40443 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2963_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40422 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/o_FIFO_RHD2132_WE_I_0_2_lut 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/full_mem_r_c 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40443 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_SLICE_2965
   ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40101 
    \Controller_inst.Controller_RHD_FIFO_1.FIFO_1.lscc_fifo_inst.fifo0._FABRIC.u_fifo.SLICE_2965_K1 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40444 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/i3_4_lut_adj_10 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/rd_cmpaddr_r_i6 
    ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (LSR => Q1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40444 ( input A, B, C, D, output Z );

  LUT4 #("0x2814") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module o_STM32_SPI4_CS_n ( input PADDT, PADDO, output PADDI, inout 
    o_STM32_SPI4_CS_n );

  BB_B_B o_STM32_SPI4_CS_n_pad( .T_N(PADDT), .I(PADDO), .O(PADDI), 
    .B(o_STM32_SPI4_CS_n));

  specify
    (PADDT => o_STM32_SPI4_CS_n) = (0:0:0,0:0:0);
    (PADDO => o_STM32_SPI4_CS_n) = (0:0:0,0:0:0);
    (o_STM32_SPI4_CS_n => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module o_STM32_SPI4_Clk ( input PADDT, PADDO, output PADDI, inout 
    o_STM32_SPI4_Clk );

  BB_B_B o_STM32_SPI4_Clk_pad( .T_N(PADDT), .I(PADDO), .O(PADDI), 
    .B(o_STM32_SPI4_Clk));

  specify
    (PADDT => o_STM32_SPI4_Clk) = (0:0:0,0:0:0);
    (PADDO => o_STM32_SPI4_Clk) = (0:0:0,0:0:0);
    (o_STM32_SPI4_Clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_STM32_SPI4_MOSI ( input PADDT, PADDO, output PADDI, inout 
    o_STM32_SPI4_MOSI );

  BB_B_B o_STM32_SPI4_MOSI_pad( .T_N(PADDT), .I(PADDO), .O(PADDI), 
    .B(o_STM32_SPI4_MOSI));

  specify
    (PADDT => o_STM32_SPI4_MOSI) = (0:0:0,0:0:0);
    (PADDO => o_STM32_SPI4_MOSI) = (0:0:0,0:0:0);
    (o_STM32_SPI4_MOSI => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module pll_inst_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \pll_inst/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "55";
  defparam INST10.DIVQ = "4";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_2_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_waddr_r_0__I_0
   ( input RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA15, WDATA14, WDATA13, 
    WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, WDATA4, 
    WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output 
    RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, 
    RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1 );
  wire   GNDI, RADDR6_dly, RCLK_dly, RADDR5_dly, RADDR4_dly, RADDR3_dly, 
         RADDR2_dly, RADDR1_dly, RADDR0_dly, WADDR6_dly, WCLK_dly, WADDR5_dly, 
         WADDR4_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, WADDR0_dly, 
         WDATA15_dly, WDATA14_dly, WDATA13_dly, WDATA12_dly, WDATA11_dly, 
         WDATA10_dly, WDATA9_dly, WDATA8_dly, WDATA7_dly, WDATA6_dly, 
         WDATA5_dly, WDATA4_dly, WDATA3_dly, WDATA2_dly, WDATA1_dly, 
         WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B_B 
    \Controller_inst/Controller_RHD_FIFO_2/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_0__I_0 
    ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), 
    .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(WADDR6_dly), .WADDR5(WADDR5_dly), 
    .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), 
    .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), 
    .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), 
    .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), 
    .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), 
    .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(WDATA15_dly), 
    .WDATA14(WDATA14_dly), .WDATA13(WDATA13_dly), .WDATA12(WDATA12_dly), 
    .WDATA11(WDATA11_dly), .WDATA10(WDATA10_dly), .WDATA9(WDATA9_dly), 
    .WDATA8(WDATA8_dly), .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), 
    .WDATA5(WDATA5_dly), .WDATA4(WDATA4_dly), .WDATA3(WDATA3_dly), 
    .WDATA2(WDATA2_dly), .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), 
    .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), 
    .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module 
  Controller_inst_Controller_RHD_FIFO_1_FIFO_1_lscc_fifo_inst_fifo0__FABRIC_u_fifo_waddr_r_0__I_0
   ( input RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA15, WDATA14, WDATA13, 
    WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, WDATA4, 
    WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, output 
    RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, 
    RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1 );
  wire   GNDI, RADDR6_dly, RCLK_dly, RADDR5_dly, RADDR4_dly, RADDR3_dly, 
         RADDR2_dly, RADDR1_dly, RADDR0_dly, WADDR6_dly, WCLK_dly, WADDR5_dly, 
         WADDR4_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, WADDR0_dly, 
         WDATA15_dly, WDATA14_dly, WDATA13_dly, WDATA12_dly, WDATA11_dly, 
         WDATA10_dly, WDATA9_dly, WDATA8_dly, WDATA7_dly, WDATA6_dly, 
         WDATA5_dly, WDATA4_dly, WDATA3_dly, WDATA2_dly, WDATA1_dly, 
         WDATA0_dly, RCLKE_dly, RE_dly, WCLKE_dly, WE_dly;

  EBR_B0445 
    \Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/waddr_r_0__I_0 
    ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), 
    .RADDR6(RADDR6_dly), .RADDR5(RADDR5_dly), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(WADDR6_dly), .WADDR5(WADDR5_dly), 
    .WADDR4(WADDR4_dly), .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), 
    .WADDR1(WADDR1_dly), .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), 
    .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), 
    .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), 
    .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), 
    .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(WDATA15_dly), 
    .WDATA14(WDATA14_dly), .WDATA13(WDATA13_dly), .WDATA12(WDATA12_dly), 
    .WDATA11(WDATA11_dly), .WDATA10(WDATA10_dly), .WDATA9(WDATA9_dly), 
    .WDATA8(WDATA8_dly), .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), 
    .WDATA5(WDATA5_dly), .WDATA4(WDATA4_dly), .WDATA3(WDATA3_dly), 
    .WDATA2(WDATA2_dly), .WDATA1(WDATA1_dly), .WDATA0(WDATA0_dly), 
    .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(WCLKE_dly), 
    .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR6, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR6_dly);
    $setuphold (posedge RCLK, RADDR5, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR5_dly);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR6, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR6_dly);
    $setuphold (posedge WCLK, WADDR5, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR5_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold 
      (posedge WCLK, WDATA15, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA15_dly);
    $setuphold 
      (posedge WCLK, WDATA14, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA14_dly);
    $setuphold 
      (posedge WCLK, WDATA13, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA13_dly);
    $setuphold 
      (posedge WCLK, WDATA12, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA12_dly);
    $setuphold 
      (posedge WCLK, WDATA11, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA11_dly);
    $setuphold 
      (posedge WCLK, WDATA10, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA10_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge WCLK, WDATA5, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA5_dly);
    $setuphold (posedge WCLK, WDATA4, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA4_dly);
    $setuphold (posedge WCLK, WDATA3, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA3_dly);
    $setuphold (posedge WCLK, WDATA2, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA2_dly);
    $setuphold (posedge WCLK, WDATA1, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA1_dly);
    $setuphold (posedge WCLK, WDATA0, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0445 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module i_RHD2216_SPI_MISO ( output PADDI, input i_RHD2216_SPI_MISO );
  wire   GNDI;

  BB_B_B \i_RHD2216_SPI_MISO_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(i_RHD2216_SPI_MISO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (i_RHD2216_SPI_MISO => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_RHD2132_SPI_MISO ( output PADDI, input i_RHD2132_SPI_MISO );
  wire   GNDI;

  BB_B_B \i_RHD2132_SPI_MISO_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(i_RHD2132_SPI_MISO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (i_RHD2132_SPI_MISO => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_clk ( output PADDI, input i_clk );
  wire   GNDI;

  BB_B_B \i_clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(i_clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (i_clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_reset ( input PADDO, output o_reset );
  wire   VCCI;

  BB_B_B \o_reset_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(o_reset));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_reset) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_0_ ( input PADDO, output oControllerMode0 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode0) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_1_ ( input PADDO, output oControllerMode1 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode1) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_2_ ( input PADDO, output oControllerMode2 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode2) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_Controller_Mode_3_ ( input PADDO, output oControllerMode3 );
  wire   VCCI;

  BB_B_B \o_Controller_Mode_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(oControllerMode3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => oControllerMode3) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED4_OUT ( input PADDO, output LED4_OUT );
  wire   VCCI;

  BB_B_B \LED4_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED4_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED4_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED3_OUT ( input PADDO, output LED3_OUT );
  wire   VCCI;

  BB_B_B \LED3_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED3_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED3_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED2_OUT ( input PADDO, output LED2_OUT );
  wire   VCCI;

  BB_B_B \LED2_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED2_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED2_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module LED1_OUT ( input PADDO, output LED1_OUT );
  wire   VCCI;

  BB_B_B \LED1_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(LED1_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => LED1_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_BOOST_ENABLE ( input PADDO, output o_BOOST_ENABLE );
  wire   VCCI;

  BB_B_B \o_BOOST_ENABLE_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_BOOST_ENABLE));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_BOOST_ENABLE) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHD2216_SPI_CS_n ( input PADDO, output o_RHD2216_SPI_CS_n );
  wire   VCCI;

  BB_B_B \o_RHD2216_SPI_CS_n_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHD2216_SPI_CS_n));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHD2216_SPI_CS_n) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHD2216_SPI_Clk ( input PADDO, output o_RHD2216_SPI_Clk );
  wire   VCCI;

  BB_B_B \o_RHD2216_SPI_Clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHD2216_SPI_Clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHD2216_SPI_Clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHD2216_SPI_MOSI ( input PADDO, output o_RHD2216_SPI_MOSI );
  wire   VCCI;

  BB_B_B \o_RHD2216_SPI_MOSI_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHD2216_SPI_MOSI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHD2216_SPI_MOSI) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHD2132_SPI_CS_n ( input PADDO, output o_RHD2132_SPI_CS_n );
  wire   VCCI;

  BB_B_B \o_RHD2132_SPI_CS_n_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHD2132_SPI_CS_n));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHD2132_SPI_CS_n) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHD2132_SPI_Clk ( input PADDO, output o_RHD2132_SPI_Clk );
  wire   VCCI;

  BB_B_B \o_RHD2132_SPI_Clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHD2132_SPI_Clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHD2132_SPI_Clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module o_RHD2132_SPI_MOSI ( input PADDO, output o_RHD2132_SPI_MOSI );
  wire   VCCI;

  BB_B_B \o_RHD2132_SPI_MOSI_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(o_RHD2132_SPI_MOSI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => o_RHD2132_SPI_MOSI) = (0:0:0,0:0:0);
  endspecify

endmodule

module i_STM32_SPI4_MISO ( input PADDO, output i_STM32_SPI4_MISO );
  wire   VCCI;

  BB_B_B \i_STM32_SPI4_MISO_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(i_STM32_SPI4_MISO));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => i_STM32_SPI4_MISO) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB1_OUT ( input PADDO, output RGB1_OUT );
  wire   VCCI;

  BB_OD_B \RGB1_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_OD_B ( input T_N, I, output O, inout B );

  BB_OD INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module RGB0_OUT ( input PADDO, output RGB0_OUT );
  wire   VCCI;

  BB_OD_B \RGB0_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB2_OUT ( input PADDO, output RGB2_OUT );
  wire   VCCI;

  BB_OD_B \RGB2_OUT_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2_OUT));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2_OUT) = (0:0:0,0:0:0);
  endspecify

endmodule
