5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd mbit_sel2.vcd -o mbit_sel2.cdd -v mbit_sel2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" mbit_sel2.v 1 26 1
2 1 7 100010 3 1 c 0 0 b
2 2 7 b000b 0 0 1408 0 0 32 96 1 0 0 0 0 0 0 0
2 3 7 90009 0 0 1408 0 0 32 96 4 0 0 0 0 0 0 0
2 4 7 7000c 0 24 400 2 3 a
2 5 7 70010 3 35 e 1 4
2 6 8 100010 2 1 c 0 0 c
2 7 8 90009 0 0 1400 0 0 32 96 0 0 0 0 0 0 0 0
2 8 8 7000a 0 23 400 0 7 a
2 9 8 70010 2 35 e 6 8
1 a 3 3000b 1 0 2 0 3 33 362a
1 b 4 3000b 1 0 1 0 2 33 130a
1 c 5 3000b 1 0 0 0 1 33 1002
4 5 f 5 5
4 9 f 9 9
3 1 main.$u0 "main.$u0" mbit_sel2.v 0 24 1
