<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 21. ISCA 1994</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/isca/isca94">21. ISCA 1994:
Chicago, IL, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/isca/isca94">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/isca/isca94">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/isca/isca94">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/isca/isca94">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/isca/index.html">back to ISCA</a></p>


<ul>
<li id="CalderG94"><a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Grunwald:Dirk">Dirk Grunwald</a>:<br /><b>Fast and Accurate Instruction Fetch and Branch Prediction.</b> 2-11<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288166"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CalderG94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CalderG94.xml">XML</a></small></small></li>
<li id="TalcottYSWN94"><a href="http://dblp.dagstuhl.de/pers/hc/t/Talcott:Adam_R=">Adam R. Talcott</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yamamoto:Wayne">Wayne Yamamoto</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Serrano:Mauricio_J=">Mauricio J. Serrano</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:Roger_C=">Roger C. Wood</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nemirovsky:Mario">Mario Nemirovsky</a>:<br /><b>The Impact of Unresolved Branches on Branch Prediction Scheme Performance.</b> 12-21<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288165"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/TalcottYSWN94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/TalcottYSWN94.xml">XML</a></small></small></li>
<li id="PalacharlaK94"><a href="http://dblp.dagstuhl.de/pers/hc/p/Palacharla:Subbarao">Subbarao Palacharla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kessler:Richard_E=">Richard E. Kessler</a>:<br /><b>Evaluating Stream Buffers as a Secondary Cache Replacement.</b> 24-33<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288164"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PalacharlaK94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PalacharlaK94.xml">XML</a></small></small></li>
<li id="JouppiW94"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jouppi:Norman_P=">Norman P. Jouppi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wilton:Steven_J=_E=">Steven J. E. Wilton</a>:<br /><b>Tradeoffs in Two-Level On-Chip Caching.</b> 34-45<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288163"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/JouppiW94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/JouppiW94.xml">XML</a></small></small></li>
<li id="SinghalG94"><a href="http://dblp.dagstuhl.de/pers/hc/s/Singhal:Ashok">Ashok Singhal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Goldberg:Aaron_J=">Aaron J. Goldberg</a>:<br /><b>Architectural Support for Performance Tuning: A Case Study on the SPARCcenter2000.</b> 48-59<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288162"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SinghalG94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SinghalG94.xml">XML</a></small></small></li>
<li id="CvetanovicB94"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cvetanovic:Zarka">Zarka Cvetanovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bhandarkar:Dileep">Dileep Bhandarkar</a>:<br /><b>Characterization of Alpha AXP Performance Using TP and SPEC Workloads.</b> 60-70<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288161"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CvetanovicB94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CvetanovicB94.xml">XML</a></small></small></li>
<li id="NatarajanSI94"><a href="http://dblp.dagstuhl.de/pers/hc/n/Natarajan:Chitra">Chitra Natarajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sharma:Sanjay">Sanjay Sharma</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Iyer:Ravishankar_K=">Ravishankar K. Iyer</a>:<br /><b>Measurement-Based Characterization of Global Memory and Network Contention, Operating System and Parallelization Overheads: A Case Study on Shared-Memory Multiprocessor.</b> 71-80<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288160"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/NatarajanSI94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/NatarajanSI94.xml">XML</a></small></small></li>
<li id="JoeH94"><a href="http://dblp.dagstuhl.de/pers/hc/j/Joe:Truman">Truman Joe</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hennessy:John_L=">John L. Hennessy</a>:<br /><b>Evaluating the Memory Overhead Required for COMA Architectures.</b> 82-93<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288159"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/JoeH94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/JoeH94.xml">XML</a></small></small></li>
<li id="KlaiberL94"><a href="http://dblp.dagstuhl.de/pers/hc/k/Klaiber:Alexander_C=">Alexander C. Klaiber</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Levy:Henry_M=">Henry M. Levy</a>:<br /><b>A Comparison of Message Passing and Shared Memory Architectures for Data Parallel Programs.</b> 94-105<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288158"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KlaiberL94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KlaiberL94.xml">XML</a></small></small></li>
<li id="CoxDKLRZ94"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cox:Alan_L=">Alan L. Cox</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dwarkadas:Sandhya">Sandhya Dwarkadas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Keleher:Peter_J=">Peter J. Keleher</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lu:Honghui">Honghui Lu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rajamony:Ramakrishnan">Ramakrishnan Rajamony</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zwaenepoel:Willy">Willy Zwaenepoel</a>:<br /><b>Software Versus Hardware Shared-Memory Implementation: A Case Study.</b> 106-117<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288157"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/CoxDKLRZ94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/CoxDKLRZ94.xml">XML</a></small></small></li>
<li id="PnevmatikatosS94"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pnevmatikatos:Dionisios_N=">Dionisios N. Pnevmatikatos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>Guarded Executing and Branch Prediction in Dynamic ILP Processors.</b> 120-129<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288156"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PnevmatikatosS94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PnevmatikatosS94.xml">XML</a></small></small></li>
<li id="SuD94"><a href="http://dblp.dagstuhl.de/pers/hc/s/Su:Ching=Long">Ching-Long Su</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Despain:Alvin_M=">Alvin M. Despain</a>:<br /><b>Branch with Masked Squashing in Superpipelined Processors.</b> 130-140<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288155"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SuD94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SuD94.xml">XML</a></small></small></li>
<li id="BlumrichLADFS94"><a href="http://dblp.dagstuhl.de/pers/hc/b/Blumrich:Matthias_A=">Matthias A. Blumrich</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Kai">Kai Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Alpert:Richard">Richard Alpert</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dubnicki:Cezary">Cezary Dubnicki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Felten:Edward_W=">Edward W. Felten</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sandberg:Jonathan">Jonathan Sandberg</a>:<br /><b>Virtual Memory Mapped Network Interface for the SHRIMP Multicomputer.</b> 142-153<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288154"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BlumrichLADFS94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BlumrichLADFS94.xml">XML</a></small></small></li>
<li id="SteenkisteHMZ94"><a href="http://dblp.dagstuhl.de/pers/hc/s/Steenkiste:Peter">Peter Steenkiste</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hemy:Michael">Michael Hemy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mummert:Todd_W=">Todd W. Mummert</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zill:Brian">Brian Zill</a>:<br /><b>Architecture and Evaluation of High-Speed Networking Subsystem for Distributed-Memory Systems.</b> 154-163<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288153"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SteenkisteHMZ94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SteenkisteHMZ94.xml">XML</a></small></small></li>
<li id="NayfehO94"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nayfeh:Basem_A=">Basem A. Nayfeh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Olukotun:Kunle">Kunle Olukotun</a>:<br /><b>Exploring the Design Space for a Shared-Cache Multiprocessor.</b> 166-175<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288152"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/NayfehO94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/NayfehO94.xml">XML</a></small></small></li>
<li id="ThekkathE94"><a href="http://dblp.dagstuhl.de/pers/hc/t/Thekkath:Radhika">Radhika Thekkath</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eggers:Susan_J=">Susan J. Eggers</a>:<br /><b>Impact of Sharing-Based Thread Placement on Multithreaded Architectures.</b> 176-186<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288151"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ThekkathE94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ThekkathE94.xml">XML</a></small></small></li>
<li id="DahlgrenDS94"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dahlgren:Fredrik">Fredrik Dahlgren</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dubois:Michel">Michel Dubois</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stenstr=ouml=m:Per">Per Stenstr&#246;m</a>:<br /><b>Combined Performance Gains of Simple Cache Protocol Extensions.</b> 187-197<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288150"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/DahlgrenDS94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/DahlgrenDS94.xml">XML</a></small></small></li>
<li id="HuangSS94"><a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Andrew_S=">Andrew S. Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Slavenburg:Gert">Gert Slavenburg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:John_Paul">John Paul Shen</a>:<br /><b>Speculative Disambiguation: A Compilation Technique for Dynamic Memory Disambiguation.</b> 200-210<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288149"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HuangSS94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HuangSS94.xml">XML</a></small></small></li>
<li id="FarkasJ94"><a href="http://dblp.dagstuhl.de/pers/hc/f/Farkas:Keith_I=">Keith I. Farkas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jouppi:Norman_P=">Norman P. Jouppi</a>:<br /><b>Complexity/Performance Tradeoffs with Non-Blocking Loads.</b> 211-222<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288148"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/FarkasJ94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/FarkasJ94.xml">XML</a></small></small></li>
<li id="ChenB94"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Tien=Fu">Tien-Fu Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Baer:Jean=Loup">Jean-Loup Baer</a>:<br /><b>A Performance Study of Software and Hardware Data Prefetching Schemes.</b> 223-232<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288147"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChenB94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChenB94.xml">XML</a></small></small></li>
<li id="DrapeauSHMSKLPLCG94"><a href="http://dblp.dagstuhl.de/pers/hc/d/Drapeau:Ann_L=">Ann L. Drapeau</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shirriff:Ken">Ken Shirriff</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hartman:John_H=">John H. Hartman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Miller:Ethan_L=">Ethan L. Miller</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seshan:Srinivasan">Srinivasan Seshan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Katz:Randy_H=">Randy H. Katz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lutz:Ken">Ken Lutz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patterson:David_A=">David A. Patterson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Edward_K=">Edward K. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Peter_M=">Peter M. Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gibson:Garth_A=">Garth A. Gibson</a>:<br /><b>RAID-II: A High-Bandwidth Network File Server.</b> 234-244<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288146"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/DrapeauSHMSKLPLCG94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/DrapeauSHMSKLPLCG94.xml">XML</a></small></small></li>
<li id="BlaumBBM94"><a href="http://dblp.dagstuhl.de/pers/hc/b/Blaum:Mario">Mario Blaum</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brady:Jim">Jim Brady</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bruck:Jehoshua">Jehoshua Bruck</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Menon_0001:Jai">Jai Menon</a>:<br /><b>EVENODD: An Optimal Scheme for Tolerating Double Disk Failures in RAID Architectures.</b> 245-254<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288145"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BlaumBBM94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BlaumBBM94.xml">XML</a></small></small></li>
<li id="Ng94"><a href="http://dblp.dagstuhl.de/pers/hc/n/Ng:Spencer_W=">Spencer W. Ng</a>:<br /><b>Crosshatch Disk Array for Improved Reliability and Performance.</b> 255-264<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288144"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Ng94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Ng94.xml">XML</a></small></small></li>
<li id="ChongMDBPEK94"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chong:Frederic_T=">Frederic T. Chong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Minsky:Henry">Henry Minsky</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/DeHon:Andr=eacute=">Andr&#233; DeHon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Becker:Matthew">Matthew Becker</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Peretz:Samuel">Samuel Peretz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Egozy:Eran">Eran Egozy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Knight_Jr=:Thomas_F=">Thomas F. Knight Jr.</a>:<br /><b>METRO: A Router Architecture for High-Performance, Short-Haul Routing Networks.</b> 266-277<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288143"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChongMDBPEK94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChongMDBPEK94.xml">XML</a></small></small></li>
<li id="AllenGSY94"><a href="http://dblp.dagstuhl.de/pers/hc/a/Allen:James_D=">James D. Allen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gaughan:Patrick_T=">Patrick T. Gaughan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schimmel:David_E=">David E. Schimmel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yalamanchili:Sudhakar">Sudhakar Yalamanchili</a>:<br /><b>Ariadne - An Adaptive Router for Fault-Tolerant Multicomputers.</b> 278-288<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288142"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AllenGSY94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AllenGSY94.xml">XML</a></small></small></li>
<li id="KimLC94"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Jae_H=">Jae H. Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Ziqiang">Ziqiang Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chien:Andrew_A=">Andrew A. Chien</a>:<br /><b>Compressionless Routing: A Framework for Adaptive and Fault-Tolerant Routing.</b> 289-300<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288141"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KimLC94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KimLC94.xml">XML</a></small></small></li>
<li id="KuskinOHHSGCNBHGRH94"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kuskin:Jeffrey">Jeffrey Kuskin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Ofelt:David">David Ofelt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Heinrich:Mark">Mark Heinrich</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Heinlein:John">John Heinlein</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Simoni:Richard">Richard Simoni</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gharachorloo:Kourosh">Kourosh Gharachorloo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chapin:John">John Chapin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nakahira:David">David Nakahira</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Baxter:Joel">Joel Baxter</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Horowitz:Mark">Mark Horowitz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Anoop">Anoop Gupta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rosenblum:Mendel">Mendel Rosenblum</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hennessy:John_L=">John L. Hennessy</a>:<br /><b>The Stanford FLASH Multiprocessor.</b> 302-313<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288140"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KuskinOHHSGCNBHGRH94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KuskinOHHSGCNBHGRH94.xml">XML</a></small></small></li>
<li id="ChikenA94"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chaiken:David">David Chaiken</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Agarwal:Anant">Anant Agarwal</a>:<br /><b>Software-Extended Coherent Shared Memory: Performance and Cost.</b> 314-324<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288139"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChikenA94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChikenA94.xml">XML</a></small></small></li>
<li id="ReinhardtLW94"><a href="http://dblp.dagstuhl.de/pers/hc/r/Reinhardt:Steven_K=">Steven K. Reinhardt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Larus:James_R=">James R. Larus</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>Tempest and Typhoon: User-Level Shared Memory.</b> 325-336<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288138"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ReinhardtLW94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ReinhardtLW94.xml">XML</a></small></small></li>
<li id="FarrensTP94"><a href="http://dblp.dagstuhl.de/pers/hc/f/Farrens:Matthew_K=">Matthew K. Farrens</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tyson:Gary_S=">Gary S. Tyson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pleszkun:Andrew_R=">Andrew R. Pleszkun</a>:<br /><b>A Study of Single-Chip Processor/Cache Organizations for Large Numbers of Transistors.</b> 338-347<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288137"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/FarrensTP94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/FarrensTP94.xml">XML</a></small></small></li>
<li id="ChenS94"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Chung=Ho">Chung-Ho Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Somani:Arun_K=">Arun K. Somani</a>:<br /><b>A Unified Architectural Tradeoff Methodology.</b> 348-357<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288136"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChenS94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChenS94.xml">XML</a></small></small></li>
<li id="NagleUMS94"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nagle:David">David Nagle</a>, <a href="http://dblp.dagstuhl.de/pers/hc/u/Uhlig:Richard">Richard Uhlig</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sechrest:Stuart">Stuart Sechrest</a>:<br /><b>Optimal Allocation of On-Chip Memory for Multiple-API Operating Systems.</b> 358-369<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288135"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/NagleUMS94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/NagleUMS94.xml">XML</a></small></small></li>
<li id="Quong94"><a href="http://dblp.dagstuhl.de/pers/hc/q/Quong:Russell_W=">Russell W. Quong</a>:<br /><b>Expected I-Cache Miss Rates via the Gap Model.</b> 372-383<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288134"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Quong94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Quong94.xml">XML</a></small></small></li>
<li id="Seznec94"><a href="http://dblp.dagstuhl.de/pers/hc/s/Seznec:Andr=eacute=">Andr&#233; Seznec</a>:<br /><b>Decoupled Sectored Caches: Conciliating Low Tag Implementation Cost and Low Miss Ratio.</b> 384-393<br /><small><a href="http://dx.doi.org/10.1109/ISCA.1994.288133"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Seznec94.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Seznec94.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:57 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
