module CircularBufferMulti_2(
  input         clock,
                reset,
  input  [3:0]  io_enqValid,
  input  [31:0] io_enqData_0_addr,
  input  [6:0]  io_enqData_0_idx,
  input         io_enqData_0_trap,
                io_enqData_0_isControlFlow,
                io_enqData_0_isBranch,
                io_enqData_0_isVector,
                io_enqData_0_linkOk,
                io_enqData_0_isEcall,
                io_enqData_0_isMpause,
  input  [31:0] io_enqData_1_addr,
  input  [6:0]  io_enqData_1_idx,
  input         io_enqData_1_trap,
                io_enqData_1_isControlFlow,
                io_enqData_1_isBranch,
                io_enqData_1_isVector,
                io_enqData_1_linkOk,
                io_enqData_1_isEcall,
                io_enqData_1_isMpause,
  input  [31:0] io_enqData_2_addr,
  input  [6:0]  io_enqData_2_idx,
  input         io_enqData_2_trap,
                io_enqData_2_isControlFlow,
                io_enqData_2_isBranch,
                io_enqData_2_isVector,
                io_enqData_2_linkOk,
                io_enqData_2_isEcall,
                io_enqData_2_isMpause,
  input  [31:0] io_enqData_3_addr,
  input  [6:0]  io_enqData_3_idx,
  input         io_enqData_3_trap,
                io_enqData_3_isControlFlow,
                io_enqData_3_isBranch,
                io_enqData_3_isVector,
                io_enqData_3_linkOk,
                io_enqData_3_isEcall,
                io_enqData_3_isMpause,
  input  [31:0] io_enqData_4_addr,
  input  [6:0]  io_enqData_4_idx,
  input         io_enqData_4_trap,
                io_enqData_4_isControlFlow,
                io_enqData_4_isBranch,
                io_enqData_4_isVector,
                io_enqData_4_linkOk,
                io_enqData_4_isEcall,
                io_enqData_4_isMpause,
  input  [31:0] io_enqData_5_addr,
  input  [6:0]  io_enqData_5_idx,
  input         io_enqData_5_trap,
                io_enqData_5_isControlFlow,
                io_enqData_5_isBranch,
                io_enqData_5_isVector,
                io_enqData_5_linkOk,
                io_enqData_5_isEcall,
                io_enqData_5_isMpause,
  input  [31:0] io_enqData_6_addr,
  input  [6:0]  io_enqData_6_idx,
  input         io_enqData_6_trap,
                io_enqData_6_isControlFlow,
                io_enqData_6_isBranch,
                io_enqData_6_isVector,
                io_enqData_6_linkOk,
                io_enqData_6_isEcall,
                io_enqData_6_isMpause,
  input  [31:0] io_enqData_7_addr,
  input  [6:0]  io_enqData_7_idx,
  input         io_enqData_7_trap,
                io_enqData_7_isControlFlow,
                io_enqData_7_isBranch,
                io_enqData_7_isVector,
                io_enqData_7_linkOk,
                io_enqData_7_isEcall,
                io_enqData_7_isMpause,
  output [3:0]  io_nEnqueued,
                io_nSpace,
  output [31:0] io_dataOut_0_addr,
  output [6:0]  io_dataOut_0_idx,
  output        io_dataOut_0_trap,
                io_dataOut_0_isControlFlow,
                io_dataOut_0_isBranch,
                io_dataOut_0_isVector,
                io_dataOut_0_linkOk,
                io_dataOut_0_isEcall,
                io_dataOut_0_isMpause,
  output [31:0] io_dataOut_1_addr,
  output [6:0]  io_dataOut_1_idx,
  output        io_dataOut_1_trap,
                io_dataOut_1_isControlFlow,
                io_dataOut_1_isBranch,
                io_dataOut_1_isVector,
                io_dataOut_1_linkOk,
                io_dataOut_1_isEcall,
                io_dataOut_1_isMpause,
  output [31:0] io_dataOut_2_addr,
  output [6:0]  io_dataOut_2_idx,
  output        io_dataOut_2_trap,
                io_dataOut_2_isControlFlow,
                io_dataOut_2_isBranch,
                io_dataOut_2_isVector,
                io_dataOut_2_linkOk,
                io_dataOut_2_isEcall,
                io_dataOut_2_isMpause,
  output [31:0] io_dataOut_3_addr,
  output [6:0]  io_dataOut_3_idx,
  output        io_dataOut_3_trap,
                io_dataOut_3_isControlFlow,
                io_dataOut_3_isBranch,
                io_dataOut_3_isVector,
                io_dataOut_3_linkOk,
                io_dataOut_3_isEcall,
                io_dataOut_3_isMpause,
  output [31:0] io_dataOut_4_addr,
  output [6:0]  io_dataOut_4_idx,
  output        io_dataOut_4_trap,
                io_dataOut_4_isControlFlow,
                io_dataOut_4_isBranch,
                io_dataOut_4_isVector,
                io_dataOut_4_linkOk,
                io_dataOut_4_isEcall,
                io_dataOut_4_isMpause,
  output [31:0] io_dataOut_5_addr,
  output [6:0]  io_dataOut_5_idx,
  output        io_dataOut_5_trap,
                io_dataOut_5_isControlFlow,
                io_dataOut_5_isBranch,
                io_dataOut_5_isVector,
                io_dataOut_5_linkOk,
                io_dataOut_5_isEcall,
                io_dataOut_5_isMpause,
  output [31:0] io_dataOut_6_addr,
  output [6:0]  io_dataOut_6_idx,
  output        io_dataOut_6_trap,
                io_dataOut_6_isControlFlow,
                io_dataOut_6_isBranch,
                io_dataOut_6_isVector,
                io_dataOut_6_linkOk,
                io_dataOut_6_isEcall,
                io_dataOut_6_isMpause,
  output [31:0] io_dataOut_7_addr,
  output [6:0]  io_dataOut_7_idx,
  output        io_dataOut_7_trap,
                io_dataOut_7_isControlFlow,
                io_dataOut_7_isBranch,
                io_dataOut_7_isVector,
                io_dataOut_7_linkOk,
                io_dataOut_7_isEcall,
                io_dataOut_7_isMpause,
  input  [3:0]  io_deqReady,
  input         io_flush
);

  reg  [31:0]  buffer_0_addr;
  reg  [6:0]   buffer_0_idx;
  reg          buffer_0_trap;
  reg          buffer_0_isControlFlow;
  reg          buffer_0_isBranch;
  reg          buffer_0_isVector;
  reg          buffer_0_linkOk;
  reg          buffer_0_isEcall;
  reg          buffer_0_isMpause;
  reg  [31:0]  buffer_1_addr;
  reg  [6:0]   buffer_1_idx;
  reg          buffer_1_trap;
  reg          buffer_1_isControlFlow;
  reg          buffer_1_isBranch;
  reg          buffer_1_isVector;
  reg          buffer_1_linkOk;
  reg          buffer_1_isEcall;
  reg          buffer_1_isMpause;
  reg  [31:0]  buffer_2_addr;
  reg  [6:0]   buffer_2_idx;
  reg          buffer_2_trap;
  reg          buffer_2_isControlFlow;
  reg          buffer_2_isBranch;
  reg          buffer_2_isVector;
  reg          buffer_2_linkOk;
  reg          buffer_2_isEcall;
  reg          buffer_2_isMpause;
  reg  [31:0]  buffer_3_addr;
  reg  [6:0]   buffer_3_idx;
  reg          buffer_3_trap;
  reg          buffer_3_isControlFlow;
  reg          buffer_3_isBranch;
  reg          buffer_3_isVector;
  reg          buffer_3_linkOk;
  reg          buffer_3_isEcall;
  reg          buffer_3_isMpause;
  reg  [31:0]  buffer_4_addr;
  reg  [6:0]   buffer_4_idx;
  reg          buffer_4_trap;
  reg          buffer_4_isControlFlow;
  reg          buffer_4_isBranch;
  reg          buffer_4_isVector;
  reg          buffer_4_linkOk;
  reg          buffer_4_isEcall;
  reg          buffer_4_isMpause;
  reg  [31:0]  buffer_5_addr;
  reg  [6:0]   buffer_5_idx;
  reg          buffer_5_trap;
  reg          buffer_5_isControlFlow;
  reg          buffer_5_isBranch;
  reg          buffer_5_isVector;
  reg          buffer_5_linkOk;
  reg          buffer_5_isEcall;
  reg          buffer_5_isMpause;
  reg  [31:0]  buffer_6_addr;
  reg  [6:0]   buffer_6_idx;
  reg          buffer_6_trap;
  reg          buffer_6_isControlFlow;
  reg          buffer_6_isBranch;
  reg          buffer_6_isVector;
  reg          buffer_6_linkOk;
  reg          buffer_6_isEcall;
  reg          buffer_6_isMpause;
  reg  [31:0]  buffer_7_addr;
  reg  [6:0]   buffer_7_idx;
  reg          buffer_7_trap;
  reg          buffer_7_isControlFlow;
  reg          buffer_7_isBranch;
  reg          buffer_7_isVector;
  reg          buffer_7_linkOk;
  reg          buffer_7_isEcall;
  reg          buffer_7_isMpause;
  reg  [2:0]   enqPtr;
  reg  [2:0]   deqPtr;
  reg  [3:0]   nEnqueued;
  wire [8:0]   _outputBufferView_rotated_T_9 = {6'h0, deqPtr} * 9'h2E;
  wire [367:0] _outputBufferView_rotated_T_22 =
    _outputBufferView_rotated_T_9[0]
      ? {buffer_0_isMpause,
         buffer_7_addr,
         buffer_7_idx,
         buffer_7_trap,
         buffer_7_isControlFlow,
         buffer_7_isBranch,
         buffer_7_isVector,
         buffer_7_linkOk,
         buffer_7_isEcall,
         buffer_7_isMpause,
         buffer_6_addr,
         buffer_6_idx,
         buffer_6_trap,
         buffer_6_isControlFlow,
         buffer_6_isBranch,
         buffer_6_isVector,
         buffer_6_linkOk,
         buffer_6_isEcall,
         buffer_6_isMpause,
         buffer_5_addr,
         buffer_5_idx,
         buffer_5_trap,
         buffer_5_isControlFlow,
         buffer_5_isBranch,
         buffer_5_isVector,
         buffer_5_linkOk,
         buffer_5_isEcall,
         buffer_5_isMpause,
         buffer_4_addr,
         buffer_4_idx,
         buffer_4_trap,
         buffer_4_isControlFlow,
         buffer_4_isBranch,
         buffer_4_isVector,
         buffer_4_linkOk,
         buffer_4_isEcall,
         buffer_4_isMpause,
         buffer_3_addr,
         buffer_3_idx,
         buffer_3_trap,
         buffer_3_isControlFlow,
         buffer_3_isBranch,
         buffer_3_isVector,
         buffer_3_linkOk,
         buffer_3_isEcall,
         buffer_3_isMpause,
         buffer_2_addr,
         buffer_2_idx,
         buffer_2_trap,
         buffer_2_isControlFlow,
         buffer_2_isBranch,
         buffer_2_isVector,
         buffer_2_linkOk,
         buffer_2_isEcall,
         buffer_2_isMpause,
         buffer_1_addr,
         buffer_1_idx,
         buffer_1_trap,
         buffer_1_isControlFlow,
         buffer_1_isBranch,
         buffer_1_isVector,
         buffer_1_linkOk,
         buffer_1_isEcall,
         buffer_1_isMpause,
         buffer_0_addr,
         buffer_0_idx,
         buffer_0_trap,
         buffer_0_isControlFlow,
         buffer_0_isBranch,
         buffer_0_isVector,
         buffer_0_linkOk,
         buffer_0_isEcall}
      : {buffer_7_addr,
         buffer_7_idx,
         buffer_7_trap,
         buffer_7_isControlFlow,
         buffer_7_isBranch,
         buffer_7_isVector,
         buffer_7_linkOk,
         buffer_7_isEcall,
         buffer_7_isMpause,
         buffer_6_addr,
         buffer_6_idx,
         buffer_6_trap,
         buffer_6_isControlFlow,
         buffer_6_isBranch,
         buffer_6_isVector,
         buffer_6_linkOk,
         buffer_6_isEcall,
         buffer_6_isMpause,
         buffer_5_addr,
         buffer_5_idx,
         buffer_5_trap,
         buffer_5_isControlFlow,
         buffer_5_isBranch,
         buffer_5_isVector,
         buffer_5_linkOk,
         buffer_5_isEcall,
         buffer_5_isMpause,
         buffer_4_addr,
         buffer_4_idx,
         buffer_4_trap,
         buffer_4_isControlFlow,
         buffer_4_isBranch,
         buffer_4_isVector,
         buffer_4_linkOk,
         buffer_4_isEcall,
         buffer_4_isMpause,
         buffer_3_addr,
         buffer_3_idx,
         buffer_3_trap,
         buffer_3_isControlFlow,
         buffer_3_isBranch,
         buffer_3_isVector,
         buffer_3_linkOk,
         buffer_3_isEcall,
         buffer_3_isMpause,
         buffer_2_addr,
         buffer_2_idx,
         buffer_2_trap,
         buffer_2_isControlFlow,
         buffer_2_isBranch,
         buffer_2_isVector,
         buffer_2_linkOk,
         buffer_2_isEcall,
         buffer_2_isMpause,
         buffer_1_addr,
         buffer_1_idx,
         buffer_1_trap,
         buffer_1_isControlFlow,
         buffer_1_isBranch,
         buffer_1_isVector,
         buffer_1_linkOk,
         buffer_1_isEcall,
         buffer_1_isMpause,
         buffer_0_addr,
         buffer_0_idx,
         buffer_0_trap,
         buffer_0_isControlFlow,
         buffer_0_isBranch,
         buffer_0_isVector,
         buffer_0_linkOk,
         buffer_0_isEcall,
         buffer_0_isMpause};
  wire [367:0] _outputBufferView_rotated_T_26 =
    _outputBufferView_rotated_T_9[1]
      ? {_outputBufferView_rotated_T_22[1:0], _outputBufferView_rotated_T_22[367:2]}
      : _outputBufferView_rotated_T_22;
  wire [367:0] _outputBufferView_rotated_T_30 =
    _outputBufferView_rotated_T_9[2]
      ? {_outputBufferView_rotated_T_26[3:0], _outputBufferView_rotated_T_26[367:4]}
      : _outputBufferView_rotated_T_26;
  wire [367:0] _outputBufferView_rotated_T_34 =
    _outputBufferView_rotated_T_9[3]
      ? {_outputBufferView_rotated_T_30[7:0], _outputBufferView_rotated_T_30[367:8]}
      : _outputBufferView_rotated_T_30;
  wire [367:0] _outputBufferView_rotated_T_38 =
    _outputBufferView_rotated_T_9[4]
      ? {_outputBufferView_rotated_T_34[15:0], _outputBufferView_rotated_T_34[367:16]}
      : _outputBufferView_rotated_T_34;
  wire [367:0] _outputBufferView_rotated_T_42 =
    _outputBufferView_rotated_T_9[5]
      ? {_outputBufferView_rotated_T_38[31:0], _outputBufferView_rotated_T_38[367:32]}
      : _outputBufferView_rotated_T_38;
  wire [367:0] _outputBufferView_rotated_T_46 =
    _outputBufferView_rotated_T_9[6]
      ? {_outputBufferView_rotated_T_42[63:0], _outputBufferView_rotated_T_42[367:64]}
      : _outputBufferView_rotated_T_42;
  wire [367:0] _outputBufferView_rotated_T_50 =
    _outputBufferView_rotated_T_9[7]
      ? {_outputBufferView_rotated_T_46[127:0], _outputBufferView_rotated_T_46[367:128]}
      : _outputBufferView_rotated_T_46;
  wire [367:0] outputBufferView_rotated =
    _outputBufferView_rotated_T_9[8]
      ? {_outputBufferView_rotated_T_50[255:0], _outputBufferView_rotated_T_50[367:256]}
      : _outputBufferView_rotated_T_50;
  wire         expandedInput_2_ret_valid = io_enqValid > 4'h2;
  wire         expandedInput_4_ret_valid = io_enqValid > 4'h4;
  wire         expandedInput_5_ret_valid = io_enqValid > 4'h5;
  wire         expandedInput_6_ret_valid = io_enqValid > 4'h6;
  wire [8:0]   _rotatedInput_rotated_T_17 = {6'h0, enqPtr} * 9'h2F;
  wire [375:0] _rotatedInput_rotated_T_30 =
    _rotatedInput_rotated_T_17[0]
      ? {io_enqData_7_addr,
         io_enqData_7_idx,
         io_enqData_7_trap,
         io_enqData_7_isControlFlow,
         io_enqData_7_isBranch,
         io_enqData_7_isVector,
         io_enqData_7_linkOk,
         io_enqData_7_isEcall,
         io_enqData_7_isMpause,
         expandedInput_6_ret_valid,
         io_enqData_6_addr,
         io_enqData_6_idx,
         io_enqData_6_trap,
         io_enqData_6_isControlFlow,
         io_enqData_6_isBranch,
         io_enqData_6_isVector,
         io_enqData_6_linkOk,
         io_enqData_6_isEcall,
         io_enqData_6_isMpause,
         expandedInput_5_ret_valid,
         io_enqData_5_addr,
         io_enqData_5_idx,
         io_enqData_5_trap,
         io_enqData_5_isControlFlow,
         io_enqData_5_isBranch,
         io_enqData_5_isVector,
         io_enqData_5_linkOk,
         io_enqData_5_isEcall,
         io_enqData_5_isMpause,
         expandedInput_4_ret_valid,
         io_enqData_4_addr,
         io_enqData_4_idx,
         io_enqData_4_trap,
         io_enqData_4_isControlFlow,
         io_enqData_4_isBranch,
         io_enqData_4_isVector,
         io_enqData_4_linkOk,
         io_enqData_4_isEcall,
         io_enqData_4_isMpause,
         |(io_enqValid[3:2]),
         io_enqData_3_addr,
         io_enqData_3_idx,
         io_enqData_3_trap,
         io_enqData_3_isControlFlow,
         io_enqData_3_isBranch,
         io_enqData_3_isVector,
         io_enqData_3_linkOk,
         io_enqData_3_isEcall,
         io_enqData_3_isMpause,
         expandedInput_2_ret_valid,
         io_enqData_2_addr,
         io_enqData_2_idx,
         io_enqData_2_trap,
         io_enqData_2_isControlFlow,
         io_enqData_2_isBranch,
         io_enqData_2_isVector,
         io_enqData_2_linkOk,
         io_enqData_2_isEcall,
         io_enqData_2_isMpause,
         |(io_enqValid[3:1]),
         io_enqData_1_addr,
         io_enqData_1_idx,
         io_enqData_1_trap,
         io_enqData_1_isControlFlow,
         io_enqData_1_isBranch,
         io_enqData_1_isVector,
         io_enqData_1_linkOk,
         io_enqData_1_isEcall,
         io_enqData_1_isMpause,
         |io_enqValid,
         io_enqData_0_addr,
         io_enqData_0_idx,
         io_enqData_0_trap,
         io_enqData_0_isControlFlow,
         io_enqData_0_isBranch,
         io_enqData_0_isVector,
         io_enqData_0_linkOk,
         io_enqData_0_isEcall,
         io_enqData_0_isMpause,
         io_enqValid[3]}
      : {io_enqValid[3],
         io_enqData_7_addr,
         io_enqData_7_idx,
         io_enqData_7_trap,
         io_enqData_7_isControlFlow,
         io_enqData_7_isBranch,
         io_enqData_7_isVector,
         io_enqData_7_linkOk,
         io_enqData_7_isEcall,
         io_enqData_7_isMpause,
         expandedInput_6_ret_valid,
         io_enqData_6_addr,
         io_enqData_6_idx,
         io_enqData_6_trap,
         io_enqData_6_isControlFlow,
         io_enqData_6_isBranch,
         io_enqData_6_isVector,
         io_enqData_6_linkOk,
         io_enqData_6_isEcall,
         io_enqData_6_isMpause,
         expandedInput_5_ret_valid,
         io_enqData_5_addr,
         io_enqData_5_idx,
         io_enqData_5_trap,
         io_enqData_5_isControlFlow,
         io_enqData_5_isBranch,
         io_enqData_5_isVector,
         io_enqData_5_linkOk,
         io_enqData_5_isEcall,
         io_enqData_5_isMpause,
         expandedInput_4_ret_valid,
         io_enqData_4_addr,
         io_enqData_4_idx,
         io_enqData_4_trap,
         io_enqData_4_isControlFlow,
         io_enqData_4_isBranch,
         io_enqData_4_isVector,
         io_enqData_4_linkOk,
         io_enqData_4_isEcall,
         io_enqData_4_isMpause,
         |(io_enqValid[3:2]),
         io_enqData_3_addr,
         io_enqData_3_idx,
         io_enqData_3_trap,
         io_enqData_3_isControlFlow,
         io_enqData_3_isBranch,
         io_enqData_3_isVector,
         io_enqData_3_linkOk,
         io_enqData_3_isEcall,
         io_enqData_3_isMpause,
         expandedInput_2_ret_valid,
         io_enqData_2_addr,
         io_enqData_2_idx,
         io_enqData_2_trap,
         io_enqData_2_isControlFlow,
         io_enqData_2_isBranch,
         io_enqData_2_isVector,
         io_enqData_2_linkOk,
         io_enqData_2_isEcall,
         io_enqData_2_isMpause,
         |(io_enqValid[3:1]),
         io_enqData_1_addr,
         io_enqData_1_idx,
         io_enqData_1_trap,
         io_enqData_1_isControlFlow,
         io_enqData_1_isBranch,
         io_enqData_1_isVector,
         io_enqData_1_linkOk,
         io_enqData_1_isEcall,
         io_enqData_1_isMpause,
         |io_enqValid,
         io_enqData_0_addr,
         io_enqData_0_idx,
         io_enqData_0_trap,
         io_enqData_0_isControlFlow,
         io_enqData_0_isBranch,
         io_enqData_0_isVector,
         io_enqData_0_linkOk,
         io_enqData_0_isEcall,
         io_enqData_0_isMpause};
  wire [375:0] _rotatedInput_rotated_T_34 =
    _rotatedInput_rotated_T_17[1]
      ? {_rotatedInput_rotated_T_30[373:0], _rotatedInput_rotated_T_30[375:374]}
      : _rotatedInput_rotated_T_30;
  wire [375:0] _rotatedInput_rotated_T_38 =
    _rotatedInput_rotated_T_17[2]
      ? {_rotatedInput_rotated_T_34[371:0], _rotatedInput_rotated_T_34[375:372]}
      : _rotatedInput_rotated_T_34;
  wire [375:0] _rotatedInput_rotated_T_42 =
    _rotatedInput_rotated_T_17[3]
      ? {_rotatedInput_rotated_T_38[367:0], _rotatedInput_rotated_T_38[375:368]}
      : _rotatedInput_rotated_T_38;
  wire [375:0] _rotatedInput_rotated_T_46 =
    _rotatedInput_rotated_T_17[4]
      ? {_rotatedInput_rotated_T_42[359:0], _rotatedInput_rotated_T_42[375:360]}
      : _rotatedInput_rotated_T_42;
  wire [375:0] _rotatedInput_rotated_T_50 =
    _rotatedInput_rotated_T_17[5]
      ? {_rotatedInput_rotated_T_46[343:0], _rotatedInput_rotated_T_46[375:344]}
      : _rotatedInput_rotated_T_46;
  wire [375:0] _rotatedInput_rotated_T_54 =
    _rotatedInput_rotated_T_17[6]
      ? {_rotatedInput_rotated_T_50[311:0], _rotatedInput_rotated_T_50[375:312]}
      : _rotatedInput_rotated_T_50;
  wire [375:0] _rotatedInput_rotated_T_58 =
    _rotatedInput_rotated_T_17[7]
      ? {_rotatedInput_rotated_T_54[247:0], _rotatedInput_rotated_T_54[375:248]}
      : _rotatedInput_rotated_T_54;
  wire [375:0] rotatedInput_rotated =
    _rotatedInput_rotated_T_17[8]
      ? {_rotatedInput_rotated_T_58[119:0], _rotatedInput_rotated_T_58[375:120]}
      : _rotatedInput_rotated_T_58;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      buffer_0_addr <= 32'h0;
      buffer_0_idx <= 7'h0;
      buffer_0_trap <= 1'h0;
      buffer_0_isControlFlow <= 1'h0;
      buffer_0_isBranch <= 1'h0;
      buffer_0_isVector <= 1'h0;
      buffer_0_linkOk <= 1'h0;
      buffer_0_isEcall <= 1'h0;
      buffer_0_isMpause <= 1'h0;
      buffer_1_addr <= 32'h0;
      buffer_1_idx <= 7'h0;
      buffer_1_trap <= 1'h0;
      buffer_1_isControlFlow <= 1'h0;
      buffer_1_isBranch <= 1'h0;
      buffer_1_isVector <= 1'h0;
      buffer_1_linkOk <= 1'h0;
      buffer_1_isEcall <= 1'h0;
      buffer_1_isMpause <= 1'h0;
      buffer_2_addr <= 32'h0;
      buffer_2_idx <= 7'h0;
      buffer_2_trap <= 1'h0;
      buffer_2_isControlFlow <= 1'h0;
      buffer_2_isBranch <= 1'h0;
      buffer_2_isVector <= 1'h0;
      buffer_2_linkOk <= 1'h0;
      buffer_2_isEcall <= 1'h0;
      buffer_2_isMpause <= 1'h0;
      buffer_3_addr <= 32'h0;
      buffer_3_idx <= 7'h0;
      buffer_3_trap <= 1'h0;
      buffer_3_isControlFlow <= 1'h0;
      buffer_3_isBranch <= 1'h0;
      buffer_3_isVector <= 1'h0;
      buffer_3_linkOk <= 1'h0;
      buffer_3_isEcall <= 1'h0;
      buffer_3_isMpause <= 1'h0;
      buffer_4_addr <= 32'h0;
      buffer_4_idx <= 7'h0;
      buffer_4_trap <= 1'h0;
      buffer_4_isControlFlow <= 1'h0;
      buffer_4_isBranch <= 1'h0;
      buffer_4_isVector <= 1'h0;
      buffer_4_linkOk <= 1'h0;
      buffer_4_isEcall <= 1'h0;
      buffer_4_isMpause <= 1'h0;
      buffer_5_addr <= 32'h0;
      buffer_5_idx <= 7'h0;
      buffer_5_trap <= 1'h0;
      buffer_5_isControlFlow <= 1'h0;
      buffer_5_isBranch <= 1'h0;
      buffer_5_isVector <= 1'h0;
      buffer_5_linkOk <= 1'h0;
      buffer_5_isEcall <= 1'h0;
      buffer_5_isMpause <= 1'h0;
      buffer_6_addr <= 32'h0;
      buffer_6_idx <= 7'h0;
      buffer_6_trap <= 1'h0;
      buffer_6_isControlFlow <= 1'h0;
      buffer_6_isBranch <= 1'h0;
      buffer_6_isVector <= 1'h0;
      buffer_6_linkOk <= 1'h0;
      buffer_6_isEcall <= 1'h0;
      buffer_6_isMpause <= 1'h0;
      buffer_7_addr <= 32'h0;
      buffer_7_idx <= 7'h0;
      buffer_7_trap <= 1'h0;
      buffer_7_isControlFlow <= 1'h0;
      buffer_7_isBranch <= 1'h0;
      buffer_7_isVector <= 1'h0;
      buffer_7_linkOk <= 1'h0;
      buffer_7_isEcall <= 1'h0;
      buffer_7_isMpause <= 1'h0;
      enqPtr <= 3'h0;
      deqPtr <= 3'h0;
      nEnqueued <= 4'h0;
    end
    else begin
      if (rotatedInput_rotated[46]) begin
        buffer_0_addr <= rotatedInput_rotated[45:14];
        buffer_0_idx <= rotatedInput_rotated[13:7];
        buffer_0_trap <= rotatedInput_rotated[6];
        buffer_0_isControlFlow <= rotatedInput_rotated[5];
        buffer_0_isBranch <= rotatedInput_rotated[4];
        buffer_0_isVector <= rotatedInput_rotated[3];
        buffer_0_linkOk <= rotatedInput_rotated[2];
        buffer_0_isEcall <= rotatedInput_rotated[1];
        buffer_0_isMpause <= rotatedInput_rotated[0];
      end
      if (rotatedInput_rotated[93]) begin
        buffer_1_addr <= rotatedInput_rotated[92:61];
        buffer_1_idx <= rotatedInput_rotated[60:54];
        buffer_1_trap <= rotatedInput_rotated[53];
        buffer_1_isControlFlow <= rotatedInput_rotated[52];
        buffer_1_isBranch <= rotatedInput_rotated[51];
        buffer_1_isVector <= rotatedInput_rotated[50];
        buffer_1_linkOk <= rotatedInput_rotated[49];
        buffer_1_isEcall <= rotatedInput_rotated[48];
        buffer_1_isMpause <= rotatedInput_rotated[47];
      end
      if (rotatedInput_rotated[140]) begin
        buffer_2_addr <= rotatedInput_rotated[139:108];
        buffer_2_idx <= rotatedInput_rotated[107:101];
        buffer_2_trap <= rotatedInput_rotated[100];
        buffer_2_isControlFlow <= rotatedInput_rotated[99];
        buffer_2_isBranch <= rotatedInput_rotated[98];
        buffer_2_isVector <= rotatedInput_rotated[97];
        buffer_2_linkOk <= rotatedInput_rotated[96];
        buffer_2_isEcall <= rotatedInput_rotated[95];
        buffer_2_isMpause <= rotatedInput_rotated[94];
      end
      if (rotatedInput_rotated[187]) begin
        buffer_3_addr <= rotatedInput_rotated[186:155];
        buffer_3_idx <= rotatedInput_rotated[154:148];
        buffer_3_trap <= rotatedInput_rotated[147];
        buffer_3_isControlFlow <= rotatedInput_rotated[146];
        buffer_3_isBranch <= rotatedInput_rotated[145];
        buffer_3_isVector <= rotatedInput_rotated[144];
        buffer_3_linkOk <= rotatedInput_rotated[143];
        buffer_3_isEcall <= rotatedInput_rotated[142];
        buffer_3_isMpause <= rotatedInput_rotated[141];
      end
      if (rotatedInput_rotated[234]) begin
        buffer_4_addr <= rotatedInput_rotated[233:202];
        buffer_4_idx <= rotatedInput_rotated[201:195];
        buffer_4_trap <= rotatedInput_rotated[194];
        buffer_4_isControlFlow <= rotatedInput_rotated[193];
        buffer_4_isBranch <= rotatedInput_rotated[192];
        buffer_4_isVector <= rotatedInput_rotated[191];
        buffer_4_linkOk <= rotatedInput_rotated[190];
        buffer_4_isEcall <= rotatedInput_rotated[189];
        buffer_4_isMpause <= rotatedInput_rotated[188];
      end
      if (rotatedInput_rotated[281]) begin
        buffer_5_addr <= rotatedInput_rotated[280:249];
        buffer_5_idx <= rotatedInput_rotated[248:242];
        buffer_5_trap <= rotatedInput_rotated[241];
        buffer_5_isControlFlow <= rotatedInput_rotated[240];
        buffer_5_isBranch <= rotatedInput_rotated[239];
        buffer_5_isVector <= rotatedInput_rotated[238];
        buffer_5_linkOk <= rotatedInput_rotated[237];
        buffer_5_isEcall <= rotatedInput_rotated[236];
        buffer_5_isMpause <= rotatedInput_rotated[235];
      end
      if (rotatedInput_rotated[328]) begin
        buffer_6_addr <= rotatedInput_rotated[327:296];
        buffer_6_idx <= rotatedInput_rotated[295:289];
        buffer_6_trap <= rotatedInput_rotated[288];
        buffer_6_isControlFlow <= rotatedInput_rotated[287];
        buffer_6_isBranch <= rotatedInput_rotated[286];
        buffer_6_isVector <= rotatedInput_rotated[285];
        buffer_6_linkOk <= rotatedInput_rotated[284];
        buffer_6_isEcall <= rotatedInput_rotated[283];
        buffer_6_isMpause <= rotatedInput_rotated[282];
      end
      if (rotatedInput_rotated[375]) begin
        buffer_7_addr <= rotatedInput_rotated[374:343];
        buffer_7_idx <= rotatedInput_rotated[342:336];
        buffer_7_trap <= rotatedInput_rotated[335];
        buffer_7_isControlFlow <= rotatedInput_rotated[334];
        buffer_7_isBranch <= rotatedInput_rotated[333];
        buffer_7_isVector <= rotatedInput_rotated[332];
        buffer_7_linkOk <= rotatedInput_rotated[331];
        buffer_7_isEcall <= rotatedInput_rotated[330];
        buffer_7_isMpause <= rotatedInput_rotated[329];
      end
      enqPtr <= io_flush ? 3'h0 : enqPtr + io_enqValid[2:0];
      deqPtr <= io_flush ? 3'h0 : deqPtr + io_deqReady[2:0];
      nEnqueued <= io_flush ? 4'h0 : nEnqueued + io_enqValid - io_deqReady;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:11];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'hC; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        buffer_0_addr = _RANDOM[4'h0];
        buffer_0_idx = _RANDOM[4'h1][6:0];
        buffer_0_trap = _RANDOM[4'h1][7];
        buffer_0_isControlFlow = _RANDOM[4'h1][8];
        buffer_0_isBranch = _RANDOM[4'h1][9];
        buffer_0_isVector = _RANDOM[4'h1][10];
        buffer_0_linkOk = _RANDOM[4'h1][11];
        buffer_0_isEcall = _RANDOM[4'h1][12];
        buffer_0_isMpause = _RANDOM[4'h1][13];
        buffer_1_addr = {_RANDOM[4'h1][31:14], _RANDOM[4'h2][13:0]};
        buffer_1_idx = _RANDOM[4'h2][20:14];
        buffer_1_trap = _RANDOM[4'h2][21];
        buffer_1_isControlFlow = _RANDOM[4'h2][22];
        buffer_1_isBranch = _RANDOM[4'h2][23];
        buffer_1_isVector = _RANDOM[4'h2][24];
        buffer_1_linkOk = _RANDOM[4'h2][25];
        buffer_1_isEcall = _RANDOM[4'h2][26];
        buffer_1_isMpause = _RANDOM[4'h2][27];
        buffer_2_addr = {_RANDOM[4'h2][31:28], _RANDOM[4'h3][27:0]};
        buffer_2_idx = {_RANDOM[4'h3][31:28], _RANDOM[4'h4][2:0]};
        buffer_2_trap = _RANDOM[4'h4][3];
        buffer_2_isControlFlow = _RANDOM[4'h4][4];
        buffer_2_isBranch = _RANDOM[4'h4][5];
        buffer_2_isVector = _RANDOM[4'h4][6];
        buffer_2_linkOk = _RANDOM[4'h4][7];
        buffer_2_isEcall = _RANDOM[4'h4][8];
        buffer_2_isMpause = _RANDOM[4'h4][9];
        buffer_3_addr = {_RANDOM[4'h4][31:10], _RANDOM[4'h5][9:0]};
        buffer_3_idx = _RANDOM[4'h5][16:10];
        buffer_3_trap = _RANDOM[4'h5][17];
        buffer_3_isControlFlow = _RANDOM[4'h5][18];
        buffer_3_isBranch = _RANDOM[4'h5][19];
        buffer_3_isVector = _RANDOM[4'h5][20];
        buffer_3_linkOk = _RANDOM[4'h5][21];
        buffer_3_isEcall = _RANDOM[4'h5][22];
        buffer_3_isMpause = _RANDOM[4'h5][23];
        buffer_4_addr = {_RANDOM[4'h5][31:24], _RANDOM[4'h6][23:0]};
        buffer_4_idx = _RANDOM[4'h6][30:24];
        buffer_4_trap = _RANDOM[4'h6][31];
        buffer_4_isControlFlow = _RANDOM[4'h7][0];
        buffer_4_isBranch = _RANDOM[4'h7][1];
        buffer_4_isVector = _RANDOM[4'h7][2];
        buffer_4_linkOk = _RANDOM[4'h7][3];
        buffer_4_isEcall = _RANDOM[4'h7][4];
        buffer_4_isMpause = _RANDOM[4'h7][5];
        buffer_5_addr = {_RANDOM[4'h7][31:6], _RANDOM[4'h8][5:0]};
        buffer_5_idx = _RANDOM[4'h8][12:6];
        buffer_5_trap = _RANDOM[4'h8][13];
        buffer_5_isControlFlow = _RANDOM[4'h8][14];
        buffer_5_isBranch = _RANDOM[4'h8][15];
        buffer_5_isVector = _RANDOM[4'h8][16];
        buffer_5_linkOk = _RANDOM[4'h8][17];
        buffer_5_isEcall = _RANDOM[4'h8][18];
        buffer_5_isMpause = _RANDOM[4'h8][19];
        buffer_6_addr = {_RANDOM[4'h8][31:20], _RANDOM[4'h9][19:0]};
        buffer_6_idx = _RANDOM[4'h9][26:20];
        buffer_6_trap = _RANDOM[4'h9][27];
        buffer_6_isControlFlow = _RANDOM[4'h9][28];
        buffer_6_isBranch = _RANDOM[4'h9][29];
        buffer_6_isVector = _RANDOM[4'h9][30];
        buffer_6_linkOk = _RANDOM[4'h9][31];
        buffer_6_isEcall = _RANDOM[4'hA][0];
        buffer_6_isMpause = _RANDOM[4'hA][1];
        buffer_7_addr = {_RANDOM[4'hA][31:2], _RANDOM[4'hB][1:0]};
        buffer_7_idx = _RANDOM[4'hB][8:2];
        buffer_7_trap = _RANDOM[4'hB][9];
        buffer_7_isControlFlow = _RANDOM[4'hB][10];
        buffer_7_isBranch = _RANDOM[4'hB][11];
        buffer_7_isVector = _RANDOM[4'hB][12];
        buffer_7_linkOk = _RANDOM[4'hB][13];
        buffer_7_isEcall = _RANDOM[4'hB][14];
        buffer_7_isMpause = _RANDOM[4'hB][15];
        enqPtr = _RANDOM[4'hB][18:16];
        deqPtr = _RANDOM[4'hB][21:19];
        nEnqueued = _RANDOM[4'hB][25:22];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        buffer_0_addr = 32'h0;
        buffer_0_idx = 7'h0;
        buffer_0_trap = 1'h0;
        buffer_0_isControlFlow = 1'h0;
        buffer_0_isBranch = 1'h0;
        buffer_0_isVector = 1'h0;
        buffer_0_linkOk = 1'h0;
        buffer_0_isEcall = 1'h0;
        buffer_0_isMpause = 1'h0;
        buffer_1_addr = 32'h0;
        buffer_1_idx = 7'h0;
        buffer_1_trap = 1'h0;
        buffer_1_isControlFlow = 1'h0;
        buffer_1_isBranch = 1'h0;
        buffer_1_isVector = 1'h0;
        buffer_1_linkOk = 1'h0;
        buffer_1_isEcall = 1'h0;
        buffer_1_isMpause = 1'h0;
        buffer_2_addr = 32'h0;
        buffer_2_idx = 7'h0;
        buffer_2_trap = 1'h0;
        buffer_2_isControlFlow = 1'h0;
        buffer_2_isBranch = 1'h0;
        buffer_2_isVector = 1'h0;
        buffer_2_linkOk = 1'h0;
        buffer_2_isEcall = 1'h0;
        buffer_2_isMpause = 1'h0;
        buffer_3_addr = 32'h0;
        buffer_3_idx = 7'h0;
        buffer_3_trap = 1'h0;
        buffer_3_isControlFlow = 1'h0;
        buffer_3_isBranch = 1'h0;
        buffer_3_isVector = 1'h0;
        buffer_3_linkOk = 1'h0;
        buffer_3_isEcall = 1'h0;
        buffer_3_isMpause = 1'h0;
        buffer_4_addr = 32'h0;
        buffer_4_idx = 7'h0;
        buffer_4_trap = 1'h0;
        buffer_4_isControlFlow = 1'h0;
        buffer_4_isBranch = 1'h0;
        buffer_4_isVector = 1'h0;
        buffer_4_linkOk = 1'h0;
        buffer_4_isEcall = 1'h0;
        buffer_4_isMpause = 1'h0;
        buffer_5_addr = 32'h0;
        buffer_5_idx = 7'h0;
        buffer_5_trap = 1'h0;
        buffer_5_isControlFlow = 1'h0;
        buffer_5_isBranch = 1'h0;
        buffer_5_isVector = 1'h0;
        buffer_5_linkOk = 1'h0;
        buffer_5_isEcall = 1'h0;
        buffer_5_isMpause = 1'h0;
        buffer_6_addr = 32'h0;
        buffer_6_idx = 7'h0;
        buffer_6_trap = 1'h0;
        buffer_6_isControlFlow = 1'h0;
        buffer_6_isBranch = 1'h0;
        buffer_6_isVector = 1'h0;
        buffer_6_linkOk = 1'h0;
        buffer_6_isEcall = 1'h0;
        buffer_6_isMpause = 1'h0;
        buffer_7_addr = 32'h0;
        buffer_7_idx = 7'h0;
        buffer_7_trap = 1'h0;
        buffer_7_isControlFlow = 1'h0;
        buffer_7_isBranch = 1'h0;
        buffer_7_isVector = 1'h0;
        buffer_7_linkOk = 1'h0;
        buffer_7_isEcall = 1'h0;
        buffer_7_isMpause = 1'h0;
        enqPtr = 3'h0;
        deqPtr = 3'h0;
        nEnqueued = 4'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_nEnqueued = nEnqueued;
  assign io_nSpace = 4'h8 - nEnqueued;
  assign io_dataOut_0_addr = outputBufferView_rotated[45:14];
  assign io_dataOut_0_idx = outputBufferView_rotated[13:7];
  assign io_dataOut_0_trap = outputBufferView_rotated[6];
  assign io_dataOut_0_isControlFlow = outputBufferView_rotated[5];
  assign io_dataOut_0_isBranch = outputBufferView_rotated[4];
  assign io_dataOut_0_isVector = outputBufferView_rotated[3];
  assign io_dataOut_0_linkOk = outputBufferView_rotated[2];
  assign io_dataOut_0_isEcall = outputBufferView_rotated[1];
  assign io_dataOut_0_isMpause = outputBufferView_rotated[0];
  assign io_dataOut_1_addr = outputBufferView_rotated[91:60];
  assign io_dataOut_1_idx = outputBufferView_rotated[59:53];
  assign io_dataOut_1_trap = outputBufferView_rotated[52];
  assign io_dataOut_1_isControlFlow = outputBufferView_rotated[51];
  assign io_dataOut_1_isBranch = outputBufferView_rotated[50];
  assign io_dataOut_1_isVector = outputBufferView_rotated[49];
  assign io_dataOut_1_linkOk = outputBufferView_rotated[48];
  assign io_dataOut_1_isEcall = outputBufferView_rotated[47];
  assign io_dataOut_1_isMpause = outputBufferView_rotated[46];
  assign io_dataOut_2_addr = outputBufferView_rotated[137:106];
  assign io_dataOut_2_idx = outputBufferView_rotated[105:99];
  assign io_dataOut_2_trap = outputBufferView_rotated[98];
  assign io_dataOut_2_isControlFlow = outputBufferView_rotated[97];
  assign io_dataOut_2_isBranch = outputBufferView_rotated[96];
  assign io_dataOut_2_isVector = outputBufferView_rotated[95];
  assign io_dataOut_2_linkOk = outputBufferView_rotated[94];
  assign io_dataOut_2_isEcall = outputBufferView_rotated[93];
  assign io_dataOut_2_isMpause = outputBufferView_rotated[92];
  assign io_dataOut_3_addr = outputBufferView_rotated[183:152];
  assign io_dataOut_3_idx = outputBufferView_rotated[151:145];
  assign io_dataOut_3_trap = outputBufferView_rotated[144];
  assign io_dataOut_3_isControlFlow = outputBufferView_rotated[143];
  assign io_dataOut_3_isBranch = outputBufferView_rotated[142];
  assign io_dataOut_3_isVector = outputBufferView_rotated[141];
  assign io_dataOut_3_linkOk = outputBufferView_rotated[140];
  assign io_dataOut_3_isEcall = outputBufferView_rotated[139];
  assign io_dataOut_3_isMpause = outputBufferView_rotated[138];
  assign io_dataOut_4_addr = outputBufferView_rotated[229:198];
  assign io_dataOut_4_idx = outputBufferView_rotated[197:191];
  assign io_dataOut_4_trap = outputBufferView_rotated[190];
  assign io_dataOut_4_isControlFlow = outputBufferView_rotated[189];
  assign io_dataOut_4_isBranch = outputBufferView_rotated[188];
  assign io_dataOut_4_isVector = outputBufferView_rotated[187];
  assign io_dataOut_4_linkOk = outputBufferView_rotated[186];
  assign io_dataOut_4_isEcall = outputBufferView_rotated[185];
  assign io_dataOut_4_isMpause = outputBufferView_rotated[184];
  assign io_dataOut_5_addr = outputBufferView_rotated[275:244];
  assign io_dataOut_5_idx = outputBufferView_rotated[243:237];
  assign io_dataOut_5_trap = outputBufferView_rotated[236];
  assign io_dataOut_5_isControlFlow = outputBufferView_rotated[235];
  assign io_dataOut_5_isBranch = outputBufferView_rotated[234];
  assign io_dataOut_5_isVector = outputBufferView_rotated[233];
  assign io_dataOut_5_linkOk = outputBufferView_rotated[232];
  assign io_dataOut_5_isEcall = outputBufferView_rotated[231];
  assign io_dataOut_5_isMpause = outputBufferView_rotated[230];
  assign io_dataOut_6_addr = outputBufferView_rotated[321:290];
  assign io_dataOut_6_idx = outputBufferView_rotated[289:283];
  assign io_dataOut_6_trap = outputBufferView_rotated[282];
  assign io_dataOut_6_isControlFlow = outputBufferView_rotated[281];
  assign io_dataOut_6_isBranch = outputBufferView_rotated[280];
  assign io_dataOut_6_isVector = outputBufferView_rotated[279];
  assign io_dataOut_6_linkOk = outputBufferView_rotated[278];
  assign io_dataOut_6_isEcall = outputBufferView_rotated[277];
  assign io_dataOut_6_isMpause = outputBufferView_rotated[276];
  assign io_dataOut_7_addr = outputBufferView_rotated[367:336];
  assign io_dataOut_7_idx = outputBufferView_rotated[335:329];
  assign io_dataOut_7_trap = outputBufferView_rotated[328];
  assign io_dataOut_7_isControlFlow = outputBufferView_rotated[327];
  assign io_dataOut_7_isBranch = outputBufferView_rotated[326];
  assign io_dataOut_7_isVector = outputBufferView_rotated[325];
  assign io_dataOut_7_linkOk = outputBufferView_rotated[324];
  assign io_dataOut_7_isEcall = outputBufferView_rotated[323];
  assign io_dataOut_7_isMpause = outputBufferView_rotated[322];
endmodule
