#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000220c7c02760 .scope module, "alu" "alu" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "i_rs1_addr";
    .port_info 3 /INPUT 5 "i_rs2_addr";
    .port_info 4 /INPUT 32 "i_rs1";
    .port_info 5 /INPUT 32 "i_rs2";
    .port_info 6 /INPUT 1 "i_ce";
    .port_info 7 /INPUT 32 "i_imm";
    .port_info 8 /OUTPUT 1 "o_ce";
    .port_info 9 /INPUT 1 "i_stall";
    .port_info 10 /OUTPUT 1 "o_stall";
    .port_info 11 /INPUT 11 "i_opcode";
    .port_info 12 /OUTPUT 11 "o_opcode";
    .port_info 13 /INPUT 14 "i_alu";
    .port_info 14 /OUTPUT 14 "o_alu";
    .port_info 15 /INPUT 1 "i_force_stall";
    .port_info 16 /OUTPUT 1 "rd_mem_valid";
    .port_info 17 /OUTPUT 1 "wr_reg_valid";
    .port_info 18 /INPUT 1 "i_flush";
    .port_info 19 /OUTPUT 1 "o_flush";
    .port_info 20 /INPUT 32 "i_pc";
    .port_info 21 /OUTPUT 32 "o_pc";
    .port_info 22 /OUTPUT 32 "o_next_pc";
    .port_info 23 /OUTPUT 1 "o_change_pc";
    .port_info 24 /OUTPUT 1 "o_stall_from_alu";
    .port_info 25 /INPUT 5 "i_rd_adrr";
    .port_info 26 /OUTPUT 5 "o_rd_addr";
    .port_info 27 /OUTPUT 32 "o_rd";
    .port_info 28 /OUTPUT 1 "rd_enable";
o00000220c7c5b048 .functor BUFZ 1, C4<z>; HiZ drive
L_00000220c7c4b120 .functor OR 1, v00000220c7caaf10_0, o00000220c7c5b048, C4<0>, C4<0>;
v00000220c7c2ea60_0 .var "a", 31 0;
v00000220c7c2dac0_0 .var "a_pc", 31 0;
v00000220c7c2e7e0_0 .net "alu_add", 0 0, L_00000220c7caadd0;  1 drivers
v00000220c7c2e4c0_0 .net "alu_and", 0 0, L_00000220c7cab4b0;  1 drivers
v00000220c7c2f320_0 .net "alu_eq", 0 0, L_00000220c7cab230;  1 drivers
v00000220c7c2e880_0 .net "alu_ge", 0 0, L_00000220c7cab690;  1 drivers
v00000220c7c2e560_0 .net "alu_geu", 0 0, L_00000220c7cab7d0;  1 drivers
v00000220c7c2db60_0 .net "alu_neq", 0 0, L_00000220c7cab550;  1 drivers
v00000220c7c2dc00_0 .net "alu_or", 0 0, L_00000220c7caa330;  1 drivers
v00000220c7c2ee20_0 .net "alu_sll", 0 0, L_00000220c7cab910;  1 drivers
v00000220c7c2e920_0 .net "alu_slt", 0 0, L_00000220c7caae70;  1 drivers
v00000220c7c2e420_0 .net "alu_sltu", 0 0, L_00000220c7caafb0;  1 drivers
v00000220c7c2ec40_0 .net "alu_sra", 0 0, L_00000220c7cab5f0;  1 drivers
v00000220c7c2eec0_0 .net "alu_srl", 0 0, L_00000220c7cab370;  1 drivers
v00000220c7c2dca0_0 .net "alu_sub", 0 0, L_00000220c7caaab0;  1 drivers
v00000220c7c2e740_0 .net "alu_xor", 0 0, L_00000220c7cab050;  1 drivers
v00000220c7c2eb00_0 .var "b", 31 0;
o00000220c7c5add8 .functor BUFZ 1, C4<z>; HiZ drive
v00000220c7c2eba0_0 .net "clk", 0 0, o00000220c7c5add8;  0 drivers
o00000220c7c5ae08 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v00000220c7c2d660_0 .net "i_alu", 13 0, o00000220c7c5ae08;  0 drivers
o00000220c7c5ae38 .functor BUFZ 1, C4<z>; HiZ drive
v00000220c7c2d700_0 .net "i_ce", 0 0, o00000220c7c5ae38;  0 drivers
o00000220c7c5ae68 .functor BUFZ 1, C4<z>; HiZ drive
v00000220c7c2ef60_0 .net "i_flush", 0 0, o00000220c7c5ae68;  0 drivers
o00000220c7c5ae98 .functor BUFZ 1, C4<z>; HiZ drive
v00000220c7c2dd40_0 .net "i_force_stall", 0 0, o00000220c7c5ae98;  0 drivers
o00000220c7c5aec8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000220c7c2f140_0 .net "i_imm", 31 0, o00000220c7c5aec8;  0 drivers
o00000220c7c5aef8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v00000220c7c2d7a0_0 .net "i_opcode", 10 0, o00000220c7c5aef8;  0 drivers
o00000220c7c5af28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000220c7c2f1e0_0 .net "i_pc", 31 0, o00000220c7c5af28;  0 drivers
o00000220c7c5af58 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000220c7c2f280_0 .net "i_rd_adrr", 4 0, o00000220c7c5af58;  0 drivers
o00000220c7c5af88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000220c7c2d840_0 .net "i_rs1", 31 0, o00000220c7c5af88;  0 drivers
o00000220c7c5afb8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000220c7c2d8e0_0 .net "i_rs1_addr", 4 0, o00000220c7c5afb8;  0 drivers
o00000220c7c5afe8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000220c7c2d980_0 .net "i_rs2", 31 0, o00000220c7c5afe8;  0 drivers
o00000220c7c5b018 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000220c7c2e060_0 .net "i_rs2_addr", 4 0, o00000220c7c5b018;  0 drivers
v00000220c7c2e100_0 .net "i_stall", 0 0, o00000220c7c5b048;  0 drivers
v00000220c7c2e1a0_0 .var "o_alu", 13 0;
v00000220c7c2e240_0 .var "o_ce", 0 0;
v00000220c7c2e380_0 .var "o_change_pc", 0 0;
v00000220c7cab2d0_0 .var "o_flush", 0 0;
v00000220c7cabcd0_0 .var "o_next_pc", 31 0;
v00000220c7cab9b0_0 .var "o_opcode", 10 0;
v00000220c7cabc30_0 .var "o_pc", 31 0;
v00000220c7caa510_0 .var "o_rd", 31 0;
v00000220c7caac90_0 .var "o_rd_addr", 4 0;
v00000220c7caaf10_0 .var "o_stall", 0 0;
v00000220c7cac090_0 .var "o_stall_from_alu", 0 0;
v00000220c7cab190_0 .net "opcode_auipc", 0 0, L_00000220c7cb5fb0;  1 drivers
v00000220c7caa650_0 .net "opcode_branch", 0 0, L_00000220c7cabaf0;  1 drivers
v00000220c7caa3d0_0 .net "opcode_fence", 0 0, L_00000220c7cb5010;  1 drivers
v00000220c7cac130_0 .net "opcode_itype", 0 0, L_00000220c7cab870;  1 drivers
v00000220c7caa5b0_0 .net "opcode_jal", 0 0, L_00000220c7cabb90;  1 drivers
v00000220c7caa6f0_0 .net "opcode_jalr", 0 0, L_00000220c7cabe10;  1 drivers
v00000220c7cabeb0_0 .net "opcode_load", 0 0, L_00000220c7cabd70;  1 drivers
v00000220c7cab410_0 .net "opcode_lui", 0 0, L_00000220c7cabf50;  1 drivers
v00000220c7caa790_0 .net "opcode_rtype", 0 0, L_00000220c7cabff0;  1 drivers
v00000220c7caa830_0 .net "opcode_store", 0 0, L_00000220c7caba50;  1 drivers
v00000220c7caab50_0 .net "opcode_system", 0 0, L_00000220c7cb51f0;  1 drivers
v00000220c7cab730_0 .var "out_sum", 31 0;
v00000220c7caabf0_0 .var "rd_d", 31 0;
v00000220c7caa290_0 .var "rd_enable", 0 0;
v00000220c7cab0f0_0 .var "rd_mem_valid", 0 0;
o00000220c7c5b558 .functor BUFZ 1, C4<z>; HiZ drive
v00000220c7caa8d0_0 .net "reset", 0 0, o00000220c7c5b558;  0 drivers
v00000220c7caa470_0 .net "stall_bit", 0 0, L_00000220c7c4b120;  1 drivers
v00000220c7caa970_0 .var "store", 31 0;
v00000220c7caad30_0 .net "sum", 31 0, L_00000220c7cb5bf0;  1 drivers
v00000220c7caaa10_0 .var "wr_reg_valid", 0 0;
E_00000220c7c55d30/0 .event anyedge, v00000220c7c2ef60_0, v00000220c7c2f1e0_0, v00000220c7c2e100_0, v00000220c7c2dd40_0;
E_00000220c7c55d30/1 .event anyedge, v00000220c7caa790_0, v00000220c7cac130_0, v00000220c7cab730_0, v00000220c7caa650_0;
E_00000220c7c55d30/2 .event anyedge, v00000220c7caad30_0, v00000220c7c2d700_0, v00000220c7caa5b0_0, v00000220c7caa6f0_0;
E_00000220c7c55d30/3 .event anyedge, v00000220c7c2d840_0, v00000220c7cab410_0, v00000220c7c2dac0_0, v00000220c7c2f140_0;
E_00000220c7c55d30/4 .event anyedge, v00000220c7cab190_0, v00000220c7cabeb0_0, v00000220c7caa830_0;
E_00000220c7c55d30 .event/or E_00000220c7c55d30/0, E_00000220c7c55d30/1, E_00000220c7c55d30/2, E_00000220c7c55d30/3, E_00000220c7c55d30/4;
E_00000220c7c559f0/0 .event anyedge, v00000220c7caa5b0_0, v00000220c7cab190_0, v00000220c7c2f1e0_0, v00000220c7c2d8e0_0;
E_00000220c7c559f0/1 .event anyedge, v00000220c7caa650_0, v00000220c7caa790_0, v00000220c7c2e060_0, v00000220c7c2f140_0;
E_00000220c7c559f0/2 .event anyedge, v00000220c7c2e7e0_0, v00000220c7c2ea60_0, v00000220c7c2eb00_0, v00000220c7c2dca0_0;
E_00000220c7c559f0/3 .event anyedge, v00000220c7c2e740_0, v00000220c7c2dc00_0, v00000220c7c2e920_0, v00000220c7c2e420_0;
E_00000220c7c559f0/4 .event anyedge, v00000220c7cab730_0, v00000220c7c2e4c0_0, v00000220c7c2ee20_0, v00000220c7c2eec0_0;
E_00000220c7c559f0/5 .event anyedge, v00000220c7c2f320_0, v00000220c7c2db60_0, v00000220c7c2e880_0, v00000220c7c2e560_0;
E_00000220c7c559f0/6 .event anyedge, v00000220c7c2ec40_0;
E_00000220c7c559f0 .event/or E_00000220c7c559f0/0, E_00000220c7c559f0/1, E_00000220c7c559f0/2, E_00000220c7c559f0/3, E_00000220c7c559f0/4, E_00000220c7c559f0/5, E_00000220c7c559f0/6;
E_00000220c7c558f0/0 .event negedge, v00000220c7caa8d0_0;
E_00000220c7c558f0/1 .event posedge, v00000220c7c2eba0_0;
E_00000220c7c558f0 .event/or E_00000220c7c558f0/0, E_00000220c7c558f0/1;
L_00000220c7caadd0 .part o00000220c7c5ae08, 0, 1;
L_00000220c7caaab0 .part o00000220c7c5ae08, 1, 1;
L_00000220c7caae70 .part o00000220c7c5ae08, 4, 1;
L_00000220c7caafb0 .part o00000220c7c5ae08, 8, 1;
L_00000220c7cab050 .part o00000220c7c5ae08, 6, 1;
L_00000220c7caa330 .part o00000220c7c5ae08, 7, 1;
L_00000220c7cab4b0 .part o00000220c7c5ae08, 5, 1;
L_00000220c7cab910 .part o00000220c7c5ae08, 2, 1;
L_00000220c7cab370 .part o00000220c7c5ae08, 3, 1;
L_00000220c7cab5f0 .part o00000220c7c5ae08, 12, 1;
L_00000220c7cab230 .part o00000220c7c5ae08, 9, 1;
L_00000220c7cab550 .part o00000220c7c5ae08, 10, 1;
L_00000220c7cab690 .part o00000220c7c5ae08, 11, 1;
L_00000220c7cab7d0 .part o00000220c7c5ae08, 13, 1;
L_00000220c7cabff0 .part o00000220c7c5aef8, 0, 1;
L_00000220c7cab870 .part o00000220c7c5aef8, 1, 1;
L_00000220c7cabd70 .part o00000220c7c5aef8, 3, 1;
L_00000220c7caba50 .part o00000220c7c5aef8, 4, 1;
L_00000220c7cabaf0 .part o00000220c7c5aef8, 2, 1;
L_00000220c7cabb90 .part o00000220c7c5aef8, 5, 1;
L_00000220c7cabe10 .part o00000220c7c5aef8, 6, 1;
L_00000220c7cabf50 .part o00000220c7c5aef8, 7, 1;
L_00000220c7cb5fb0 .part o00000220c7c5aef8, 8, 1;
L_00000220c7cb51f0 .part o00000220c7c5aef8, 9, 1;
L_00000220c7cb5010 .part o00000220c7c5aef8, 10, 1;
L_00000220c7cb5bf0 .arith/sum 32, v00000220c7c2dac0_0, o00000220c7c5aec8;
    .scope S_00000220c7c02760;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000220c7caa970_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00000220c7c02760;
T_1 ;
    %wait E_00000220c7c558f0;
    %load/vec4 v00000220c7caa8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000220c7c2e240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000220c7cac090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000220c7c2e380_0, 0;
T_1.0 ;
    %load/vec4 v00000220c7caa470_0;
    %nor/r;
    %load/vec4 v00000220c7c2d700_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000220c7c2d700_0;
    %assign/vec4 v00000220c7c2e240_0, 0;
    %load/vec4 v00000220c7caabf0_0;
    %assign/vec4 v00000220c7caa510_0, 0;
    %load/vec4 v00000220c7c2d7a0_0;
    %assign/vec4 v00000220c7cab9b0_0, 0;
    %load/vec4 v00000220c7c2d660_0;
    %assign/vec4 v00000220c7c2e1a0_0, 0;
    %load/vec4 v00000220c7c2f1e0_0;
    %assign/vec4 v00000220c7cabc30_0, 0;
    %load/vec4 v00000220c7c2f280_0;
    %assign/vec4 v00000220c7caac90_0, 0;
T_1.2 ;
    %load/vec4 v00000220c7c2ef60_0;
    %load/vec4 v00000220c7caa470_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000220c7c2e240_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000220c7caa470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v00000220c7c2d700_0;
    %assign/vec4 v00000220c7c2e240_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v00000220c7caa470_0;
    %load/vec4 v00000220c7c2e100_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000220c7c2e240_0, 0;
T_1.8 ;
T_1.7 ;
T_1.5 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000220c7c02760;
T_2 ;
    %wait E_00000220c7c559f0;
    %load/vec4 v00000220c7caa5b0_0;
    %flag_set/vec4 8;
    %load/vec4 v00000220c7cab190_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_2.0, 9;
    %load/vec4 v00000220c7c2f1e0_0;
    %jmp/1 T_2.1, 9;
T_2.0 ; End of true expr.
    %load/vec4 v00000220c7c2d8e0_0;
    %pad/u 32;
    %jmp/0 T_2.1, 9;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v00000220c7c2ea60_0, 0, 32;
    %load/vec4 v00000220c7caa650_0;
    %flag_set/vec4 8;
    %load/vec4 v00000220c7caa790_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_2.2, 9;
    %load/vec4 v00000220c7c2e060_0;
    %pad/u 32;
    %jmp/1 T_2.3, 9;
T_2.2 ; End of true expr.
    %load/vec4 v00000220c7c2f140_0;
    %jmp/0 T_2.3, 9;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v00000220c7c2eb00_0, 0, 32;
    %load/vec4 v00000220c7c2e7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v00000220c7c2ea60_0;
    %load/vec4 v00000220c7c2eb00_0;
    %add;
    %store/vec4 v00000220c7cab730_0, 0, 32;
T_2.4 ;
    %load/vec4 v00000220c7c2dca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v00000220c7c2ea60_0;
    %load/vec4 v00000220c7c2eb00_0;
    %sub;
    %store/vec4 v00000220c7cab730_0, 0, 32;
T_2.6 ;
    %load/vec4 v00000220c7c2e740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v00000220c7c2ea60_0;
    %load/vec4 v00000220c7c2eb00_0;
    %xor;
    %store/vec4 v00000220c7cab730_0, 0, 32;
T_2.8 ;
    %load/vec4 v00000220c7c2dc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v00000220c7c2ea60_0;
    %load/vec4 v00000220c7c2eb00_0;
    %or;
    %store/vec4 v00000220c7cab730_0, 0, 32;
T_2.10 ;
    %load/vec4 v00000220c7c2e920_0;
    %flag_set/vec4 8;
    %load/vec4 v00000220c7c2e420_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.12, 9;
    %load/vec4 v00000220c7c2ea60_0;
    %load/vec4 v00000220c7c2eb00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %store/vec4 v00000220c7cab730_0, 0, 32;
    %load/vec4 v00000220c7c2e920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %load/vec4 v00000220c7c2ea60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000220c7c2eb00_0;
    %parti/s 1, 31, 6;
    %xor;
    %load/vec4 v00000220c7c2ea60_0;
    %parti/s 1, 31, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %load/vec4 v00000220c7cab730_0;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %store/vec4 v00000220c7cab730_0, 0, 32;
T_2.16 ;
T_2.12 ;
    %load/vec4 v00000220c7c2e4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %load/vec4 v00000220c7c2ea60_0;
    %load/vec4 v00000220c7c2eb00_0;
    %and;
    %store/vec4 v00000220c7cab730_0, 0, 32;
T_2.20 ;
    %load/vec4 v00000220c7c2ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.22, 8;
    %load/vec4 v00000220c7c2ea60_0;
    %ix/getv 4, v00000220c7c2eb00_0;
    %shiftl 4;
    %store/vec4 v00000220c7cab730_0, 0, 32;
T_2.22 ;
    %load/vec4 v00000220c7c2eec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.24, 8;
    %load/vec4 v00000220c7c2ea60_0;
    %ix/getv 4, v00000220c7c2eb00_0;
    %shiftr 4;
    %store/vec4 v00000220c7cab730_0, 0, 32;
T_2.24 ;
    %load/vec4 v00000220c7c2f320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.26, 8;
    %load/vec4 v00000220c7c2ea60_0;
    %load/vec4 v00000220c7c2eb00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v00000220c7cab730_0, 0, 32;
T_2.26 ;
    %load/vec4 v00000220c7c2db60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %load/vec4 v00000220c7c2ea60_0;
    %load/vec4 v00000220c7c2eb00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %pad/u 32;
    %store/vec4 v00000220c7cab730_0, 0, 32;
T_2.28 ;
    %load/vec4 v00000220c7c2e880_0;
    %flag_set/vec4 8;
    %load/vec4 v00000220c7c2e560_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.30, 9;
    %load/vec4 v00000220c7c2eb00_0;
    %load/vec4 v00000220c7c2ea60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v00000220c7cab730_0, 0, 32;
    %load/vec4 v00000220c7c2e880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.32, 8;
    %load/vec4 v00000220c7c2ea60_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %load/vec4 v00000220c7c2eb00_0;
    %parti/s 1, 31, 6;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_2.34, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.35, 8;
T_2.34 ; End of true expr.
    %load/vec4 v00000220c7cab730_0;
    %jmp/0 T_2.35, 8;
 ; End of false expr.
    %blend;
T_2.35;
    %store/vec4 v00000220c7cab730_0, 0, 32;
T_2.32 ;
T_2.30 ;
    %load/vec4 v00000220c7c2ec40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.36, 8;
    %load/vec4 v00000220c7c2ea60_0;
    %ix/getv 4, v00000220c7c2eb00_0;
    %shiftr/s 4;
    %store/vec4 v00000220c7cab730_0, 0, 32;
T_2.36 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000220c7c02760;
T_3 ;
    %wait E_00000220c7c55d30;
    %load/vec4 v00000220c7c2ef60_0;
    %store/vec4 v00000220c7cab2d0_0, 0, 1;
    %load/vec4 v00000220c7c2f1e0_0;
    %store/vec4 v00000220c7c2dac0_0, 0, 32;
    %load/vec4 v00000220c7c2e100_0;
    %load/vec4 v00000220c7c2dd40_0;
    %or;
    %load/vec4 v00000220c7c2ef60_0;
    %nor/r;
    %and;
    %store/vec4 v00000220c7caaf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220c7cab0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220c7caaa10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220c7c2e380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220c7cac090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220c7caaf10_0, 0, 1;
    %load/vec4 v00000220c7c2ef60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000220c7caa790_0;
    %flag_set/vec4 8;
    %load/vec4 v00000220c7cac130_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.2, 9;
    %load/vec4 v00000220c7cab730_0;
    %store/vec4 v00000220c7caabf0_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000220c7caa650_0;
    %load/vec4 v00000220c7cab730_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000220c7caad30_0;
    %store/vec4 v00000220c7cabcd0_0, 0, 32;
    %load/vec4 v00000220c7c2d700_0;
    %store/vec4 v00000220c7c2e380_0, 0, 1;
    %load/vec4 v00000220c7c2d700_0;
    %store/vec4 v00000220c7cab2d0_0, 0, 1;
T_3.4 ;
    %load/vec4 v00000220c7caa5b0_0;
    %flag_set/vec4 8;
    %load/vec4 v00000220c7caa6f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.6, 9;
    %load/vec4 v00000220c7caa6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v00000220c7c2d840_0;
    %store/vec4 v00000220c7c2dac0_0, 0, 32;
T_3.8 ;
    %load/vec4 v00000220c7c2f1e0_0;
    %addi 4, 0, 32;
    %store/vec4 v00000220c7caabf0_0, 0, 32;
    %load/vec4 v00000220c7caad30_0;
    %store/vec4 v00000220c7cabcd0_0, 0, 32;
    %load/vec4 v00000220c7c2d700_0;
    %store/vec4 v00000220c7c2e380_0, 0, 1;
    %load/vec4 v00000220c7c2d700_0;
    %store/vec4 v00000220c7cab2d0_0, 0, 1;
T_3.6 ;
    %load/vec4 v00000220c7cab410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v00000220c7c2dac0_0;
    %load/vec4 v00000220c7c2f140_0;
    %add;
    %store/vec4 v00000220c7caabf0_0, 0, 32;
T_3.10 ;
    %load/vec4 v00000220c7cab190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v00000220c7caad30_0;
    %store/vec4 v00000220c7caabf0_0, 0, 32;
T_3.12 ;
T_3.0 ;
    %load/vec4 v00000220c7cabeb0_0;
    %flag_set/vec4 8;
    %load/vec4 v00000220c7caa830_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.14, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220c7cab0f0_0, 0, 1;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220c7cab0f0_0, 0, 1;
T_3.15 ;
    %load/vec4 v00000220c7caa790_0;
    %flag_set/vec4 8;
    %load/vec4 v00000220c7cac130_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v00000220c7cabeb0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v00000220c7caa5b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v00000220c7caa6f0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220c7caaa10_0, 0, 1;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220c7caaa10_0, 0, 1;
T_3.17 ;
    %jmp T_3;
    .thread T_3, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "alu.v";
