# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../Lecture Files/SoC Peripheral Design/create_new_ip_3/btn_in.v" \
"../../../../SoC_06_18_SPI_controller.srcs/sim_1/new/btn_in_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
