Analysis & Synthesis report for Sythesis_Caculator_Simulation
Sun Dec 21 09:05:00 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Dec 21 09:05:00 2025            ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; Sythesis_Caculator_Simulation                ;
; Top-level Entity Name              ; Sythesis_Caculator_Simulation                ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; N/A until Partition Merge                    ;
;     Total combinational functions  ; N/A until Partition Merge                    ;
;     Dedicated logic registers      ; N/A until Partition Merge                    ;
; Total registers                    ; N/A until Partition Merge                    ;
; Total pins                         ; N/A until Partition Merge                    ;
; Total virtual pins                 ; N/A until Partition Merge                    ;
; Total memory bits                  ; N/A until Partition Merge                    ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                    ;
; Total PLLs                         ; N/A until Partition Merge                    ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                              ;
+----------------------------------------------------------------------------+-------------------------------+-------------------------------+
; Option                                                                     ; Setting                       ; Default Value                 ;
+----------------------------------------------------------------------------+-------------------------------+-------------------------------+
; Device                                                                     ; EP3C5E144C8                   ;                               ;
; Top-level entity name                                                      ; Sythesis_Caculator_Simulation ; Sythesis_Caculator_Simulation ;
; Family name                                                                ; Cyclone III                   ; Stratix II                    ;
; Use Generated Physical Constraints File                                    ; Off                           ;                               ;
; Use smart compilation                                                      ; Off                           ; Off                           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                            ; On                            ;
; Enable compact report table                                                ; Off                           ; Off                           ;
; Restructure Multiplexers                                                   ; Auto                          ; Auto                          ;
; Create Debugging Nodes for IP Cores                                        ; Off                           ; Off                           ;
; Preserve fewer node names                                                  ; On                            ; On                            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                           ; Off                           ;
; Verilog Version                                                            ; Verilog_2001                  ; Verilog_2001                  ;
; VHDL Version                                                               ; VHDL_1993                     ; VHDL_1993                     ;
; State Machine Processing                                                   ; Auto                          ; Auto                          ;
; Safe State Machine                                                         ; Off                           ; Off                           ;
; Extract Verilog State Machines                                             ; On                            ; On                            ;
; Extract VHDL State Machines                                                ; On                            ; On                            ;
; Ignore Verilog initial constructs                                          ; Off                           ; Off                           ;
; Iteration limit for constant Verilog loops                                 ; 5000                          ; 5000                          ;
; Iteration limit for non-constant Verilog loops                             ; 250                           ; 250                           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                            ; On                            ;
; Parallel Synthesis                                                         ; On                            ; On                            ;
; DSP Block Balancing                                                        ; Auto                          ; Auto                          ;
; NOT Gate Push-Back                                                         ; On                            ; On                            ;
; Power-Up Don't Care                                                        ; On                            ; On                            ;
; Remove Redundant Logic Cells                                               ; Off                           ; Off                           ;
; Remove Duplicate Registers                                                 ; On                            ; On                            ;
; Ignore CARRY Buffers                                                       ; Off                           ; Off                           ;
; Ignore CASCADE Buffers                                                     ; Off                           ; Off                           ;
; Ignore GLOBAL Buffers                                                      ; Off                           ; Off                           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                           ; Off                           ;
; Ignore LCELL Buffers                                                       ; Off                           ; Off                           ;
; Ignore SOFT Buffers                                                        ; On                            ; On                            ;
; Limit AHDL Integers to 32 Bits                                             ; Off                           ; Off                           ;
; Optimization Technique                                                     ; Balanced                      ; Balanced                      ;
; Carry Chain Length                                                         ; 70                            ; 70                            ;
; Auto Carry Chains                                                          ; On                            ; On                            ;
; Auto Open-Drain Pins                                                       ; On                            ; On                            ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                           ; Off                           ;
; Auto ROM Replacement                                                       ; On                            ; On                            ;
; Auto RAM Replacement                                                       ; On                            ; On                            ;
; Auto DSP Block Replacement                                                 ; On                            ; On                            ;
; Auto Shift Register Replacement                                            ; Auto                          ; Auto                          ;
; Auto Clock Enable Replacement                                              ; On                            ; On                            ;
; Strict RAM Replacement                                                     ; Off                           ; Off                           ;
; Allow Synchronous Control Signals                                          ; On                            ; On                            ;
; Force Use of Synchronous Clear Signals                                     ; Off                           ; Off                           ;
; Auto RAM Block Balancing                                                   ; On                            ; On                            ;
; Auto RAM to Logic Cell Conversion                                          ; Off                           ; Off                           ;
; Auto Resource Sharing                                                      ; Off                           ; Off                           ;
; Allow Any RAM Size For Recognition                                         ; Off                           ; Off                           ;
; Allow Any ROM Size For Recognition                                         ; Off                           ; Off                           ;
; Allow Any Shift Register Size For Recognition                              ; Off                           ; Off                           ;
; Use LogicLock Constraints during Resource Balancing                        ; On                            ; On                            ;
; Ignore translate_off and synthesis_off directives                          ; Off                           ; Off                           ;
; Timing-Driven Synthesis                                                    ; On                            ; On                            ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                            ; On                            ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                           ; Off                           ;
; Synchronization Register Chain Length                                      ; 2                             ; 2                             ;
; PowerPlay Power Optimization                                               ; Normal compilation            ; Normal compilation            ;
; HDL message level                                                          ; Level2                        ; Level2                        ;
; Suppress Register Optimization Related Messages                            ; Off                           ; Off                           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                          ; 5000                          ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                           ; 100                           ;
; Clock MUX Protection                                                       ; On                            ; On                            ;
; Auto Gated Clock Conversion                                                ; Off                           ; Off                           ;
; Block Design Naming                                                        ; Auto                          ; Auto                          ;
; SDC constraint protection                                                  ; Off                           ; Off                           ;
; Synthesis Effort                                                           ; Auto                          ; Auto                          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                            ; On                            ;
; Analysis & Synthesis Message Level                                         ; Medium                        ; Medium                        ;
; Disable Register Merging Across Hierarchies                                ; Auto                          ; Auto                          ;
; Resource Aware Inference For Block RAM                                     ; On                            ; On                            ;
+----------------------------------------------------------------------------+-------------------------------+-------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Dec 21 09:04:57 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Sythesis_Caculator_Simulation -c Sythesis_Caculator_Simulation
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/4bitmulti.bdf
    Info: Found entity 1: 4BitMulti
Error (10170): Verilog HDL syntax error at 4bitmulti.v(477) near text "/";  expecting ")" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v Line: 477
Error (10170): Verilog HDL syntax error at 4bitmulti.v(495) near text "/";  expecting ")" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v Line: 495
Error (10170): Verilog HDL syntax error at 4bitmulti.v(513) near text "/";  expecting ")" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v Line: 513
Error (10170): Verilog HDL syntax error at 4bitmulti.v(531) near text "/";  expecting ")" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v Line: 531
Error (10170): Verilog HDL syntax error at 4bitmulti.v(549) near text "/";  expecting ")" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v Line: 549
Error (10112): Ignored design unit "4bitmulti" at 4bitmulti.v(19) due to previous errors File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v Line: 19
Error (10112): Ignored design unit "or5_0" at 4bitmulti.v(646) due to previous errors File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v Line: 646
Error (10112): Ignored design unit "or5_1" at 4bitmulti.v(658) due to previous errors File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v Line: 658
Error (10112): Ignored design unit "or5_2" at 4bitmulti.v(670) due to previous errors File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v Line: 670
Error (10112): Ignored design unit "or5_3" at 4bitmulti.v(682) due to previous errors File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v Line: 682
Error (10112): Ignored design unit "or5_4" at 4bitmulti.v(694) due to previous errors File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v Line: 694
Error (10112): Ignored design unit "or5_5" at 4bitmulti.v(706) due to previous errors File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v Line: 706
Error (10112): Ignored design unit "or5_6" at 4bitmulti.v(718) due to previous errors File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v Line: 718
Error (10112): Ignored design unit "or5_7" at 4bitmulti.v(730) due to previous errors File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.v Line: 730
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/4bitmulti.v
Warning (10335): Unrecognized synthesis attribute "noopt" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(69)
Warning (10335): Unrecognized synthesis attribute "noopt" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(83)
Warning (10335): Unrecognized synthesis attribute "noopt" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(101)
Warning (10335): Unrecognized synthesis attribute "noopt" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(119)
Warning (10335): Unrecognized synthesis attribute "noopt" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(137)
Warning (10335): Unrecognized synthesis attribute "noopt" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(155)
Warning (10335): Unrecognized synthesis attribute "noopt" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(174)
Warning (10335): Unrecognized synthesis attribute "noopt" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(190)
Warning (10335): Unrecognized synthesis attribute "noopt" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(206)
Warning (10335): Unrecognized synthesis attribute "noopt" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(222)
Warning (10335): Unrecognized synthesis attribute "noopt" at ../Sythesis_Caculator25_12_12/4bitmulti.vhd(238)
Error (10500): VHDL syntax error at 4bitmulti.vhd(279) near text "/";  expecting ":", or "," File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd Line: 279
Error (10500): VHDL syntax error at 4bitmulti.vhd(280) near text "/";  expecting ":", or "," File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd Line: 280
Error (10500): VHDL syntax error at 4bitmulti.vhd(449) near text "742830";  expecting "(", or an identifier, or a sequential statement File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd Line: 449
Error (10500): VHDL syntax error at 4bitmulti.vhd(463) near text ";";  expecting "<=" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd Line: 463
Error (10500): VHDL syntax error at 4bitmulti.vhd(497) near text "741511";  expecting "(", or an identifier, or a sequential statement File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd Line: 497
Error (10500): VHDL syntax error at 4bitmulti.vhd(510) near text ";";  expecting "<=" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd Line: 510
Error (10500): VHDL syntax error at 4bitmulti.vhd(529) near text ";";  expecting "<=" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd Line: 529
Error (10500): VHDL syntax error at 4bitmulti.vhd(546) near text ";";  expecting "<=" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd Line: 546
Error (10500): VHDL syntax error at 4bitmulti.vhd(560) near text ";";  expecting "<=" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd Line: 560
Error (10500): VHDL syntax error at 4bitmulti.vhd(574) near text ";";  expecting "<=" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd Line: 574
Error (10500): VHDL syntax error at 4bitmulti.vhd(590) near text ";";  expecting "<=" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd Line: 590
Error (10500): VHDL syntax error at 4bitmulti.vhd(605) near text ";";  expecting "<=" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd Line: 605
Error (10500): VHDL syntax error at 4bitmulti.vhd(615) near text "741518";  expecting "(", or an identifier, or a sequential statement File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd Line: 615
Error (10500): VHDL syntax error at 4bitmulti.vhd(628) near text ";";  expecting "<=" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd Line: 628
Error (10500): VHDL syntax error at 4bitmulti.vhd(661) near text "741519";  expecting "(", or an identifier, or a sequential statement File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd Line: 661
Error (10500): VHDL syntax error at 4bitmulti.vhd(674) near text ";";  expecting "<=" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd Line: 674
Error (10500): VHDL syntax error at 4bitmulti.vhd(715) near text "7415110";  expecting "(", or an identifier, or a sequential statement File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd Line: 715
Error (10500): VHDL syntax error at 4bitmulti.vhd(724) near text ";";  expecting "<=" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd Line: 724
Error (10500): VHDL syntax error at 4bitmulti.vhd(762) near text "=>";  expecting "(", or an identifier, or  unary operator File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitmulti.vhd Line: 762
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/4bitmulti.vhd
Info: Found 4 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/4bitreg_lock.vhd
    Info: Found design unit 1: latch_4bit_separate-behavioral
    Info: Found design unit 2: latch_4bit_separate-simple
    Info: Found design unit 3: latch_4bit_separate-usage_example
    Info: Found entity 1: latch_4bit_separate
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/4bitregister.bdf
    Info: Found entity 1: 4BitRegister
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/4bitregister_locked.bdf
    Info: Found entity 1: 4BitRegister_locked
Info: Found 4 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/8bitreg_lock.vhd
    Info: Found design unit 1: latch_8bit_separate-behavioral
    Info: Found design unit 2: latch_8bit_separate-simple
    Info: Found design unit 3: latch_8bit_separate-compact
    Info: Found entity 1: latch_8bit_separate
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/8bitregister.bdf
    Info: Found entity 1: 8BitRegister
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/8bitregister_locked.bdf
    Info: Found entity 1: 8BitRegister_Locked
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74138formulti.bdf
    Info: Found entity 1: 74138forMulti
Error (10500): VHDL syntax error at 74151_1.vhd(27) near text "741511";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_1.vhd Line: 27
Error (10500): VHDL syntax error at 74151_1.vhd(46) near text "741511";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_1.vhd Line: 46
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74151_1.vhd
Error (10500): VHDL syntax error at 74151_3.vhd(27) near text "741513";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_3.vhd Line: 27
Error (10500): VHDL syntax error at 74151_3.vhd(46) near text "741513";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_3.vhd Line: 46
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74151_3.vhd
Error (10500): VHDL syntax error at 74151_8.vhd(27) near text "741518";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_8.vhd Line: 27
Error (10500): VHDL syntax error at 74151_8.vhd(46) near text "741518";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_8.vhd Line: 46
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74151_8.vhd
Error (10500): VHDL syntax error at 74151_9.vhd(27) near text "741519";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_9.vhd Line: 27
Error (10500): VHDL syntax error at 74151_9.vhd(46) near text "741519";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_9.vhd Line: 46
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74151_9.vhd
Error (10500): VHDL syntax error at 74151_10.vhd(27) near text "7415110";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_10.vhd Line: 27
Error (10500): VHDL syntax error at 74151_10.vhd(42) near text "7415110";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74151_10.vhd Line: 42
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74151_10.vhd
Error (10500): VHDL syntax error at 74161_2.vhd(27) near text "741612";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74161_2.vhd Line: 27
Error (10500): VHDL syntax error at 74161_2.vhd(46) near text "741612";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74161_2.vhd Line: 46
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74161_2.vhd
Error (10500): VHDL syntax error at 74283_0.vhd(27) near text "742830";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_0.vhd Line: 27
Error (10500): VHDL syntax error at 74283_0.vhd(47) near text "742830";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_0.vhd Line: 47
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74283_0.vhd
Error (10500): VHDL syntax error at 74283_4.vhd(27) near text "742834";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_4.vhd Line: 27
Error (10500): VHDL syntax error at 74283_4.vhd(44) near text "742834";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_4.vhd Line: 44
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74283_4.vhd
Error (10500): VHDL syntax error at 74283_5.vhd(27) near text "742835";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_5.vhd Line: 27
Error (10500): VHDL syntax error at 74283_5.vhd(44) near text "742835";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_5.vhd Line: 44
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74283_5.vhd
Error (10500): VHDL syntax error at 74283_6.vhd(27) near text "742836";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_6.vhd Line: 27
Error (10500): VHDL syntax error at 74283_6.vhd(44) near text "742836";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_6.vhd Line: 44
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74283_6.vhd
Error (10500): VHDL syntax error at 74283_7.vhd(27) near text "742837";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_7.vhd Line: 27
Error (10500): VHDL syntax error at 74283_7.vhd(44) near text "742837";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74283_7.vhd Line: 44
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/74283_7.vhd
Info: Found 3 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/bcd_multiple.vhd
    Info: Found design unit 1: bcd_multiplier-behavioral
    Info: Found design unit 2: bcd_multiplier-simple
    Info: Found entity 1: bcd_multiplier
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/core_calculator.bdf
    Info: Found entity 1: Core_Calculator
Error (10500): VHDL syntax error at core_calculator.vhd(140) near text "1";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd Line: 140
Error (10500): VHDL syntax error at core_calculator.vhd(141) near text "1";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd Line: 141
Error (10500): VHDL syntax error at core_calculator.vhd(142) near text "1";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd Line: 142
Error (10500): VHDL syntax error at core_calculator.vhd(143) near text "1";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd Line: 143
Error (10500): VHDL syntax error at core_calculator.vhd(144) near text "2";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd Line: 144
Error (10500): VHDL syntax error at core_calculator.vhd(145) near text "2";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd Line: 145
Error (10500): VHDL syntax error at core_calculator.vhd(146) near text "2";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd Line: 146
Error (10500): VHDL syntax error at core_calculator.vhd(147) near text "2";  expecting an identifier File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd Line: 147
Error (10622): VHDL syntax error at core_calculator.vhd(160): CL_ is an illegal identifier in VHDL File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd Line: 160
Error (10622): VHDL syntax error at core_calculator.vhd(173): Sel_ABC_ is an illegal identifier in VHDL File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd Line: 173
Error (10622): VHDL syntax error at core_calculator.vhd(235): Sel_ABC_ is an illegal identifier in VHDL File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd Line: 235
Error (10500): VHDL syntax error at core_calculator.vhd(239) near text "1";  expecting "end", or "(", or an identifier, or a concurrent statement File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd Line: 239
Error (10622): VHDL syntax error at core_calculator.vhd(239): Sel_ABC_ is an illegal identifier in VHDL File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd Line: 239
Error (10500): VHDL syntax error at core_calculator.vhd(242) near text "1";  expecting "end", or "(", or an identifier, or a concurrent statement File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd Line: 242
Error (10622): VHDL syntax error at core_calculator.vhd(242): Sel_ABC_ is an illegal identifier in VHDL File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd Line: 242
Error (10500): VHDL syntax error at core_calculator.vhd(245) near text "1";  expecting "end", or "(", or an identifier, or a concurrent statement File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd Line: 245
Error (10622): VHDL syntax error at core_calculator.vhd(245): Sel_ABC_ is an illegal identifier in VHDL File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd Line: 245
Error (10500): VHDL syntax error at core_calculator.vhd(248) near text "1";  expecting "end", or "(", or an identifier, or a concurrent statement File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd Line: 248
Error (10622): VHDL syntax error at core_calculator.vhd(248): Sel_ABC_ is an illegal identifier in VHDL File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/core_calculator.vhd Line: 248
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/core_calculator.vhd
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/full_calculator.bdf
    Info: Found entity 1: Full_Calculator
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/key.bdf
    Info: Found entity 1: key
Info: Found 3 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/multiple.vhd
    Info: Found design unit 1: bcd_mult4x4-behavioral
    Info: Found design unit 2: bcd_mult4x4-simple
    Info: Found entity 1: bcd_mult4x4
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/my_or5.v
    Info: Found entity 1: my_or5
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_0.v
    Info: Found entity 1: or5_0
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_1.v
    Info: Found entity 1: or5_1
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_2.v
    Info: Found entity 1: or5_2
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_3.v
    Info: Found entity 1: or5_3
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_4.v
    Info: Found entity 1: or5_4
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_5.v
    Info: Found entity 1: or5_5
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_6.v
    Info: Found entity 1: or5_6
Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_7.v
    Info: Found entity 1: or5_7
Error (10500): VHDL syntax error at or5_11.vhd(35) near text "OUT";  expecting an identifier ("out" is a reserved keyword), or "constant", or "file", or "signal", or "variable" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_11.vhd Line: 35
Error (10523): Ignored construct or5_11 at or5_11.vhd(27) due to previous errors File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_11.vhd Line: 27
Error (10500): VHDL syntax error at or5_11.vhd(50) near text "OUT";  expecting "(", or an identifier ("out" is a reserved keyword), or  unary operator File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_11.vhd Line: 50
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_11.vhd
Error (10500): VHDL syntax error at or5_12.vhd(35) near text "OUT";  expecting an identifier ("out" is a reserved keyword), or "constant", or "file", or "signal", or "variable" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_12.vhd Line: 35
Error (10523): Ignored construct or5_12 at or5_12.vhd(27) due to previous errors File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_12.vhd Line: 27
Error (10500): VHDL syntax error at or5_12.vhd(50) near text "OUT";  expecting "(", or an identifier ("out" is a reserved keyword), or  unary operator File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_12.vhd Line: 50
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_12.vhd
Error (10500): VHDL syntax error at or5_13.vhd(35) near text "OUT";  expecting an identifier ("out" is a reserved keyword), or "constant", or "file", or "signal", or "variable" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_13.vhd Line: 35
Error (10523): Ignored construct or5_13 at or5_13.vhd(27) due to previous errors File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_13.vhd Line: 27
Error (10500): VHDL syntax error at or5_13.vhd(50) near text "OUT";  expecting "(", or an identifier ("out" is a reserved keyword), or  unary operator File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_13.vhd Line: 50
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_13.vhd
Error (10500): VHDL syntax error at or5_14.vhd(35) near text "OUT";  expecting an identifier ("out" is a reserved keyword), or "constant", or "file", or "signal", or "variable" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_14.vhd Line: 35
Error (10523): Ignored construct or5_14 at or5_14.vhd(27) due to previous errors File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_14.vhd Line: 27
Error (10500): VHDL syntax error at or5_14.vhd(50) near text "OUT";  expecting "(", or an identifier ("out" is a reserved keyword), or  unary operator File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_14.vhd Line: 50
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_14.vhd
Error (10500): VHDL syntax error at or5_15.vhd(35) near text "OUT";  expecting an identifier ("out" is a reserved keyword), or "constant", or "file", or "signal", or "variable" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_15.vhd Line: 35
Error (10523): Ignored construct or5_15 at or5_15.vhd(27) due to previous errors File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_15.vhd Line: 27
Error (10500): VHDL syntax error at or5_15.vhd(50) near text "OUT";  expecting "(", or an identifier ("out" is a reserved keyword), or  unary operator File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_15.vhd Line: 50
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_15.vhd
Error (10500): VHDL syntax error at or5_16.vhd(35) near text "OUT";  expecting an identifier ("out" is a reserved keyword), or "constant", or "file", or "signal", or "variable" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_16.vhd Line: 35
Error (10523): Ignored construct or5_16 at or5_16.vhd(27) due to previous errors File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_16.vhd Line: 27
Error (10500): VHDL syntax error at or5_16.vhd(50) near text "OUT";  expecting "(", or an identifier ("out" is a reserved keyword), or  unary operator File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_16.vhd Line: 50
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_16.vhd
Error (10500): VHDL syntax error at or5_17.vhd(35) near text "OUT";  expecting an identifier ("out" is a reserved keyword), or "constant", or "file", or "signal", or "variable" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_17.vhd Line: 35
Error (10523): Ignored construct or5_17 at or5_17.vhd(27) due to previous errors File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_17.vhd Line: 27
Error (10500): VHDL syntax error at or5_17.vhd(50) near text "OUT";  expecting "(", or an identifier ("out" is a reserved keyword), or  unary operator File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_17.vhd Line: 50
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_17.vhd
Error (10500): VHDL syntax error at or5_18.vhd(35) near text "OUT";  expecting an identifier ("out" is a reserved keyword), or "constant", or "file", or "signal", or "variable" File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_18.vhd Line: 35
Error (10523): Ignored construct or5_18 at or5_18.vhd(27) due to previous errors File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_18.vhd Line: 27
Error (10500): VHDL syntax error at or5_18.vhd(50) near text "OUT";  expecting "(", or an identifier ("out" is a reserved keyword), or  unary operator File: E:/Quartus_FPGA/Sythesis_Caculator25_12_12/or5_18.vhd Line: 50
Info: Found 0 design units, including 0 entities, in source file /quartus_fpga/sythesis_caculator25_12_12/or5_18.vhd
Info: Found 1 design units, including 1 entities, in source file sythesis_caculator_simulation.bdf
    Info: Found entity 1: Sythesis_Caculator_Simulation
Error: Quartus II Analysis & Synthesis was unsuccessful. 98 errors, 11 warnings
    Error: Peak virtual memory: 243 megabytes
    Error: Processing ended: Sun Dec 21 09:05:00 2025
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:01


