--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml RDM.twx RDM.ncd -o RDM.twr RDM.pcf

Design file:              RDM.ncd
Physical constraint file: RDM.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RD<0>       |    2.171(R)|   -0.335(R)|clk_BUFGP         |   0.000|
cargaRDM    |    1.575(R)|    0.889(R)|clk_BUFGP         |   0.000|
entradaA<0> |    0.882(R)|    0.388(R)|clk_BUFGP         |   0.000|
entradaA<1> |    0.904(R)|    0.371(R)|clk_BUFGP         |   0.000|
entradaA<2> |    0.844(R)|    0.419(R)|clk_BUFGP         |   0.000|
entradaA<3> |    0.569(R)|    0.640(R)|clk_BUFGP         |   0.000|
entradaA<4> |    0.243(R)|    0.896(R)|clk_BUFGP         |   0.000|
entradaA<5> |    0.077(R)|    1.030(R)|clk_BUFGP         |   0.000|
entradaA<6> |    0.129(R)|    0.987(R)|clk_BUFGP         |   0.000|
entradaA<7> |    0.353(R)|    0.808(R)|clk_BUFGP         |   0.000|
entradaB<0> |    1.434(R)|   -0.053(R)|clk_BUFGP         |   0.000|
entradaB<1> |    1.113(R)|    0.204(R)|clk_BUFGP         |   0.000|
entradaB<2> |    1.209(R)|    0.128(R)|clk_BUFGP         |   0.000|
entradaB<3> |    0.274(R)|    0.876(R)|clk_BUFGP         |   0.000|
entradaB<4> |    0.426(R)|    0.750(R)|clk_BUFGP         |   0.000|
entradaB<5> |    0.661(R)|    0.562(R)|clk_BUFGP         |   0.000|
entradaB<6> |    0.617(R)|    0.597(R)|clk_BUFGP         |   0.000|
entradaB<7> |    0.599(R)|    0.611(R)|clk_BUFGP         |   0.000|
reset       |    1.522(R)|    0.339(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
saidaRDM<0> |    7.831(R)|clk_BUFGP         |   0.000|
saidaRDM<1> |    7.864(R)|clk_BUFGP         |   0.000|
saidaRDM<2> |    8.002(R)|clk_BUFGP         |   0.000|
saidaRDM<3> |    8.153(R)|clk_BUFGP         |   0.000|
saidaRDM<4> |    6.611(R)|clk_BUFGP         |   0.000|
saidaRDM<5> |    7.399(R)|clk_BUFGP         |   0.000|
saidaRDM<6> |    6.667(R)|clk_BUFGP         |   0.000|
saidaRDM<7> |    7.336(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.682|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Oct 11 15:09:55 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4487 MB



