#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd436d120 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x7fffd4344b50 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x7fffd43c7fe0_0 .var "Clk", 0 0;
v0x7fffd43c8080_0 .var "Reset", 0 0;
v0x7fffd43c8190_0 .var "Start", 0 0;
v0x7fffd43c8280_0 .var/i "counter", 31 0;
v0x7fffd43c8320_0 .var/i "flush", 31 0;
v0x7fffd43c8450_0 .var/i "i", 31 0;
v0x7fffd43c8530_0 .var/i "outfile", 31 0;
v0x7fffd43c8610_0 .var/i "stall", 31 0;
S_0x7fffd436b090 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x7fffd436d120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
L_0x7fffd42ebd10 .functor AND 1, v0x7fffd43b6220_0, L_0x7fffd43c88a0, C4<1>, C4<1>;
L_0x7fffd43db230 .functor AND 1, v0x7fffd43b6220_0, L_0x7fffd43db140, C4<1>, C4<1>;
v0x7fffd43c4740_0 .net "Branching", 0 0, v0x7fffd43b6220_0;  1 drivers
v0x7fffd43c4800_0 .net "EX_ALUCtrl_o", 2 0, L_0x7fffd43c8f50;  1 drivers
v0x7fffd43c48a0_0 .net "EX_ALUOp", 1 0, L_0x7fffd43db4f0;  1 drivers
v0x7fffd43c4990_0 .net "EX_ALUSrc", 0 0, v0x7fffd43bea60_0;  1 drivers
v0x7fffd43c4a80_0 .net "EX_ALU_toRegEXMEM", 31 0, L_0x7fffd43d92d0;  1 drivers
v0x7fffd43c4be0_0 .net "EX_ALUfunct", 9 0, L_0x7fffd43db8d0;  1 drivers
v0x7fffd43c4cf0_0 .net "EX_Imm", 31 0, v0x7fffd43beca0_0;  1 drivers
v0x7fffd43c4e00_0 .net "EX_MUX_to_Rd1", 31 0, v0x7fffd43b7ce0_0;  1 drivers
v0x7fffd43c4f10_0 .net "EX_MUXtoALU", 31 0, L_0x7fffd43da120;  1 drivers
v0x7fffd43c5060_0 .net "EX_MemRead_toRegEXMEM", 0 0, L_0x7fffd43db380;  1 drivers
v0x7fffd43c5100_0 .net "EX_MemWrite_toRegEXMEM", 0 0, L_0x7fffd43db480;  1 drivers
v0x7fffd43c51f0_0 .net "EX_MemtoReg_toRegEXMEM", 0 0, L_0x7fffd43db310;  1 drivers
v0x7fffd43c52e0_0 .net "EX_Rd1", 31 0, L_0x7fffd43db6a0;  1 drivers
v0x7fffd43c53f0_0 .net "EX_Rd2", 31 0, L_0x7fffd43db710;  1 drivers
v0x7fffd43c5500_0 .net "EX_Rd2_MUX_to_MUX", 31 0, v0x7fffd43b86d0_0;  1 drivers
v0x7fffd43c55c0_0 .net "EX_RegDest", 4 0, L_0x7fffd43db9a0;  1 drivers
v0x7fffd43c5680_0 .net "EX_RegWrite_toRegEXMEM", 0 0, L_0x7fffd43db2a0;  1 drivers
v0x7fffd43c5880_0 .net "EX_Rs1_to_forwardUnit", 4 0, L_0x7fffd43dbaa0;  1 drivers
v0x7fffd43c5990_0 .net "EX_Rs2_to_forwardUnit", 4 0, L_0x7fffd43dbb80;  1 drivers
v0x7fffd43c5aa0_0 .var "Flush", 0 0;
v0x7fffd43c5b60_0 .net "ID_ALUOp_toRegIDEX", 1 0, L_0x7fffd43d9340;  1 drivers
v0x7fffd43c5c70_0 .net "ID_ALUSrc_toRegIDEX", 0 0, L_0x7fffd43d93b0;  1 drivers
v0x7fffd43c5d60_0 .net "ID_ImmGen_toRegIDEX", 31 0, v0x7fffd43b9d60_0;  1 drivers
v0x7fffd43c5e70_0 .net "ID_MemRead_toRegIDEX", 0 0, L_0x7fffd43d9590;  1 drivers
v0x7fffd43c5f60_0 .net "ID_MemWrite_toRegIDEX", 0 0, L_0x7fffd43d9600;  1 drivers
v0x7fffd43c6050_0 .net "ID_MemtoReg_toRegIDEX", 0 0, L_0x7fffd43d96b0;  1 drivers
v0x7fffd43c6140_0 .net "ID_Rd1_toRegIDEX", 31 0, L_0x7fffd43da6b0;  1 drivers
v0x7fffd43c6250_0 .net "ID_Rd2_toRegIDEX", 31 0, L_0x7fffd43dac00;  1 drivers
RS_0x7f18199b06d8 .resolv tri, L_0x7fffd43d9420, L_0x7fffd43d9490;
v0x7fffd43c6360_0 .net8 "ID_RegWrite_toRegIDEX", 0 0, RS_0x7f18199b06d8;  2 drivers
v0x7fffd43c6450_0 .net "ID_instr_fromIF", 31 0, v0x7fffd43c0d00_0;  1 drivers
v0x7fffd43c6560_0 .net "ID_pc", 31 0, v0x7fffd43c0f80_0;  1 drivers
v0x7fffd43c6620_0 .net "IF_instr_mem_o", 31 0, L_0x7fffd43da060;  1 drivers
v0x7fffd43c6710_0 .net "IF_pc_i", 31 0, L_0x7fffd43c8eb0;  1 drivers
v0x7fffd43c67d0_0 .net "IF_pc_mux_i", 31 0, L_0x7fffd43c86f0;  1 drivers
v0x7fffd43c68e0_0 .net "IF_pc_o", 31 0, v0x7fffd43bbb00_0;  1 drivers
v0x7fffd43c69a0_0 .net "MEM_MemAddr_or_ALUResult", 31 0, v0x7fffd43bcd20_0;  1 drivers
v0x7fffd43c6a60_0 .net "MEM_MemRead", 0 0, v0x7fffd43bcfb0_0;  1 drivers
v0x7fffd43c6b50_0 .net "MEM_MemReadData", 31 0, L_0x7fffd43d9ba0;  1 drivers
v0x7fffd43c6c60_0 .net "MEM_MemWrite", 0 0, L_0x7fffd43dc3f0;  1 drivers
v0x7fffd43c6d50_0 .net "MEM_MemWriteData", 31 0, L_0x7fffd43dc560;  1 drivers
v0x7fffd43c6e60_0 .net "MEM_MemtoReg_toRegMEMWB", 0 0, L_0x7fffd43dc220;  1 drivers
v0x7fffd43c6f50_0 .net "MEM_RegDest", 4 0, L_0x7fffd43dc640;  1 drivers
v0x7fffd43c7010_0 .net "MEM_RegWrite_toRegMEMWB", 0 0, L_0x7fffd43dbf00;  1 drivers
v0x7fffd43c70b0_0 .net "NoOp", 0 0, L_0x7fffd42ebb30;  1 drivers
v0x7fffd43c71a0_0 .net "PCWrite", 0 0, L_0x7fffd4399a30;  1 drivers
v0x7fffd43c7290_0 .net "WB_ALUResult", 31 0, v0x7fffd43c1660_0;  1 drivers
v0x7fffd43c73a0_0 .net "WB_MemReadData", 31 0, v0x7fffd43c19b0_0;  1 drivers
v0x7fffd43c74b0_0 .net "WB_MemtoReg", 0 0, v0x7fffd43c1c00_0;  1 drivers
v0x7fffd43c75a0_0 .net "WB_RegDest", 4 0, v0x7fffd43c1ed0_0;  1 drivers
v0x7fffd43c7660_0 .net "WB_RegWrite", 0 0, v0x7fffd43c2120_0;  1 drivers
v0x7fffd43c7700_0 .net "WB_RegWriteData", 31 0, L_0x7fffd43da250;  1 drivers
v0x7fffd43c77c0_0 .net *"_s18", 0 0, L_0x7fffd43db140;  1 drivers
v0x7fffd43c7880_0 .net *"_s2", 0 0, L_0x7fffd43c88a0;  1 drivers
v0x7fffd43c7940_0 .net *"_s23", 6 0, L_0x7fffd43dbbf0;  1 drivers
v0x7fffd43c7a20_0 .net *"_s25", 2 0, L_0x7fffd43dbc90;  1 drivers
v0x7fffd43c7b00_0 .net "clk_i", 0 0, v0x7fffd43c7fe0_0;  1 drivers
v0x7fffd43c7ba0_0 .net "forwardA", 1 0, L_0x7fffd43c8c60;  1 drivers
v0x7fffd43c7c60_0 .net "forwardB", 1 0, L_0x7fffd43c8cd0;  1 drivers
v0x7fffd43c7d70_0 .net "rst_i", 0 0, v0x7fffd43c8080_0;  1 drivers
v0x7fffd43c7e10_0 .net "stall", 0 0, L_0x7fffd43999c0;  1 drivers
v0x7fffd43c7f00_0 .net "start_i", 0 0, v0x7fffd43c8190_0;  1 drivers
E_0x7fffd42eb720 .event edge, v0x7fffd43b6110_0, v0x7fffd43bf600_0, v0x7fffd43bf870_0;
L_0x7fffd43c87b0 .arith/sum 32, v0x7fffd43c0f80_0, v0x7fffd43b9d60_0;
L_0x7fffd43c88a0 .cmp/eq 32, L_0x7fffd43da6b0, L_0x7fffd43dac00;
L_0x7fffd43c8a90 .part v0x7fffd43c0d00_0, 15, 5;
L_0x7fffd43c8b30 .part v0x7fffd43c0d00_0, 20, 5;
L_0x7fffd43d97e0 .part v0x7fffd43c0d00_0, 0, 7;
L_0x7fffd43dadd0 .part v0x7fffd43c0d00_0, 15, 5;
L_0x7fffd43daeb0 .part v0x7fffd43c0d00_0, 20, 5;
L_0x7fffd43db140 .cmp/eq 32, L_0x7fffd43da6b0, L_0x7fffd43dac00;
L_0x7fffd43dbbf0 .part v0x7fffd43c0d00_0, 25, 7;
L_0x7fffd43dbc90 .part v0x7fffd43c0d00_0, 12, 3;
L_0x7fffd43dbd90 .concat [ 3 7 0 0], L_0x7fffd43dbc90, L_0x7fffd43dbbf0;
L_0x7fffd43dbe60 .part v0x7fffd43c0d00_0, 7, 5;
L_0x7fffd43dbf70 .part v0x7fffd43c0d00_0, 15, 5;
L_0x7fffd43dc010 .part v0x7fffd43c0d00_0, 20, 5;
S_0x7fffd436d8a0 .scope module, "ALU" "ALU" 3 134, 4 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
P_0x7fffd4381ff0 .param/l "ADD" 1 4 19, +C4<00000000000000000000000000000000>;
P_0x7fffd4382030 .param/l "AND" 1 4 25, +C4<00000000000000000000000000000110>;
P_0x7fffd4382070 .param/l "MUL" 1 4 23, +C4<00000000000000000000000000000100>;
P_0x7fffd43820b0 .param/l "SLL" 1 4 21, +C4<00000000000000000000000000000010>;
P_0x7fffd43820f0 .param/l "SRA" 1 4 24, +C4<00000000000000000000000000000101>;
P_0x7fffd4382130 .param/l "SUB" 1 4 22, +C4<00000000000000000000000000000011>;
P_0x7fffd4382170 .param/l "XOR" 1 4 20, +C4<00000000000000000000000000000001>;
L_0x7fffd43d92d0 .functor BUFZ 32, v0x7fffd43b4140_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd43a3990_0 .net "ALUCtrl_i", 2 0, L_0x7fffd43c8f50;  alias, 1 drivers
v0x7fffd4386eb0_0 .net "Zero_o", 0 0, L_0x7fffd43d9230;  1 drivers
v0x7fffd4392440_0 .net *"_s0", 0 0, L_0x7fffd43d9060;  1 drivers
L_0x7f1819960060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fffd4388480_0 .net/2s *"_s2", 1 0, L_0x7f1819960060;  1 drivers
L_0x7f18199600a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd438cdd0_0 .net/2s *"_s4", 1 0, L_0x7f18199600a8;  1 drivers
v0x7fffd4390830_0 .net *"_s6", 1 0, L_0x7fffd43d9190;  1 drivers
v0x7fffd43b4140_0 .var "data", 31 0;
v0x7fffd43b4220_0 .net/s "data1_i", 31 0, v0x7fffd43b7ce0_0;  alias, 1 drivers
v0x7fffd43b4300_0 .net "data2_i", 31 0, L_0x7fffd43da120;  alias, 1 drivers
v0x7fffd43b43e0_0 .net "data_o", 31 0, L_0x7fffd43d92d0;  alias, 1 drivers
E_0x7fffd42ea900 .event edge, v0x7fffd43a3990_0, v0x7fffd43b4220_0, v0x7fffd43b4300_0;
L_0x7fffd43d9060 .cmp/eq 32, v0x7fffd43b7ce0_0, L_0x7fffd43da120;
L_0x7fffd43d9190 .functor MUXZ 2, L_0x7f18199600a8, L_0x7f1819960060, L_0x7fffd43d9060, C4<>;
L_0x7fffd43d9230 .part L_0x7fffd43d9190, 0, 1;
S_0x7fffd43b4560 .scope module, "ALUCtrl" "ALU_Control" 3 128, 5 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
P_0x7fffd43b4700 .param/l "ADD" 1 5 22, +C4<00000000000000000000000000000000>;
P_0x7fffd43b4740 .param/l "ADDI_FUNC" 1 5 19, C4<000>;
P_0x7fffd43b4780 .param/l "ADD_FUNC" 1 5 16, C4<0000000000>;
P_0x7fffd43b47c0 .param/l "AND" 1 5 28, +C4<00000000000000000000000000000110>;
P_0x7fffd43b4800 .param/l "AND_FUNC" 1 5 13, C4<0000000111>;
P_0x7fffd43b4840 .param/l "I_TYPE" 1 5 12, +C4<00000000000000000000000000000001>;
P_0x7fffd43b4880 .param/l "MUL" 1 5 26, +C4<00000000000000000000000000000100>;
P_0x7fffd43b48c0 .param/l "MUL_FUNC" 1 5 18, C4<0000001000>;
P_0x7fffd43b4900 .param/l "R_TYPE" 1 5 11, +C4<00000000000000000000000000000000>;
P_0x7fffd43b4940 .param/l "SLL" 1 5 24, +C4<00000000000000000000000000000010>;
P_0x7fffd43b4980 .param/l "SLL_FUNC" 1 5 15, C4<0000000001>;
P_0x7fffd43b49c0 .param/l "SRA" 1 5 27, +C4<00000000000000000000000000000101>;
P_0x7fffd43b4a00 .param/l "SRAI_FUNC" 1 5 20, C4<101>;
P_0x7fffd43b4a40 .param/l "SUB" 1 5 25, +C4<00000000000000000000000000000011>;
P_0x7fffd43b4a80 .param/l "SUB_FUNC" 1 5 17, C4<0100000000>;
P_0x7fffd43b4ac0 .param/l "XOR" 1 5 23, +C4<00000000000000000000000000000001>;
P_0x7fffd43b4b00 .param/l "XOR_FUNC" 1 5 14, C4<0000000100>;
L_0x7fffd43c8f50 .functor BUFZ 3, v0x7fffd43b53e0_0, C4<000>, C4<000>, C4<000>;
v0x7fffd43b53e0_0 .var "ALUCtrl", 2 0;
v0x7fffd43b54e0_0 .net "ALUCtrl_o", 2 0, L_0x7fffd43c8f50;  alias, 1 drivers
v0x7fffd43b55a0_0 .net "ALUOp_i", 1 0, L_0x7fffd43db4f0;  alias, 1 drivers
v0x7fffd43b5670_0 .net "funct_i", 9 0, L_0x7fffd43db8d0;  alias, 1 drivers
E_0x7fffd42eab40 .event edge, v0x7fffd43b55a0_0, v0x7fffd43b5670_0;
S_0x7fffd43b57d0 .scope module, "Control" "Control" 3 142, 6 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i"
    .port_info 1 /INPUT 1 "NoOp_i"
    .port_info 2 /OUTPUT 2 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
    .port_info 5 /OUTPUT 1 "MemRead_o"
    .port_info 6 /OUTPUT 1 "MemWrite_o"
    .port_info 7 /OUTPUT 1 "MemtoReg_o"
    .port_info 8 /OUTPUT 1 "Branch_o"
P_0x7fffd43b59d0 .param/l "BEQ" 1 6 27, C4<1100011>;
P_0x7fffd43b5a10 .param/l "I_TYPE" 1 6 24, C4<0010011>;
P_0x7fffd43b5a50 .param/l "LW" 1 6 25, C4<0000011>;
P_0x7fffd43b5a90 .param/l "R_TYPE" 1 6 23, C4<0110011>;
P_0x7fffd43b5ad0 .param/l "SW" 1 6 26, C4<0100011>;
L_0x7fffd43d9340 .functor BUFZ 2, v0x7fffd43b5dd0_0, C4<00>, C4<00>, C4<00>;
L_0x7fffd43d93b0 .functor BUFZ 1, v0x7fffd43b5fb0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd43d9420 .functor BUFZ 1, v0x7fffd43b6900_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd43d9490 .functor BUFZ 1, v0x7fffd43b6900_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd43d9590 .functor BUFZ 1, v0x7fffd43b62e0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd43d9600 .functor BUFZ 1, v0x7fffd43b6460_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd43d96b0 .functor BUFZ 1, v0x7fffd43b65e0_0, C4<0>, C4<0>, C4<0>;
v0x7fffd43b5dd0_0 .var "ALUOp", 1 0;
v0x7fffd43b5ed0_0 .net "ALUOp_o", 1 0, L_0x7fffd43d9340;  alias, 1 drivers
v0x7fffd43b5fb0_0 .var "ALUSrc", 0 0;
v0x7fffd43b6050_0 .net "ALUSrc_o", 0 0, L_0x7fffd43d93b0;  alias, 1 drivers
v0x7fffd43b6110_0 .net "Branch_o", 0 0, v0x7fffd43b6220_0;  alias, 1 drivers
v0x7fffd43b6220_0 .var "Branching", 0 0;
v0x7fffd43b62e0_0 .var "MemRead", 0 0;
v0x7fffd43b63a0_0 .net "MemRead_o", 0 0, L_0x7fffd43d9590;  alias, 1 drivers
v0x7fffd43b6460_0 .var "MemWrite", 0 0;
v0x7fffd43b6520_0 .net "MemWrite_o", 0 0, L_0x7fffd43d9600;  alias, 1 drivers
v0x7fffd43b65e0_0 .var "MemtoReg", 0 0;
v0x7fffd43b66a0_0 .net "MemtoReg_o", 0 0, L_0x7fffd43d96b0;  alias, 1 drivers
v0x7fffd43b6760_0 .net "NoOp_i", 0 0, L_0x7fffd42ebb30;  alias, 1 drivers
v0x7fffd43b6820_0 .net "Op_i", 6 0, L_0x7fffd43d97e0;  1 drivers
v0x7fffd43b6900_0 .var "RegWrite", 0 0;
v0x7fffd43b69c0_0 .net8 "RegWrite_o", 0 0, RS_0x7f18199b06d8;  alias, 2 drivers
E_0x7fffd42eafc0 .event edge, v0x7fffd43b6760_0, v0x7fffd43b6820_0;
S_0x7fffd43b6ba0 .scope module, "Data_Memory" "Data_Memory" 3 154, 7 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 32 "data_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x7fffd43b6e00_0 .net "MemRead_i", 0 0, v0x7fffd43bcfb0_0;  alias, 1 drivers
v0x7fffd43b6ee0_0 .net "MemWrite_i", 0 0, L_0x7fffd43dc3f0;  alias, 1 drivers
v0x7fffd43b6fa0_0 .net *"_s0", 31 0, L_0x7fffd43d9880;  1 drivers
v0x7fffd43b7060_0 .net *"_s2", 31 0, L_0x7fffd43d99c0;  1 drivers
v0x7fffd43b7140_0 .net *"_s4", 29 0, L_0x7fffd43d9920;  1 drivers
L_0x7f18199600f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd43b7270_0 .net *"_s6", 1 0, L_0x7f18199600f0;  1 drivers
L_0x7f1819960138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd43b7350_0 .net/2s *"_s8", 31 0, L_0x7f1819960138;  1 drivers
v0x7fffd43b7430_0 .net "addr_i", 31 0, v0x7fffd43bcd20_0;  alias, 1 drivers
v0x7fffd43b7510_0 .net "clk_i", 0 0, v0x7fffd43c7fe0_0;  alias, 1 drivers
v0x7fffd43b7660_0 .net "data_i", 31 0, L_0x7fffd43dc560;  alias, 1 drivers
v0x7fffd43b7740_0 .net "data_o", 31 0, L_0x7fffd43d9ba0;  alias, 1 drivers
v0x7fffd43b7820 .array/s "memory", 1023 0, 31 0;
E_0x7fffd43a34a0 .event posedge, v0x7fffd43b7510_0;
L_0x7fffd43d9880 .array/port v0x7fffd43b7820, L_0x7fffd43d99c0;
L_0x7fffd43d9920 .part v0x7fffd43bcd20_0, 2, 30;
L_0x7fffd43d99c0 .concat [ 30 2 0 0], L_0x7fffd43d9920, L_0x7f18199600f0;
L_0x7fffd43d9ba0 .functor MUXZ 32, L_0x7f1819960138, L_0x7fffd43d9880, v0x7fffd43bcfb0_0, C4<>;
S_0x7fffd43b79e0 .scope module, "EX_Rd1_to_ALU" "MUX32_2" 3 104, 8 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data00_i"
    .port_info 1 /INPUT 32 "data01_i"
    .port_info 2 /INPUT 32 "data10_i"
    .port_info 3 /INPUT 32 "data11_i"
    .port_info 4 /INPUT 2 "select_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x7fffd43b7ce0_0 .var "data", 31 0;
v0x7fffd43b7de0_0 .net "data00_i", 31 0, L_0x7fffd43db6a0;  alias, 1 drivers
v0x7fffd43b7ec0_0 .net "data01_i", 31 0, L_0x7fffd43da250;  alias, 1 drivers
v0x7fffd43b7f80_0 .net "data10_i", 31 0, v0x7fffd43bcd20_0;  alias, 1 drivers
o0x7f18199b0c78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffd43b8040_0 .net "data11_i", 31 0, o0x7f18199b0c78;  0 drivers
v0x7fffd43b8150_0 .net "data_o", 31 0, v0x7fffd43b7ce0_0;  alias, 1 drivers
v0x7fffd43b8210_0 .net "select_i", 1 0, L_0x7fffd43c8c60;  alias, 1 drivers
E_0x7fffd43b7c50/0 .event edge, v0x7fffd43b8210_0, v0x7fffd43b7de0_0, v0x7fffd43b7ec0_0, v0x7fffd43b7430_0;
E_0x7fffd43b7c50/1 .event edge, v0x7fffd43b8040_0;
E_0x7fffd43b7c50 .event/or E_0x7fffd43b7c50/0, E_0x7fffd43b7c50/1;
S_0x7fffd43b83d0 .scope module, "EX_Rd2_to_ALU" "MUX32_2" 3 113, 8 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data00_i"
    .port_info 1 /INPUT 32 "data01_i"
    .port_info 2 /INPUT 32 "data10_i"
    .port_info 3 /INPUT 32 "data11_i"
    .port_info 4 /INPUT 2 "select_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x7fffd43b86d0_0 .var "data", 31 0;
v0x7fffd43b87d0_0 .net "data00_i", 31 0, L_0x7fffd43db710;  alias, 1 drivers
v0x7fffd43b88b0_0 .net "data01_i", 31 0, L_0x7fffd43da250;  alias, 1 drivers
v0x7fffd43b89b0_0 .net "data10_i", 31 0, v0x7fffd43bcd20_0;  alias, 1 drivers
o0x7f18199b0e58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffd43b8aa0_0 .net "data11_i", 31 0, o0x7f18199b0e58;  0 drivers
v0x7fffd43b8bd0_0 .net "data_o", 31 0, v0x7fffd43b86d0_0;  alias, 1 drivers
v0x7fffd43b8cb0_0 .net "select_i", 1 0, L_0x7fffd43c8cd0;  alias, 1 drivers
E_0x7fffd43b8640/0 .event edge, v0x7fffd43b8cb0_0, v0x7fffd43b87d0_0, v0x7fffd43b7ec0_0, v0x7fffd43b7430_0;
E_0x7fffd43b8640/1 .event edge, v0x7fffd43b8aa0_0;
E_0x7fffd43b8640 .event/or E_0x7fffd43b8640/0, E_0x7fffd43b8640/1;
S_0x7fffd43b8e90 .scope module, "Hazard_Detection" "Hazard_Detection" 3 83, 9 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EX_MemRead_i"
    .port_info 1 /INPUT 5 "EX_RegDest_i"
    .port_info 2 /INPUT 5 "ID_Rs1_i"
    .port_info 3 /INPUT 5 "ID_Rs2_i"
    .port_info 4 /OUTPUT 1 "NoOp_o"
    .port_info 5 /OUTPUT 1 "Stall_o"
    .port_info 6 /OUTPUT 1 "PCWrite_o"
L_0x7fffd42ebb30 .functor BUFZ 1, v0x7fffd43b9500_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd43999c0 .functor BUFZ 1, v0x7fffd43b9960_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd4399a30 .functor BUFZ 1, v0x7fffd43b96b0_0, C4<0>, C4<0>, C4<0>;
v0x7fffd43b91a0_0 .net "EX_MemRead_i", 0 0, L_0x7fffd43db380;  alias, 1 drivers
v0x7fffd43b9280_0 .net "EX_RegDest_i", 4 0, L_0x7fffd43db9a0;  alias, 1 drivers
v0x7fffd43b9360_0 .net "ID_Rs1_i", 4 0, L_0x7fffd43c8a90;  1 drivers
v0x7fffd43b9420_0 .net "ID_Rs2_i", 4 0, L_0x7fffd43c8b30;  1 drivers
v0x7fffd43b9500_0 .var "NoOp", 0 0;
v0x7fffd43b9610_0 .net "NoOp_o", 0 0, L_0x7fffd42ebb30;  alias, 1 drivers
v0x7fffd43b96b0_0 .var "PCWrite", 0 0;
v0x7fffd43b9750_0 .net "PCWrite_o", 0 0, L_0x7fffd4399a30;  alias, 1 drivers
v0x7fffd43b9810_0 .net "Stall_o", 0 0, L_0x7fffd43999c0;  alias, 1 drivers
v0x7fffd43b9960_0 .var "stall", 0 0;
E_0x7fffd43b9110 .event edge, v0x7fffd43b91a0_0, v0x7fffd43b9280_0, v0x7fffd43b9360_0, v0x7fffd43b9420_0;
S_0x7fffd43b9b40 .scope module, "ImmGen" "ImmGen" 3 163, 10 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fffd43b9d60_0 .var "data", 31 0;
v0x7fffd43b9e60_0 .net "data_i", 31 0, v0x7fffd43c0d00_0;  alias, 1 drivers
v0x7fffd43b9f40_0 .net "data_o", 31 0, v0x7fffd43b9d60_0;  alias, 1 drivers
E_0x7fffd43b9ce0 .event edge, v0x7fffd43b9e60_0, v0x7fffd43b9d60_0;
S_0x7fffd43ba060 .scope module, "Instruction_Memory" "Instruction_Memory" 3 168, 11 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fffd43da060 .functor BUFZ 32, L_0x7fffd43d9de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd43ba300_0 .net *"_s0", 31 0, L_0x7fffd43d9de0;  1 drivers
v0x7fffd43ba400_0 .net *"_s2", 31 0, L_0x7fffd43d9f20;  1 drivers
v0x7fffd43ba4e0_0 .net *"_s4", 29 0, L_0x7fffd43d9e80;  1 drivers
L_0x7f1819960180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd43ba5d0_0 .net *"_s6", 1 0, L_0x7f1819960180;  1 drivers
v0x7fffd43ba6b0_0 .net "addr_i", 31 0, v0x7fffd43bbb00_0;  alias, 1 drivers
v0x7fffd43ba790_0 .net "instr_o", 31 0, L_0x7fffd43da060;  alias, 1 drivers
v0x7fffd43ba870 .array "memory", 255 0, 31 0;
L_0x7fffd43d9de0 .array/port v0x7fffd43ba870, L_0x7fffd43d9f20;
L_0x7fffd43d9e80 .part v0x7fffd43bbb00_0, 2, 30;
L_0x7fffd43d9f20 .concat [ 30 2 0 0], L_0x7fffd43d9e80, L_0x7f1819960180;
S_0x7fffd43ba990 .scope module, "MUXtoALU" "MUX32" 3 173, 12 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fffd43bab60_0 .net "data1_i", 31 0, v0x7fffd43b86d0_0;  alias, 1 drivers
v0x7fffd43bac50_0 .net "data2_i", 31 0, v0x7fffd43beca0_0;  alias, 1 drivers
v0x7fffd43bad10_0 .net "data_o", 31 0, L_0x7fffd43da120;  alias, 1 drivers
v0x7fffd43bae10_0 .net "select_i", 0 0, v0x7fffd43bea60_0;  alias, 1 drivers
L_0x7fffd43da120 .functor MUXZ 32, v0x7fffd43b86d0_0, v0x7fffd43beca0_0, v0x7fffd43bea60_0, C4<>;
S_0x7fffd43baf60 .scope module, "MUXtoReg" "MUX32" 3 180, 12 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fffd43bb130_0 .net "data1_i", 31 0, v0x7fffd43c1660_0;  alias, 1 drivers
v0x7fffd43bb230_0 .net "data2_i", 31 0, v0x7fffd43c19b0_0;  alias, 1 drivers
v0x7fffd43bb310_0 .net "data_o", 31 0, L_0x7fffd43da250;  alias, 1 drivers
v0x7fffd43bb430_0 .net "select_i", 0 0, v0x7fffd43c1c00_0;  alias, 1 drivers
L_0x7fffd43da250 .functor MUXZ 32, v0x7fffd43c1660_0, v0x7fffd43c19b0_0, v0x7fffd43c1c00_0, C4<>;
S_0x7fffd43bb570 .scope module, "PC" "PC" 3 187, 13 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "PCWrite_i"
    .port_info 4 /INPUT 32 "pc_i"
    .port_info 5 /OUTPUT 32 "pc_o"
v0x7fffd43bb8a0_0 .net "PCWrite_i", 0 0, L_0x7fffd4399a30;  alias, 1 drivers
v0x7fffd43bb960_0 .net "clk_i", 0 0, v0x7fffd43c7fe0_0;  alias, 1 drivers
v0x7fffd43bba30_0 .net "pc_i", 31 0, L_0x7fffd43c86f0;  alias, 1 drivers
v0x7fffd43bbb00_0 .var "pc_o", 31 0;
v0x7fffd43bbbd0_0 .net "rst_i", 0 0, v0x7fffd43c8080_0;  alias, 1 drivers
v0x7fffd43bbcc0_0 .net "start_i", 0 0, v0x7fffd43c8190_0;  alias, 1 drivers
E_0x7fffd43bb820 .event posedge, v0x7fffd43bbbd0_0, v0x7fffd43b7510_0;
S_0x7fffd43bbe80 .scope module, "PC_Adder" "Adder" 3 122, 14 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fffd43bc0c0_0 .net "data1_in", 31 0, v0x7fffd43bbb00_0;  alias, 1 drivers
L_0x7f1819960018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffd43bc1f0_0 .net "data2_in", 31 0, L_0x7f1819960018;  1 drivers
v0x7fffd43bc2d0_0 .net "data_o", 31 0, L_0x7fffd43c8eb0;  alias, 1 drivers
L_0x7fffd43c8eb0 .arith/sum 32, v0x7fffd43bbb00_0, L_0x7f1819960018;
S_0x7fffd43bc410 .scope module, "PC_Branching" "MUX32" 3 76, 12 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fffd43bc5e0_0 .net "data1_i", 31 0, L_0x7fffd43c8eb0;  alias, 1 drivers
v0x7fffd43bc6d0_0 .net "data2_i", 31 0, L_0x7fffd43c87b0;  1 drivers
v0x7fffd43bc790_0 .net "data_o", 31 0, L_0x7fffd43c86f0;  alias, 1 drivers
v0x7fffd43bc890_0 .net "select_i", 0 0, L_0x7fffd42ebd10;  1 drivers
L_0x7fffd43c86f0 .functor MUXZ 32, L_0x7fffd43c8eb0, L_0x7fffd43c87b0, L_0x7fffd42ebd10, C4<>;
S_0x7fffd43bc9e0 .scope module, "RegEXMEM" "RegEXMEM" 3 247, 15 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_i"
    .port_info 1 /INPUT 1 "MemtoReg_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 32 "ALUResult_i"
    .port_info 5 /INPUT 32 "MemWrData_i"
    .port_info 6 /INPUT 5 "RegDest_i"
    .port_info 7 /OUTPUT 1 "RegWrite_o"
    .port_info 8 /OUTPUT 1 "MemtoReg_o"
    .port_info 9 /OUTPUT 1 "MemRead_o"
    .port_info 10 /OUTPUT 1 "MemWrite_o"
    .port_info 11 /OUTPUT 32 "ALUResult_o"
    .port_info 12 /OUTPUT 32 "MemWrData_o"
    .port_info 13 /OUTPUT 5 "RegDest_o"
    .port_info 14 /INPUT 1 "clk"
L_0x7fffd43dbf00 .functor BUFZ 1, v0x7fffd43bdbf0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd43dc220 .functor BUFZ 1, v0x7fffd43bd740_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd43dc3f0 .functor BUFZ 1, v0x7fffd43bd510_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd43dc560 .functor BUFZ 32, v0x7fffd43bd210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffd43dc640 .functor BUFZ 5, v0x7fffd43bd960_0, C4<00000>, C4<00000>, C4<00000>;
v0x7fffd43bcd20_0 .var "ALUResult", 31 0;
v0x7fffd43bce20_0 .net "ALUResult_i", 31 0, L_0x7fffd43d92d0;  alias, 1 drivers
v0x7fffd43bcee0_0 .net "ALUResult_o", 31 0, v0x7fffd43bcd20_0;  alias, 1 drivers
v0x7fffd43bcfb0_0 .var "MemRead", 0 0;
v0x7fffd43bd050_0 .net "MemRead_i", 0 0, L_0x7fffd43db380;  alias, 1 drivers
v0x7fffd43bd140_0 .net "MemRead_o", 0 0, v0x7fffd43bcfb0_0;  alias, 1 drivers
v0x7fffd43bd210_0 .var "MemWrData", 31 0;
v0x7fffd43bd2b0_0 .net "MemWrData_i", 31 0, v0x7fffd43b86d0_0;  alias, 1 drivers
v0x7fffd43bd3c0_0 .net "MemWrData_o", 31 0, L_0x7fffd43dc560;  alias, 1 drivers
v0x7fffd43bd510_0 .var "MemWrite", 0 0;
v0x7fffd43bd5b0_0 .net "MemWrite_i", 0 0, L_0x7fffd43db480;  alias, 1 drivers
v0x7fffd43bd670_0 .net "MemWrite_o", 0 0, L_0x7fffd43dc3f0;  alias, 1 drivers
v0x7fffd43bd740_0 .var "MemtoReg", 0 0;
v0x7fffd43bd7e0_0 .net "MemtoReg_i", 0 0, L_0x7fffd43db310;  alias, 1 drivers
v0x7fffd43bd8a0_0 .net "MemtoReg_o", 0 0, L_0x7fffd43dc220;  alias, 1 drivers
v0x7fffd43bd960_0 .var "RegDest", 4 0;
v0x7fffd43bda40_0 .net "RegDest_i", 4 0, L_0x7fffd43db9a0;  alias, 1 drivers
v0x7fffd43bdb30_0 .net "RegDest_o", 4 0, L_0x7fffd43dc640;  alias, 1 drivers
v0x7fffd43bdbf0_0 .var "RegWrite", 0 0;
v0x7fffd43bdcb0_0 .net "RegWrite_i", 0 0, L_0x7fffd43db2a0;  alias, 1 drivers
v0x7fffd43bdd70_0 .net "RegWrite_o", 0 0, L_0x7fffd43dbf00;  alias, 1 drivers
v0x7fffd43bde30_0 .net "clk", 0 0, v0x7fffd43c7fe0_0;  alias, 1 drivers
S_0x7fffd43be0b0 .scope module, "RegIDEX" "RegIDEX" 3 217, 16 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_i"
    .port_info 1 /INPUT 1 "MemtoReg_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /INPUT 1 "MemWrite_i"
    .port_info 4 /INPUT 2 "ALUOp_i"
    .port_info 5 /INPUT 1 "ALUSrc_i"
    .port_info 6 /INPUT 32 "Rd1_i"
    .port_info 7 /INPUT 32 "Rd2_i"
    .port_info 8 /INPUT 32 "Imm_i"
    .port_info 9 /INPUT 10 "ALUCtrl_i"
    .port_info 10 /INPUT 5 "RegDest_i"
    .port_info 11 /INPUT 5 "Rs1_i"
    .port_info 12 /INPUT 5 "Rs2_i"
    .port_info 13 /OUTPUT 1 "RegWrite_o"
    .port_info 14 /OUTPUT 1 "MemtoReg_o"
    .port_info 15 /OUTPUT 1 "MemRead_o"
    .port_info 16 /OUTPUT 1 "MemWrite_o"
    .port_info 17 /OUTPUT 2 "ALUOp_o"
    .port_info 18 /OUTPUT 1 "ALUSrc_o"
    .port_info 19 /OUTPUT 32 "Rd1_o"
    .port_info 20 /OUTPUT 32 "Rd2_o"
    .port_info 21 /OUTPUT 32 "Imm_o"
    .port_info 22 /OUTPUT 10 "ALUCtrl_o"
    .port_info 23 /OUTPUT 5 "RegDest_o"
    .port_info 24 /OUTPUT 5 "Rs1_o"
    .port_info 25 /OUTPUT 5 "Rs2_o"
    .port_info 26 /INPUT 1 "clk"
L_0x7fffd43db2a0 .functor BUFZ 1, v0x7fffd43bfcf0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd43db310 .functor BUFZ 1, v0x7fffd43bf320_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd43db380 .functor BUFZ 1, v0x7fffd43bef00_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd43db480 .functor BUFZ 1, v0x7fffd43bf110_0, C4<0>, C4<0>, C4<0>;
L_0x7fffd43db4f0 .functor BUFZ 2, v0x7fffd43be7c0_0, C4<00>, C4<00>, C4<00>;
L_0x7fffd43db6a0 .functor BUFZ 32, v0x7fffd43bf560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffd43db710 .functor BUFZ 32, v0x7fffd43bf7b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffd43db8d0 .functor BUFZ 10, v0x7fffd43be510_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x7fffd43db9a0 .functor BUFZ 5, v0x7fffd43bfa40_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fffd43dbaa0 .functor BUFZ 5, v0x7fffd43bff20_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fffd43dbb80 .functor BUFZ 5, v0x7fffd43c0180_0, C4<00000>, C4<00000>, C4<00000>;
v0x7fffd43be510_0 .var "ALUCtrl", 9 0;
v0x7fffd43be610_0 .net "ALUCtrl_i", 9 0, L_0x7fffd43dbd90;  1 drivers
v0x7fffd43be6f0_0 .net "ALUCtrl_o", 9 0, L_0x7fffd43db8d0;  alias, 1 drivers
v0x7fffd43be7c0_0 .var "ALUOp", 1 0;
v0x7fffd43be880_0 .net "ALUOp_i", 1 0, L_0x7fffd43d9340;  alias, 1 drivers
v0x7fffd43be990_0 .net "ALUOp_o", 1 0, L_0x7fffd43db4f0;  alias, 1 drivers
v0x7fffd43bea60_0 .var "ALUSrc", 0 0;
v0x7fffd43beb00_0 .net "ALUSrc_i", 0 0, L_0x7fffd43d93b0;  alias, 1 drivers
v0x7fffd43bebd0_0 .net "ALUSrc_o", 0 0, v0x7fffd43bea60_0;  alias, 1 drivers
v0x7fffd43beca0_0 .var "Imm", 31 0;
v0x7fffd43bed40_0 .net "Imm_i", 31 0, v0x7fffd43b9d60_0;  alias, 1 drivers
v0x7fffd43bee30_0 .net "Imm_o", 31 0, v0x7fffd43beca0_0;  alias, 1 drivers
v0x7fffd43bef00_0 .var "MemRead", 0 0;
v0x7fffd43befa0_0 .net "MemRead_i", 0 0, L_0x7fffd43d9590;  alias, 1 drivers
v0x7fffd43bf070_0 .net "MemRead_o", 0 0, L_0x7fffd43db380;  alias, 1 drivers
v0x7fffd43bf110_0 .var "MemWrite", 0 0;
v0x7fffd43bf1b0_0 .net "MemWrite_i", 0 0, L_0x7fffd43d9600;  alias, 1 drivers
v0x7fffd43bf250_0 .net "MemWrite_o", 0 0, L_0x7fffd43db480;  alias, 1 drivers
v0x7fffd43bf320_0 .var "MemtoReg", 0 0;
v0x7fffd43bf3c0_0 .net "MemtoReg_i", 0 0, L_0x7fffd43d96b0;  alias, 1 drivers
v0x7fffd43bf490_0 .net "MemtoReg_o", 0 0, L_0x7fffd43db310;  alias, 1 drivers
v0x7fffd43bf560_0 .var "Rd1", 31 0;
v0x7fffd43bf600_0 .net "Rd1_i", 31 0, L_0x7fffd43da6b0;  alias, 1 drivers
v0x7fffd43bf6c0_0 .net "Rd1_o", 31 0, L_0x7fffd43db6a0;  alias, 1 drivers
v0x7fffd43bf7b0_0 .var "Rd2", 31 0;
v0x7fffd43bf870_0 .net "Rd2_i", 31 0, L_0x7fffd43dac00;  alias, 1 drivers
v0x7fffd43bf950_0 .net "Rd2_o", 31 0, L_0x7fffd43db710;  alias, 1 drivers
v0x7fffd43bfa40_0 .var "RegDest", 4 0;
v0x7fffd43bfb00_0 .net "RegDest_i", 4 0, L_0x7fffd43dbe60;  1 drivers
v0x7fffd43bfbe0_0 .net "RegDest_o", 4 0, L_0x7fffd43db9a0;  alias, 1 drivers
v0x7fffd43bfcf0_0 .var "RegWrite", 0 0;
v0x7fffd43bfdb0_0 .net8 "RegWrite_i", 0 0, RS_0x7f18199b06d8;  alias, 2 drivers
v0x7fffd43bfe50_0 .net "RegWrite_o", 0 0, L_0x7fffd43db2a0;  alias, 1 drivers
v0x7fffd43bff20_0 .var "Rs1", 4 0;
v0x7fffd43bffc0_0 .net "Rs1_i", 4 0, L_0x7fffd43dbf70;  1 drivers
v0x7fffd43c00a0_0 .net "Rs1_o", 4 0, L_0x7fffd43dbaa0;  alias, 1 drivers
v0x7fffd43c0180_0 .var "Rs2", 4 0;
v0x7fffd43c0260_0 .net "Rs2_i", 4 0, L_0x7fffd43dc010;  1 drivers
v0x7fffd43c0340_0 .net "Rs2_o", 4 0, L_0x7fffd43dbb80;  alias, 1 drivers
v0x7fffd43c0420_0 .net "clk", 0 0, v0x7fffd43c7fe0_0;  alias, 1 drivers
S_0x7fffd43c0900 .scope module, "RegIFID" "RegIFID" 3 207, 17 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /OUTPUT 32 "instr_o"
    .port_info 3 /OUTPUT 32 "pc_o"
    .port_info 4 /INPUT 1 "stall"
    .port_info 5 /INPUT 1 "flush"
    .port_info 6 /INPUT 1 "clk"
v0x7fffd43c0b80_0 .net "clk", 0 0, v0x7fffd43c7fe0_0;  alias, 1 drivers
v0x7fffd43c0c40_0 .net "flush", 0 0, L_0x7fffd43db230;  1 drivers
v0x7fffd43c0d00_0 .var "instr", 31 0;
v0x7fffd43c0df0_0 .net "instr_i", 31 0, L_0x7fffd43da060;  alias, 1 drivers
v0x7fffd43c0ee0_0 .net "instr_o", 31 0, v0x7fffd43c0d00_0;  alias, 1 drivers
v0x7fffd43c0f80_0 .var "pc", 31 0;
v0x7fffd43c1040_0 .net "pc_i", 31 0, L_0x7fffd43c8eb0;  alias, 1 drivers
v0x7fffd43c1150_0 .net "pc_o", 31 0, v0x7fffd43c0f80_0;  alias, 1 drivers
v0x7fffd43c1230_0 .net "stall", 0 0, L_0x7fffd43999c0;  alias, 1 drivers
S_0x7fffd43c13d0 .scope module, "RegMEMWB" "RegMEMWB" 3 265, 18 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite_i"
    .port_info 1 /INPUT 1 "MemtoReg_i"
    .port_info 2 /INPUT 32 "ALUResult_i"
    .port_info 3 /INPUT 32 "MemData_i"
    .port_info 4 /INPUT 5 "RegDest_i"
    .port_info 5 /OUTPUT 1 "RegWrite_o"
    .port_info 6 /OUTPUT 1 "MemtoReg_o"
    .port_info 7 /OUTPUT 32 "ALUResult_o"
    .port_info 8 /OUTPUT 32 "MemData_o"
    .port_info 9 /OUTPUT 5 "RegDest_o"
    .port_info 10 /INPUT 1 "clk"
v0x7fffd43c1660_0 .var "ALUResult", 31 0;
v0x7fffd43c1760_0 .net "ALUResult_i", 31 0, v0x7fffd43bcd20_0;  alias, 1 drivers
v0x7fffd43c18b0_0 .net "ALUResult_o", 31 0, v0x7fffd43c1660_0;  alias, 1 drivers
v0x7fffd43c19b0_0 .var "MemData", 31 0;
v0x7fffd43c1a70_0 .net "MemData_i", 31 0, L_0x7fffd43d9ba0;  alias, 1 drivers
v0x7fffd43c1b30_0 .net "MemData_o", 31 0, v0x7fffd43c19b0_0;  alias, 1 drivers
v0x7fffd43c1c00_0 .var "MemtoReg", 0 0;
v0x7fffd43c1ca0_0 .net "MemtoReg_i", 0 0, L_0x7fffd43dc220;  alias, 1 drivers
v0x7fffd43c1d70_0 .net "MemtoReg_o", 0 0, v0x7fffd43c1c00_0;  alias, 1 drivers
v0x7fffd43c1ed0_0 .var "RegDest", 4 0;
v0x7fffd43c1f70_0 .net "RegDest_i", 4 0, L_0x7fffd43dc640;  alias, 1 drivers
v0x7fffd43c2060_0 .net "RegDest_o", 4 0, v0x7fffd43c1ed0_0;  alias, 1 drivers
v0x7fffd43c2120_0 .var "RegWrite", 0 0;
v0x7fffd43c21e0_0 .net "RegWrite_i", 0 0, L_0x7fffd43dbf00;  alias, 1 drivers
v0x7fffd43c22b0_0 .net "RegWrite_o", 0 0, v0x7fffd43c2120_0;  alias, 1 drivers
v0x7fffd43c2350_0 .net "clk", 0 0, v0x7fffd43c7fe0_0;  alias, 1 drivers
S_0x7fffd43c2550 .scope module, "Registers" "Registers" 3 196, 19 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RS1addr_i"
    .port_info 2 /INPUT 5 "RS2addr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RS1data_o"
    .port_info 7 /OUTPUT 32 "RS2data_o"
L_0x7fffd43da420 .functor AND 1, L_0x7fffd43da2f0, v0x7fffd43c2120_0, C4<1>, C4<1>;
L_0x7fffd43da8d0 .functor AND 1, L_0x7fffd43da830, v0x7fffd43c2120_0, C4<1>, C4<1>;
v0x7fffd43c27f0_0 .net "RDaddr_i", 4 0, v0x7fffd43c1ed0_0;  alias, 1 drivers
v0x7fffd43c2900_0 .net "RDdata_i", 31 0, L_0x7fffd43da250;  alias, 1 drivers
v0x7fffd43c29a0_0 .net "RS1addr_i", 4 0, L_0x7fffd43dadd0;  1 drivers
v0x7fffd43c2a90_0 .net "RS1data_o", 31 0, L_0x7fffd43da6b0;  alias, 1 drivers
v0x7fffd43c2b80_0 .net "RS2addr_i", 4 0, L_0x7fffd43daeb0;  1 drivers
v0x7fffd43c2c90_0 .net "RS2data_o", 31 0, L_0x7fffd43dac00;  alias, 1 drivers
v0x7fffd43c2d50_0 .net "RegWrite_i", 0 0, v0x7fffd43c2120_0;  alias, 1 drivers
v0x7fffd43c2e20_0 .net *"_s0", 0 0, L_0x7fffd43da2f0;  1 drivers
v0x7fffd43c2ec0_0 .net *"_s12", 0 0, L_0x7fffd43da830;  1 drivers
v0x7fffd43c2ff0_0 .net *"_s14", 0 0, L_0x7fffd43da8d0;  1 drivers
v0x7fffd43c30b0_0 .net *"_s16", 31 0, L_0x7fffd43da990;  1 drivers
v0x7fffd43c3190_0 .net *"_s18", 6 0, L_0x7fffd43daa70;  1 drivers
v0x7fffd43c3270_0 .net *"_s2", 0 0, L_0x7fffd43da420;  1 drivers
L_0x7f1819960210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd43c3330_0 .net *"_s21", 1 0, L_0x7f1819960210;  1 drivers
v0x7fffd43c3410_0 .net *"_s4", 31 0, L_0x7fffd43da520;  1 drivers
v0x7fffd43c34f0_0 .net *"_s6", 6 0, L_0x7fffd43da5c0;  1 drivers
L_0x7f18199601c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd43c35d0_0 .net *"_s9", 1 0, L_0x7f18199601c8;  1 drivers
v0x7fffd43c37c0_0 .net "clk_i", 0 0, v0x7fffd43c7fe0_0;  alias, 1 drivers
v0x7fffd43c3860 .array/s "register", 31 0, 31 0;
L_0x7fffd43da2f0 .cmp/eq 5, L_0x7fffd43dadd0, v0x7fffd43c1ed0_0;
L_0x7fffd43da520 .array/port v0x7fffd43c3860, L_0x7fffd43da5c0;
L_0x7fffd43da5c0 .concat [ 5 2 0 0], L_0x7fffd43dadd0, L_0x7f18199601c8;
L_0x7fffd43da6b0 .functor MUXZ 32, L_0x7fffd43da520, L_0x7fffd43da250, L_0x7fffd43da420, C4<>;
L_0x7fffd43da830 .cmp/eq 5, L_0x7fffd43daeb0, v0x7fffd43c1ed0_0;
L_0x7fffd43da990 .array/port v0x7fffd43c3860, L_0x7fffd43daa70;
L_0x7fffd43daa70 .concat [ 5 2 0 0], L_0x7fffd43daeb0, L_0x7f1819960210;
L_0x7fffd43dac00 .functor MUXZ 32, L_0x7fffd43da990, L_0x7fffd43da250, L_0x7fffd43da8d0, C4<>;
S_0x7fffd43c3a20 .scope module, "forwarding_unit" "Forwarding_Unit" 3 93, 20 1 0, S_0x7fffd436b090;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_Rs1_i"
    .port_info 1 /INPUT 5 "EX_Rs2_i"
    .port_info 2 /INPUT 5 "WB_RegDest_i"
    .port_info 3 /INPUT 1 "WB_RegWrite_i"
    .port_info 4 /INPUT 5 "MEM_Rd_i"
    .port_info 5 /INPUT 1 "MEM_RegWrite_i"
    .port_info 6 /OUTPUT 2 "forwardA_o"
    .port_info 7 /OUTPUT 2 "forwardB_o"
L_0x7fffd43c8c60 .functor BUFZ 2, v0x7fffd43c4340_0, C4<00>, C4<00>, C4<00>;
L_0x7fffd43c8cd0 .functor BUFZ 2, v0x7fffd43c44e0_0, C4<00>, C4<00>, C4<00>;
v0x7fffd43c3d20_0 .net "EX_Rs1_i", 4 0, L_0x7fffd43dbaa0;  alias, 1 drivers
v0x7fffd43c3e30_0 .net "EX_Rs2_i", 4 0, L_0x7fffd43dbb80;  alias, 1 drivers
v0x7fffd43c3f00_0 .net "MEM_Rd_i", 4 0, L_0x7fffd43dc640;  alias, 1 drivers
v0x7fffd43c4020_0 .net "MEM_RegWrite_i", 0 0, L_0x7fffd43dbf00;  alias, 1 drivers
v0x7fffd43c4110_0 .net "WB_RegDest_i", 4 0, v0x7fffd43c1ed0_0;  alias, 1 drivers
v0x7fffd43c4250_0 .net "WB_RegWrite_i", 0 0, v0x7fffd43c2120_0;  alias, 1 drivers
v0x7fffd43c4340_0 .var "forwardA", 1 0;
v0x7fffd43c4420_0 .net "forwardA_o", 1 0, L_0x7fffd43c8c60;  alias, 1 drivers
v0x7fffd43c44e0_0 .var "forwardB", 1 0;
v0x7fffd43c45a0_0 .net "forwardB_o", 1 0, L_0x7fffd43c8cd0;  alias, 1 drivers
E_0x7fffd43bb740/0 .event edge, v0x7fffd43bdd70_0, v0x7fffd43bdb30_0, v0x7fffd43c00a0_0, v0x7fffd43c22b0_0;
E_0x7fffd43bb740/1 .event edge, v0x7fffd43c2060_0, v0x7fffd43c0340_0;
E_0x7fffd43bb740 .event/or E_0x7fffd43bb740/0, E_0x7fffd43bb740/1;
    .scope S_0x7fffd43b8e90;
T_0 ;
    %wait E_0x7fffd43b9110;
    %load/vec4 v0x7fffd43b91a0_0;
    %load/vec4 v0x7fffd43b9280_0;
    %load/vec4 v0x7fffd43b9360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffd43b9280_0;
    %load/vec4 v0x7fffd43b9420_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43b9500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43b9960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b96b0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b9500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b9960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43b96b0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffd43c3a20;
T_1 ;
    %wait E_0x7fffd43bb740;
    %load/vec4 v0x7fffd43c4020_0;
    %load/vec4 v0x7fffd43c3f00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd43c3f00_0;
    %load/vec4 v0x7fffd43c3d20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffd43c4340_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffd43c4250_0;
    %load/vec4 v0x7fffd43c4110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd43c4020_0;
    %load/vec4 v0x7fffd43c3f00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd43c3f00_0;
    %load/vec4 v0x7fffd43c3d20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fffd43c4110_0;
    %load/vec4 v0x7fffd43c3d20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd43c4340_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd43c4340_0, 0, 2;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x7fffd43c4020_0;
    %load/vec4 v0x7fffd43c3f00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd43c3f00_0;
    %load/vec4 v0x7fffd43c3e30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffd43c44e0_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fffd43c4250_0;
    %load/vec4 v0x7fffd43c4110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd43c4020_0;
    %load/vec4 v0x7fffd43c3f00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fffd43c3f00_0;
    %load/vec4 v0x7fffd43c3e30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fffd43c4110_0;
    %load/vec4 v0x7fffd43c3e30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd43c44e0_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd43c44e0_0, 0, 2;
T_1.7 ;
T_1.5 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd43b79e0;
T_2 ;
    %wait E_0x7fffd43b7c50;
    %load/vec4 v0x7fffd43b8210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x7fffd43b7de0_0;
    %store/vec4 v0x7fffd43b7ce0_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x7fffd43b7ec0_0;
    %store/vec4 v0x7fffd43b7ce0_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x7fffd43b7f80_0;
    %store/vec4 v0x7fffd43b7ce0_0, 0, 32;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x7fffd43b8040_0;
    %store/vec4 v0x7fffd43b7ce0_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffd43b83d0;
T_3 ;
    %wait E_0x7fffd43b8640;
    %load/vec4 v0x7fffd43b8cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x7fffd43b87d0_0;
    %store/vec4 v0x7fffd43b86d0_0, 0, 32;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x7fffd43b88b0_0;
    %store/vec4 v0x7fffd43b86d0_0, 0, 32;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x7fffd43b89b0_0;
    %store/vec4 v0x7fffd43b86d0_0, 0, 32;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x7fffd43b8aa0_0;
    %store/vec4 v0x7fffd43b86d0_0, 0, 32;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffd43b4560;
T_4 ;
    %wait E_0x7fffd42eab40;
    %load/vec4 v0x7fffd43b55a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x7fffd43b5670_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fffd43b53e0_0, 0, 3;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fffd43b53e0_0, 0, 3;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffd43b53e0_0, 0, 3;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd43b53e0_0, 0, 3;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffd43b53e0_0, 0, 3;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fffd43b53e0_0, 0, 3;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x7fffd43b5670_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd43b53e0_0, 0, 3;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fffd43b53e0_0, 0, 3;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffd436d8a0;
T_5 ;
    %wait E_0x7fffd42ea900;
    %load/vec4 v0x7fffd43a3990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x7fffd43b4220_0;
    %load/vec4 v0x7fffd43b4300_0;
    %add;
    %store/vec4 v0x7fffd43b4140_0, 0, 32;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x7fffd43b4220_0;
    %load/vec4 v0x7fffd43b4300_0;
    %xor;
    %store/vec4 v0x7fffd43b4140_0, 0, 32;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x7fffd43b4220_0;
    %ix/getv 4, v0x7fffd43b4300_0;
    %shiftl 4;
    %store/vec4 v0x7fffd43b4140_0, 0, 32;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x7fffd43b4220_0;
    %load/vec4 v0x7fffd43b4300_0;
    %sub;
    %store/vec4 v0x7fffd43b4140_0, 0, 32;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x7fffd43b4220_0;
    %load/vec4 v0x7fffd43b4300_0;
    %mul;
    %store/vec4 v0x7fffd43b4140_0, 0, 32;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x7fffd43b4220_0;
    %load/vec4 v0x7fffd43b4300_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fffd43b4140_0, 0, 32;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x7fffd43b4220_0;
    %load/vec4 v0x7fffd43b4300_0;
    %and;
    %store/vec4 v0x7fffd43b4140_0, 0, 32;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffd43b57d0;
T_6 ;
    %wait E_0x7fffd42eafc0;
    %load/vec4 v0x7fffd43b6760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fffd43b6820_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd43b5dd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b5fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43b6900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b62e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b6460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b65e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b6220_0, 0, 1;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd43b5dd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43b6900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43b5fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b62e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b6460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b65e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b6220_0, 0, 1;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd43b5dd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43b6900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43b5fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43b62e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b6460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43b65e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b6220_0, 0, 1;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffd43b5dd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b6900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43b5fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b62e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43b6460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b65e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b6220_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd43b5dd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b6900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43b5fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b62e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b6460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b65e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43b6220_0, 0, 1;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd43b5dd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b6900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b5fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b62e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b6460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b65e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43b6220_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffd43b6ba0;
T_7 ;
    %wait E_0x7fffd43a34a0;
    %load/vec4 v0x7fffd43b6ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fffd43b7660_0;
    %load/vec4 v0x7fffd43b7430_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd43b7820, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffd43b9b40;
T_8 ;
    %wait E_0x7fffd43b9ce0;
    %load/vec4 v0x7fffd43b9e60_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fffd43b9e60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffd43b9e60_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffd43b9d60_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fffd43b9e60_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x7fffd43b9e60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffd43b9e60_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffd43b9d60_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fffd43b9e60_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x7fffd43b9e60_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffd43b9e60_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffd43b9e60_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffd43b9d60_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x7fffd43b9e60_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x7fffd43b9e60_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x7fffd43b9e60_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffd43b9e60_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffd43b9d60_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffd43b9d60_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x7fffd43b9d60_0, 0, 32;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd43b9d60_0, 0, 32;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffd43bb570;
T_9 ;
    %wait E_0x7fffd43bb820;
    %load/vec4 v0x7fffd43bbbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd43bbb00_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fffd43bb8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fffd43bbcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x7fffd43bba30_0;
    %assign/vec4 v0x7fffd43bbb00_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7fffd43bbb00_0;
    %assign/vec4 v0x7fffd43bbb00_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffd43c2550;
T_10 ;
    %wait E_0x7fffd43a34a0;
    %load/vec4 v0x7fffd43c2d50_0;
    %load/vec4 v0x7fffd43c27f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fffd43c2900_0;
    %load/vec4 v0x7fffd43c27f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd43c3860, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffd43c0900;
T_11 ;
    %wait E_0x7fffd43a34a0;
    %load/vec4 v0x7fffd43c0c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7fffd43c1230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fffd43c0df0_0;
    %assign/vec4 v0x7fffd43c0d00_0, 0;
    %load/vec4 v0x7fffd43c1040_0;
    %assign/vec4 v0x7fffd43c0f80_0, 0;
T_11.2 ;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd43c0d00_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fffd43be0b0;
T_12 ;
    %wait E_0x7fffd43a34a0;
    %load/vec4 v0x7fffd43bfdb0_0;
    %assign/vec4 v0x7fffd43bfcf0_0, 0;
    %load/vec4 v0x7fffd43bf3c0_0;
    %assign/vec4 v0x7fffd43bf320_0, 0;
    %load/vec4 v0x7fffd43befa0_0;
    %assign/vec4 v0x7fffd43bef00_0, 0;
    %load/vec4 v0x7fffd43bf1b0_0;
    %assign/vec4 v0x7fffd43bf110_0, 0;
    %load/vec4 v0x7fffd43be880_0;
    %assign/vec4 v0x7fffd43be7c0_0, 0;
    %load/vec4 v0x7fffd43beb00_0;
    %assign/vec4 v0x7fffd43bea60_0, 0;
    %load/vec4 v0x7fffd43bf600_0;
    %assign/vec4 v0x7fffd43bf560_0, 0;
    %load/vec4 v0x7fffd43bf870_0;
    %assign/vec4 v0x7fffd43bf7b0_0, 0;
    %load/vec4 v0x7fffd43bed40_0;
    %assign/vec4 v0x7fffd43beca0_0, 0;
    %load/vec4 v0x7fffd43be610_0;
    %assign/vec4 v0x7fffd43be510_0, 0;
    %load/vec4 v0x7fffd43bfb00_0;
    %assign/vec4 v0x7fffd43bfa40_0, 0;
    %load/vec4 v0x7fffd43bffc0_0;
    %assign/vec4 v0x7fffd43bff20_0, 0;
    %load/vec4 v0x7fffd43c0260_0;
    %assign/vec4 v0x7fffd43c0180_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fffd43bc9e0;
T_13 ;
    %wait E_0x7fffd43a34a0;
    %load/vec4 v0x7fffd43bdcb0_0;
    %assign/vec4 v0x7fffd43bdbf0_0, 0;
    %load/vec4 v0x7fffd43bd7e0_0;
    %assign/vec4 v0x7fffd43bd740_0, 0;
    %load/vec4 v0x7fffd43bd050_0;
    %assign/vec4 v0x7fffd43bcfb0_0, 0;
    %load/vec4 v0x7fffd43bd5b0_0;
    %assign/vec4 v0x7fffd43bd510_0, 0;
    %load/vec4 v0x7fffd43bce20_0;
    %assign/vec4 v0x7fffd43bcd20_0, 0;
    %load/vec4 v0x7fffd43bd2b0_0;
    %assign/vec4 v0x7fffd43bd210_0, 0;
    %load/vec4 v0x7fffd43bda40_0;
    %assign/vec4 v0x7fffd43bd960_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fffd43c13d0;
T_14 ;
    %wait E_0x7fffd43a34a0;
    %load/vec4 v0x7fffd43c21e0_0;
    %assign/vec4 v0x7fffd43c2120_0, 0;
    %load/vec4 v0x7fffd43c1ca0_0;
    %assign/vec4 v0x7fffd43c1c00_0, 0;
    %load/vec4 v0x7fffd43c1760_0;
    %assign/vec4 v0x7fffd43c1660_0, 0;
    %load/vec4 v0x7fffd43c1a70_0;
    %assign/vec4 v0x7fffd43c19b0_0, 0;
    %load/vec4 v0x7fffd43c1f70_0;
    %assign/vec4 v0x7fffd43c1ed0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fffd436b090;
T_15 ;
    %wait E_0x7fffd42eb720;
    %load/vec4 v0x7fffd43c4740_0;
    %load/vec4 v0x7fffd43c6140_0;
    %load/vec4 v0x7fffd43c6250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x7fffd43c5aa0_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fffd436d120;
T_16 ;
    %delay 25, 0;
    %load/vec4 v0x7fffd43c7fe0_0;
    %inv;
    %store/vec4 v0x7fffd43c7fe0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fffd436d120;
T_17 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd43c8280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd43c8610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd43c8320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd43c8450_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x7fffd43c8450_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_17.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffd43c8450_0;
    %store/vec4a v0x7fffd43ba870, 4, 0;
    %load/vec4 v0x7fffd43c8450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd43c8450_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd43c8450_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x7fffd43c8450_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffd43c8450_0;
    %store/vec4a v0x7fffd43b7820, 4, 0;
    %load/vec4 v0x7fffd43c8450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd43c8450_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd43b7820, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd43b7820, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd43b7820, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd43b7820, 4, 0;
    %pushi/vec4 29, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd43b7820, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd43c8450_0, 0, 32;
T_17.4 ;
    %load/vec4 v0x7fffd43c8450_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_17.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffd43c8450_0;
    %store/vec4a v0x7fffd43c3860, 4, 0;
    %load/vec4 v0x7fffd43c8450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd43c8450_0, 0, 32;
    %jmp T_17.4;
T_17.5 ;
    %pushi/vec4 4294967272, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd43c3860, 4, 0;
    %pushi/vec4 4294967271, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd43c3860, 4, 0;
    %pushi/vec4 4294967270, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd43c3860, 4, 0;
    %pushi/vec4 4294967269, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd43c3860, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd43c3860, 4, 0;
    %pushi/vec4 58, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd43c3860, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd43c3860, 4, 0;
    %pushi/vec4 62, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffd43c3860, 4, 0;
    %vpi_call 2 62 "$readmemb", "instruction_1.txt", v0x7fffd43ba870 {0 0 0};
    %vpi_func 2 66 "$fopen" 32, "output_1_mine.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fffd43c8530_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43c7fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43c8080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43c8190_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43c8080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43c8190_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x7fffd436d120;
T_18 ;
    %wait E_0x7fffd43a34a0;
    %load/vec4 v0x7fffd43c8280_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 81 "$finish" {0 0 0};
T_18.0 ;
    %load/vec4 v0x7fffd43b9810_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffd43b6110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7fffd43c8610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd43c8610_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x7fffd43c5aa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v0x7fffd43c8320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd43c8320_0, 0, 32;
T_18.4 ;
    %vpi_call 2 89 "$fdisplay", v0x7fffd43c8530_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x7fffd43c8280_0, v0x7fffd43c8190_0, v0x7fffd43c8610_0, v0x7fffd43c8320_0, v0x7fffd43bbb00_0 {0 0 0};
    %vpi_call 2 93 "$fdisplay", v0x7fffd43c8530_0, "Registers" {0 0 0};
    %vpi_call 2 94 "$fdisplay", v0x7fffd43c8530_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x7fffd43c3860, 0>, &A<v0x7fffd43c3860, 8>, &A<v0x7fffd43c3860, 16>, &A<v0x7fffd43c3860, 24> {0 0 0};
    %vpi_call 2 95 "$fdisplay", v0x7fffd43c8530_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x7fffd43c3860, 1>, &A<v0x7fffd43c3860, 9>, &A<v0x7fffd43c3860, 17>, &A<v0x7fffd43c3860, 25> {0 0 0};
    %vpi_call 2 96 "$fdisplay", v0x7fffd43c8530_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x7fffd43c3860, 2>, &A<v0x7fffd43c3860, 10>, &A<v0x7fffd43c3860, 18>, &A<v0x7fffd43c3860, 26> {0 0 0};
    %vpi_call 2 97 "$fdisplay", v0x7fffd43c8530_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x7fffd43c3860, 3>, &A<v0x7fffd43c3860, 11>, &A<v0x7fffd43c3860, 19>, &A<v0x7fffd43c3860, 27> {0 0 0};
    %vpi_call 2 98 "$fdisplay", v0x7fffd43c8530_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x7fffd43c3860, 4>, &A<v0x7fffd43c3860, 12>, &A<v0x7fffd43c3860, 20>, &A<v0x7fffd43c3860, 28> {0 0 0};
    %vpi_call 2 99 "$fdisplay", v0x7fffd43c8530_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x7fffd43c3860, 5>, &A<v0x7fffd43c3860, 13>, &A<v0x7fffd43c3860, 21>, &A<v0x7fffd43c3860, 29> {0 0 0};
    %vpi_call 2 100 "$fdisplay", v0x7fffd43c8530_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x7fffd43c3860, 6>, &A<v0x7fffd43c3860, 14>, &A<v0x7fffd43c3860, 22>, &A<v0x7fffd43c3860, 30> {0 0 0};
    %vpi_call 2 101 "$fdisplay", v0x7fffd43c8530_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x7fffd43c3860, 7>, &A<v0x7fffd43c3860, 15>, &A<v0x7fffd43c3860, 23>, &A<v0x7fffd43c3860, 31> {0 0 0};
    %vpi_call 2 105 "$fdisplay", v0x7fffd43c8530_0, "Data Memory: 0x00 = %10d", &A<v0x7fffd43b7820, 0> {0 0 0};
    %vpi_call 2 106 "$fdisplay", v0x7fffd43c8530_0, "Data Memory: 0x04 = %10d", &A<v0x7fffd43b7820, 1> {0 0 0};
    %vpi_call 2 107 "$fdisplay", v0x7fffd43c8530_0, "Data Memory: 0x08 = %10d", &A<v0x7fffd43b7820, 2> {0 0 0};
    %vpi_call 2 108 "$fdisplay", v0x7fffd43c8530_0, "Data Memory: 0x0C = %10d", &A<v0x7fffd43b7820, 3> {0 0 0};
    %vpi_call 2 109 "$fdisplay", v0x7fffd43c8530_0, "Data Memory: 0x10 = %10d", &A<v0x7fffd43b7820, 4> {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0x7fffd43c8530_0, "Data Memory: 0x14 = %10d", &A<v0x7fffd43b7820, 5> {0 0 0};
    %vpi_call 2 111 "$fdisplay", v0x7fffd43c8530_0, "Data Memory: 0x18 = %10d", &A<v0x7fffd43b7820, 6> {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x7fffd43c8530_0, "Data Memory: 0x1C = %10d", &A<v0x7fffd43b7820, 7> {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x7fffd43c8530_0, "\012" {0 0 0};
    %load/vec4 v0x7fffd43c8280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd43c8280_0, 0, 32;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Control.v";
    "Data_Memory.v";
    "MUX32_2.v";
    "Hazard_Detection.v";
    "ImmGen.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "PC.v";
    "Adder.v";
    "RegEXMEM.v";
    "RegIDEX.v";
    "RegIFID.v";
    "RegMEMWB.v";
    "Registers.v";
    "Forwarding_Unit.v";
