============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 23 2023  11:30:08 am
  Module:                 fsm_1101
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                    Type       Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                   launch                                     0 R 
(constraint.sdc_line_8)       ext delay                      +8000    8000 F 
x                             in port            1  2.0 6000    +0    8000 F 
drc_bufs/A                                                     +12    8012   
drc_bufs/Z                    BUF_X2             1  2.0  224 +1085    9097 F 
g176/A                                                         +12    9110   
g176/Z                        BUF_X2             3  5.0   13   +63    9173 F 
g172/A1                                                        +10    9183   
g172/ZN                       AND2_X1            2  2.7    5   +21    9204 F 
g170/A1                                                         +9    9213   
g170/ZN                       AND2_X1            1  1.3    4   +16    9229 F 
y                        <<<  interconnect                 4    +8    9237 F 
                              out port                          +0    9237 F 
(constraint.sdc_line_15)      ext delay                      +3000   12237 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                   capture                                20000 R 
-----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    7763ps 
Start-point  : x
End-point    : y

