LIBRARY IEEE;
USE  IEEE.STD_LOGIC_1164.all;
USE  IEEE.STD_LOGIC_ARITH.all;
USE  IEEE.STD_LOGIC_UNSIGNED.all;

ENTITY LCD_MOD IS
	PORT(
			CLK : IN STD_LOGIC;
			RST : IN STD_LOGIC;
			PC : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
			KEYB : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
			STATE : IN STD_LOGIC;
			LCD_DATA : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
			LCD_ENABLE: OUT STD_LOGIC;
			LCD_RW : OUT STD_LOGIC;
			LCD_RS : OUT STD_LOGIC
		);
END LCD_MOD;

ARCHITECTURE main OF LCD_MODULE IS
BEGIN
END;