Release 10.1 Map K.31 (nt)
Xilinx Mapping Report File for Design 'uart_clock'

Design Information
------------------
Command Line   : map -ise
C:/XUP/Markets/PLDs/Workshops/courses/v10_1_fpga_flow/sp3ekit/labsolutions/VHDL/
lab2/arwz_pace.ise -intstyle ise -p xc3s500e-fg320-4 -cm area -pr off -k 4 -c
100 -o uart_clock_map.ncd uart_clock.ngd uart_clock.pcf 
Target Device  : xc3s500e
Target Package : fg320
Target Speed   : -4
Mapper Version : spartan3e -- $Revision: 1.46 $
Mapped Date    : Thu May 08 15:58:11 2008

Design Summary
--------------
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:           146 out of   9,312    1%
  Number of 4 input LUTs:               275 out of   9,312    2%
Logic Distribution:
  Number of occupied Slices:            158 out of   4,656    3%
    Number of Slices containing only related logic:     158 out of     158 100%
    Number of Slices containing unrelated logic:          0 out of     158   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:         277 out of   9,312    2%
    Number used as logic:               171
    Number used as a route-thru:          2
    Number used for Dual Port RAMs:      16
      (Two LUTs used per Dual Port RAM)
    Number used for 32x1 RAMs:           52
      (Two LUTs used per 32x1 RAM)
    Number used as Shift registers:      36
  Number of bonded IOBs:                  5 out of     232    2%
  Number of RAMB16s:                      1 out of      20    5%
  Number of BUFGMUXs:                     2 out of      24    8%
  Number of DCMs:                         1 out of       4   25%

Peak Memory Usage:  147 MB
Total REAL time to MAP completion:  8 secs 
Total CPU time to MAP completion:   3 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:PhysDesignRules:772 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp Inst_my_dcm/DCM_SP_INST,
   consult the device Interactive Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+----------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |             | Strength | Rate |              |          | Delay    |
+----------------------------------------------------------------------------------------------------------------------------------------+
| alarm                              | IOB              | OUTPUT    | LVTTL       | 8        | SLOW |              |          | 0 / 0    |
| clk                                | IBUF             | INPUT     | LVCMOS33    |          |      |              |          | 0 / 0    |
| lock                               | IOB              | OUTPUT    | LVTTL       | 8        | SLOW |              |          | 0 / 0    |
| rx                                 | IBUF             | INPUT     | LVTTL       |          |      |              |          | 0 / 0    |
| tx                                 | IOB              | OUTPUT    | LVTTL       | 8        | SLOW |              |          | 0 / 0    |
+----------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
This design was not run using timing mode.

Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 14 - Utilization by Hierarchy
-------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module             | Partition | Slices        | Slice Reg     | LUTs          | LUTRAM        | BRAM      | MULT18X18 | BUFG  | DCM   | Full Hierarchical Name     |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| uart_clock/        |           | 67/207        | 26/146        | 35/277        | 0/104         | 0/1       | 0/0       | 0/2   | 0/1   | uart_clock                 |
| +Inst_my_dcm       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0       | 2/2   | 1/1   | uart_clock/Inst_my_dcm     |
| +processor         |           | 98/98         | 76/76         | 174/174       | 68/68         | 0/0       | 0/0       | 0/0   | 0/0   | uart_clock/processor       |
| +program_rom       |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0       | 0/0   | 0/0   | uart_clock/program_rom     |
| +receive           |           | 0/23          | 0/29          | 0/38          | 0/27          | 0/0       | 0/0       | 0/0   | 0/0   | uart_clock/receive         |
| ++buf              |           | 8/8           | 5/5           | 16/16         | 8/8           | 0/0       | 0/0       | 0/0   | 0/0   | uart_clock/receive/buf     |
| ++kcuart           |           | 15/15         | 24/24         | 22/22         | 19/19         | 0/0       | 0/0       | 0/0   | 0/0   | uart_clock/receive/kcuart  |
| +transmit          |           | 0/19          | 0/15          | 0/30          | 0/9           | 0/0       | 0/0       | 0/0   | 0/0   | uart_clock/transmit        |
| ++buf              |           | 9/9           | 5/5           | 16/16         | 8/8           | 0/0       | 0/0       | 0/0   | 0/0   | uart_clock/transmit/buf    |
| ++kcuart           |           | 10/10         | 10/10         | 14/14         | 1/1           | 0/0       | 0/0       | 0/0   | 0/0   | uart_clock/transmit/kcuart |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
