INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_6/project_6.srcs/sources_1/new/coder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_6/project_6.srcs/sources_1/new/cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_6/project_6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/19079/project_6/project_6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
