<stg><name>Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1</name>


<trans_list>

<trans id="30" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
<literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_ln54 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln54"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %bypassOpt_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bypassOpt_load

]]></Node>
<StgValue><ssdm name="bypassOpt_load_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i7 0, i7 %phi_ln54

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %phi_ln54_load = load i7 %phi_ln54

]]></Node>
<StgValue><ssdm name="phi_ln54_load"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %icmp_ln53 = icmp_ult  i7 %phi_ln54_load, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 100, i64 50

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4 %add_ln53 = add i7 %phi_ln54_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln53 = br i1 %icmp_ln53, void %..loopexit24_crit_edge.exitStub, void %.split41

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="7">
<![CDATA[
.split41:0 %trunc_ln54_cast = zext i7 %phi_ln54_load

]]></Node>
<StgValue><ssdm name="trunc_ln54_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split41:2 %placement_dynamic_dict_Opt2Tile_keys_addr = getelementptr i8 %placement_dynamic_dict_Opt2Tile_keys, i64 0, i64 %trunc_ln54_cast

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="7">
<![CDATA[
.split41:3 %placement_dynamic_dict_Opt2Tile_keys_load = load i7 %placement_dynamic_dict_Opt2Tile_keys_addr

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:1 %specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_55

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="7">
<![CDATA[
.split41:3 %placement_dynamic_dict_Opt2Tile_keys_load = load i7 %placement_dynamic_dict_Opt2Tile_keys_addr

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys_load"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split41:4 %icmp_ln54 = icmp_eq  i8 %placement_dynamic_dict_Opt2Tile_keys_load, i8 %bypassOpt_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split41:5 %br_ln54 = br i1 %icmp_ln54, void, void %.split41..loopexit24_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
<literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln53 = store i7 %add_ln53, i7 %phi_ln54

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
<literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split41..loopexit24_crit_edge.exitStub:0 %write_ln53 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %phi_ln54_out, i7 %phi_ln54_load

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.split41..loopexit24_crit_edge.exitStub:1 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0">
<![CDATA[
UnifiedReturnBlock:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7">
<![CDATA[
..loopexit24_crit_edge.exitStub:0 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %phi_ln54_out, i7 100

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
..loopexit24_crit_edge.exitStub:1 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="42" name="bypassOpt_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bypassOpt_load"/></StgValue>
</port>
<port id="43" name="phi_ln54_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="phi_ln54_out"/></StgValue>
</port>
<port id="44" name="placement_dynamic_dict_Opt2Tile_keys" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="46" from="StgValue_45" to="phi_ln54" fromId="45" toId="6">
</dataflow>
<dataflow id="48" from="_ssdm_op_Read.ap_auto.i8" to="bypassOpt_load_read" fromId="47" toId="7">
</dataflow>
<dataflow id="49" from="bypassOpt_load" to="bypassOpt_load_read" fromId="42" toId="7">
</dataflow>
<dataflow id="51" from="StgValue_50" to="store_ln0" fromId="50" toId="8">
</dataflow>
<dataflow id="52" from="phi_ln54" to="store_ln0" fromId="6" toId="8">
</dataflow>
<dataflow id="53" from="phi_ln54" to="phi_ln54_load" fromId="6" toId="10">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="54" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specpipeline_ln0" fromId="56" toId="11">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="60" from="StgValue_45" to="specpipeline_ln0" fromId="45" toId="11">
</dataflow>
<dataflow id="61" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="63" from="p_str" to="specpipeline_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="64" from="phi_ln54_load" to="icmp_ln53" fromId="10" toId="12">
</dataflow>
<dataflow id="66" from="StgValue_65" to="icmp_ln53" fromId="65" toId="12">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="67" toId="13">
</dataflow>
<dataflow id="70" from="StgValue_69" to="empty" fromId="69" toId="13">
</dataflow>
<dataflow id="72" from="StgValue_71" to="empty" fromId="71" toId="13">
</dataflow>
<dataflow id="74" from="StgValue_73" to="empty" fromId="73" toId="13">
</dataflow>
<dataflow id="75" from="phi_ln54_load" to="add_ln53" fromId="10" toId="14">
</dataflow>
<dataflow id="77" from="StgValue_76" to="add_ln53" fromId="76" toId="14">
</dataflow>
<dataflow id="78" from="icmp_ln53" to="br_ln53" fromId="12" toId="15">
</dataflow>
<dataflow id="79" from="phi_ln54_load" to="trunc_ln54_cast" fromId="10" toId="16">
</dataflow>
<dataflow id="80" from="placement_dynamic_dict_Opt2Tile_keys" to="placement_dynamic_dict_Opt2Tile_keys_addr" fromId="44" toId="17">
</dataflow>
<dataflow id="82" from="StgValue_81" to="placement_dynamic_dict_Opt2Tile_keys_addr" fromId="81" toId="17">
</dataflow>
<dataflow id="83" from="trunc_ln54_cast" to="placement_dynamic_dict_Opt2Tile_keys_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="84" from="placement_dynamic_dict_Opt2Tile_keys_addr" to="placement_dynamic_dict_Opt2Tile_keys_load" fromId="17" toId="18">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecLoopName" to="specloopname_ln54" fromId="85" toId="19">
</dataflow>
<dataflow id="88" from="empty_55" to="specloopname_ln54" fromId="87" toId="19">
</dataflow>
<dataflow id="89" from="placement_dynamic_dict_Opt2Tile_keys_addr" to="placement_dynamic_dict_Opt2Tile_keys_load" fromId="17" toId="20">
</dataflow>
<dataflow id="90" from="placement_dynamic_dict_Opt2Tile_keys_load" to="icmp_ln54" fromId="20" toId="21">
</dataflow>
<dataflow id="91" from="bypassOpt_load_read" to="icmp_ln54" fromId="7" toId="21">
</dataflow>
<dataflow id="92" from="icmp_ln54" to="br_ln54" fromId="21" toId="22">
</dataflow>
<dataflow id="93" from="add_ln53" to="store_ln53" fromId="14" toId="23">
</dataflow>
<dataflow id="94" from="phi_ln54" to="store_ln53" fromId="6" toId="23">
</dataflow>
<dataflow id="96" from="_ssdm_op_Write.ap_auto.i7P0A" to="write_ln53" fromId="95" toId="25">
</dataflow>
<dataflow id="97" from="phi_ln54_out" to="write_ln53" fromId="43" toId="25">
</dataflow>
<dataflow id="98" from="phi_ln54_load" to="write_ln53" fromId="10" toId="25">
</dataflow>
<dataflow id="99" from="_ssdm_op_Write.ap_auto.i7P0A" to="write_ln0" fromId="95" toId="28">
</dataflow>
<dataflow id="100" from="phi_ln54_out" to="write_ln0" fromId="43" toId="28">
</dataflow>
<dataflow id="101" from="StgValue_65" to="write_ln0" fromId="65" toId="28">
</dataflow>
<dataflow id="102" from="icmp_ln53" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="103" from="icmp_ln53" to="StgValue_3" fromId="12" toId="3">
</dataflow>
<dataflow id="104" from="icmp_ln54" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="105" from="icmp_ln53" to="StgValue_4" fromId="12" toId="4">
</dataflow>
</dataflows>


</stg>
