
## Files
- **[synth_cl_dram_dma.tcl](scripts/synth_cl_dram_dma.tcl.driver.md)**: The `synth_cl_dram_dma.tcl` file is a script for synthesizing a custom logic design for an AWS FPGA, including reading design files, IP blocks, and constraints, and managing the synthesis process.
