{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 18:04:37 2013 " "Info: Processing started: Mon Jun 03 18:04:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "cpu.v(1200) " "Warning (10273): Verilog HDL warning at cpu.v(1200): extended using \"x\" or \"z\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1200 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0}
{ "Warning" "WSGN_SEARCH_FILE" "//202.38.93.121/dlx/merge/prep/cpu.v 12 12 " "Warning: Using design file //202.38.93.121/dlx/merge/prep/cpu.v, which is not specified as a design file for the current project, but contains definitions for 12 design units and 12 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Info: Found entity 1: clock_generator" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 cpu " "Info: Found entity 2: cpu" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 446 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 pc " "Info: Found entity 3: pc" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1099 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 imem " "Info: Found entity 4: imem" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1178 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "5 decoder " "Info: Found entity 5: decoder" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1267 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "6 decoder_signal_generator " "Info: Found entity 6: decoder_signal_generator" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1339 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "7 decoder_signal_pack " "Info: Found entity 7: decoder_signal_pack" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1590 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "8 alu " "Info: Found entity 8: alu" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1633 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "9 vreg " "Info: Found entity 9: vreg" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1697 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "10 vmem " "Info: Found entity 10: vmem" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1815 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "11 dmem " "Info: Found entity 11: dmem" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1930 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "12 main " "Info: Found entity 12: main" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1970 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "should_jump cpu.v(470) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(470): object \"should_jump\" assigned a value but never read" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 470 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "jump_iq_pos cpu.v(471) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(471): object \"jump_iq_pos\" assigned a value but never read" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 471 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "jump_next_pc cpu.v(472) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(472): object \"jump_next_pc\" assigned a value but never read" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "headbit cpu.v(485) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(485): object \"headbit\" assigned a value but never read" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 485 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "tailbit cpu.v(486) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(486): object \"tailbit\" assigned a value but never read" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 486 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "inst_opcode cpu.v(509) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(509): object \"inst_opcode\" assigned a value but never read" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 509 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "issuebit_prev cpu.v(531) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(531): object \"issuebit_prev\" assigned a value but never read" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 531 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 cpu.v(589) " "Warning (10230): Verilog HDL assignment warning at cpu.v(589): truncated value with size 8 to match size of target (5)" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cpu.v(672) " "Warning (10230): Verilog HDL assignment warning at cpu.v(672): truncated value with size 32 to match size of target (3)" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cpu.v(673) " "Warning (10230): Verilog HDL assignment warning at cpu.v(673): truncated value with size 32 to match size of target (3)" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.v(675) " "Warning (10230): Verilog HDL assignment warning at cpu.v(675): truncated value with size 32 to match size of target (8)" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.v(676) " "Warning (10230): Verilog HDL assignment warning at cpu.v(676): truncated value with size 32 to match size of target (8)" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cpu.v(692) " "Warning (10230): Verilog HDL assignment warning at cpu.v(692): truncated value with size 32 to match size of target (3)" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.v(693) " "Warning (10230): Verilog HDL assignment warning at cpu.v(693): truncated value with size 32 to match size of target (8)" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.v(829) " "Warning (10230): Verilog HDL assignment warning at cpu.v(829): truncated value with size 32 to match size of target (8)" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.v(827) " "Warning (10230): Verilog HDL assignment warning at cpu.v(827): truncated value with size 32 to match size of target (8)" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cpu.v(878) " "Warning (10230): Verilog HDL assignment warning at cpu.v(878): truncated value with size 32 to match size of target (3)" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.v(869) " "Warning (10230): Verilog HDL assignment warning at cpu.v(869): truncated value with size 32 to match size of target (8)" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cpu.v(917) " "Warning (10230): Verilog HDL assignment warning at cpu.v(917): truncated value with size 32 to match size of target (3)" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cpu.v(935) " "Warning (10230): Verilog HDL assignment warning at cpu.v(935): truncated value with size 32 to match size of target (8)" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vreg vreg:vreg " "Info: Elaborating entity \"vreg\" for hierarchy \"vreg:vreg\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "vreg" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 597 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "headbit cpu.v(1698) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(1698): object \"headbit\" assigned a value but never read" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1698 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "tailbit cpu.v(1698) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(1698): object \"tailbit\" assigned a value but never read" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1698 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "insertbit cpu.v(1698) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(1698): object \"insertbit\" assigned a value but never read" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1698 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alus\[1\].alu " "Info: Elaborating entity \"alu\" for hierarchy \"alu:alus\[1\].alu\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "alus\[1\].alu" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 614 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vmem vmem:vmem " "Info: Elaborating entity \"vmem\" for hierarchy \"vmem:vmem\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "vmem" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 668 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "headbit cpu.v(1816) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(1816): object \"headbit\" assigned a value but never read" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1816 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "tailbit cpu.v(1816) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(1816): object \"tailbit\" assigned a value but never read" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1816 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "insertbit cpu.v(1816) " "Warning (10036): Verilog HDL or VHDL warning at cpu.v(1816): object \"insertbit\" assigned a value but never read" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1816 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cpu.v(1862) " "Warning (10230): Verilog HDL assignment warning at cpu.v(1862): truncated value with size 32 to match size of target (3)" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem vmem:vmem\|dmem:dmem " "Info: Elaborating entity \"dmem\" for hierarchy \"vmem:vmem\|dmem:dmem\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "dmem" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1923 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc " "Info: Elaborating entity \"pc\" for hierarchy \"pc:pc\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "pc" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1023 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_value cpu.v(1107) " "Warning (10240): Verilog HDL Always Construct warning at cpu.v(1107): inferring latch(es) for variable \"pc_value\", which holds its previous value in one or more paths through the always construct" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1107 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "pc_value\[1\] cpu.v(1105) " "Info (10041): Verilog HDL or VHDL info at cpu.v(1105): inferred latch for \"pc_value\[1\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1105 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "pc_value\[0\] cpu.v(1105) " "Info (10041): Verilog HDL or VHDL info at cpu.v(1105): inferred latch for \"pc_value\[0\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1105 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Info: Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "imem" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1025 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_GENERIC_WARNING_WITH_LOC" "can't check case statement for completeness because the case expression has too many possible states cpu.v(1191) " "Warning (10005): Verilog HDL or VHDL warning at cpu.v(1191): can't check case statement for completeness because the case expression has too many possible states" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1191 0 0 } }  } 0 10005 "Verilog HDL or VHDL warning at %2!s!: %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder " "Info: Elaborating entity \"decoder\" for hierarchy \"decoder:decoder\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "decoder" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1026 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_signal_generator decoder:decoder\|decoder_signal_generator:decoder_signal_generator " "Info: Elaborating entity \"decoder_signal_generator\" for hierarchy \"decoder:decoder\|decoder_signal_generator:decoder_signal_generator\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "decoder_signal_generator" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1281 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_signal_pack decoder:decoder\|decoder_signal_pack:decoder_signal_pack " "Info: Elaborating entity \"decoder_signal_pack\" for hierarchy \"decoder:decoder\|decoder_signal_pack:decoder_signal_pack\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "decoder_signal_pack" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 1282 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT" "#1 vmem 32 5 " "Warning: Port \"#1\" on the entity instantiation of \"vmem\" is connected to a signal of width 32. The formal width of the signal in the module is 5.  Extra bits will be driven by GND." {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "vmem" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 668 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: The following nets are missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[47\] " "Warning: Net \"ctl_bus\[47\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[47\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[46\] " "Warning: Net \"ctl_bus\[46\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[46\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[45\] " "Warning: Net \"ctl_bus\[45\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[45\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[44\] " "Warning: Net \"ctl_bus\[44\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[44\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[43\] " "Warning: Net \"ctl_bus\[43\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[43\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[42\] " "Warning: Net \"ctl_bus\[42\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[42\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[41\] " "Warning: Net \"ctl_bus\[41\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[41\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[40\] " "Warning: Net \"ctl_bus\[40\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[40\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[39\] " "Warning: Net \"ctl_bus\[39\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[39\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[38\] " "Warning: Net \"ctl_bus\[38\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[38\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[37\] " "Warning: Net \"ctl_bus\[37\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[37\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[36\] " "Warning: Net \"ctl_bus\[36\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[36\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[35\] " "Warning: Net \"ctl_bus\[35\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[35\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[34\] " "Warning: Net \"ctl_bus\[34\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[34\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[33\] " "Warning: Net \"ctl_bus\[33\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[33\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[32\] " "Warning: Net \"ctl_bus\[32\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[32\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[31\] " "Warning: Net \"ctl_bus\[31\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[31\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[30\] " "Warning: Net \"ctl_bus\[30\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[30\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[29\] " "Warning: Net \"ctl_bus\[29\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[29\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[28\] " "Warning: Net \"ctl_bus\[28\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[28\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[27\] " "Warning: Net \"ctl_bus\[27\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[27\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[26\] " "Warning: Net \"ctl_bus\[26\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[26\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[25\] " "Warning: Net \"ctl_bus\[25\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[25\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[24\] " "Warning: Net \"ctl_bus\[24\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[24\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[23\] " "Warning: Net \"ctl_bus\[23\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[23\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[22\] " "Warning: Net \"ctl_bus\[22\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[22\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[21\] " "Warning: Net \"ctl_bus\[21\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[21\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[20\] " "Warning: Net \"ctl_bus\[20\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[20\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[19\] " "Warning: Net \"ctl_bus\[19\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[19\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[18\] " "Warning: Net \"ctl_bus\[18\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[18\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[17\] " "Warning: Net \"ctl_bus\[17\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[17\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[16\] " "Warning: Net \"ctl_bus\[16\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[16\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[15\] " "Warning: Net \"ctl_bus\[15\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[15\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[14\] " "Warning: Net \"ctl_bus\[14\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[14\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[13\] " "Warning: Net \"ctl_bus\[13\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[13\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[12\] " "Warning: Net \"ctl_bus\[12\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[12\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[11\] " "Warning: Net \"ctl_bus\[11\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[11\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[10\] " "Warning: Net \"ctl_bus\[10\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[10\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[9\] " "Warning: Net \"ctl_bus\[9\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[9\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[8\] " "Warning: Net \"ctl_bus\[8\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[8\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[7\] " "Warning: Net \"ctl_bus\[7\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[7\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[6\] " "Warning: Net \"ctl_bus\[6\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[6\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[5\] " "Warning: Net \"ctl_bus\[5\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[5\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[4\] " "Warning: Net \"ctl_bus\[4\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[4\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[3\] " "Warning: Net \"ctl_bus\[3\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[3\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ctl_bus\[2\] " "Warning: Net \"ctl_bus\[2\]\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "ctl_bus\[2\]" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 458 -1 0 } }  } 0 0 "Net \"%1!s!\"" 0 0}  } {  } 0 0 "The following nets are missing source, defaulting to GND" 0 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "nrst " "Warning: No output dependent on input pin \"nrst\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 447 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "clk " "Warning: No output dependent on input pin \"clk\"" {  } { { "//202.38.93.121/dlx/merge/prep/cpu.v" "" { Text "//202.38.93.121/dlx/merge/prep/cpu.v" 448 -1 0 } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "2 " "Info: Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 18:04:41 2013 " "Info: Processing ended: Mon Jun 03 18:04:41 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//202.38.93.121/dlx/merge/prep/cpu.map.smsg " "Info: Generated suppressed messages file //202.38.93.121/dlx/merge/prep/cpu.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0}
