---

## ðŸ™ Credits & Acknowledgements

This project was carried out as part of the **CEG Fabless RISC-V Internship 2025**, a prestigious initiative jointly organized by:

- ðŸ« **College of Engineering, Guindy (CEG)**, Anna University  
- ðŸ¢ **Vyoma Systems**  
- ðŸ§  **Shakti Processor Team**, IIT Madras  

---

### ðŸ™Œ Special Thanks

**Mr. Sivakumar Anandhan**  
*Manager â€“ Power Architecture, NVIDIA*  
ðŸ“§ Email: [sivakumaranandhan22@gmail.com](mailto:sivakumaranandhan22@gmail.com)

We extend our heartfelt gratitude to **Mr. Sivakumar Anandhan** for **envisioning, initiating, and enabling** this internship program. His unwavering support has been instrumental in giving students like us a rare, hands-on exposure to advanced processor design.

---

### ðŸ§‘â€ðŸ« Mentors from IIT Madras

We sincerely thank our dedicated mentors from the **Shakti Processor Team** at IIT Madras:

- **Mrs. Nitya Ranganathan**
- **Mr. Sriram**

Their continuous technical guidance, patience, and invaluable insights were essential in navigating the complexities of our RTL design and integration.

---

### ðŸ‘¥ Contributors

- **Saabiq U A** â€“ *2023105514*  
- **Thiruvikesh** â€“ *2023105502*  

> **ECE, 3rd Year**  
> College of Engineering, Guindy  
> Anna University, Chennai

---

