{
  "Top": "dFFT",
  "RtlTop": "dFFT",
  "RtlPrefix": "",
  "RtlSubPrefix": "dFFT_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xazu3teg",
    "Package": "-sfvc784",
    "Speed": "-1Q-q",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "signal": {
      "index": "0",
      "direction": "in",
      "srcType": "double const *",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "signal_r_address0",
          "name": "signal_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "signal_r_ce0",
          "name": "signal_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "signal_r_q0",
          "name": "signal_r_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "real": {
      "index": "1",
      "direction": "out",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "real_r_address0",
          "name": "real_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "real_r_ce0",
          "name": "real_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "real_r_we0",
          "name": "real_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "real_r_d0",
          "name": "real_r_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "imag": {
      "index": "2",
      "direction": "out",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "imag_address0",
          "name": "imag_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "imag_ce0",
          "name": "imag_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "imag_we0",
          "name": "imag_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "imag_d0",
          "name": "imag_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "sampleCount": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "sampleCount",
          "name": "sampleCount",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -code_analyzer=0",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "dFFT"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dFFT",
    "Version": "1.0",
    "DisplayName": "Dfft",
    "Revision": "2114027290",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_dFFT_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/posit.hpp",
      "..\/..\/posit_lib.cpp"
    ],
    "TestBench": ["..\/..\/posit_fft_test.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dFFT_ctlz_54_54_1_1.vhd",
      "impl\/vhdl\/dFFT_dadddsub_64ns_64ns_64_5_full_dsp_1.vhd",
      "impl\/vhdl\/dFFT_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/dFFT_ddiv_64ns_64ns_64_22_no_dsp_1.vhd",
      "impl\/vhdl\/dFFT_dmul_64ns_64ns_64_6_max_dsp_1.vhd",
      "impl\/vhdl\/dFFT_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/dFFT_generic_fmod_double_Pipeline_1.vhd",
      "impl\/vhdl\/dFFT_generic_fmod_double_s.vhd",
      "impl\/vhdl\/dFFT_sitodp_32ns_64_4_no_dsp_1.vhd",
      "impl\/vhdl\/dFFT_sparsemux_7_2_64_1_1.vhd",
      "impl\/vhdl\/dFFT.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dFFT_ctlz_54_54_1_1.v",
      "impl\/verilog\/dFFT_dadddsub_64ns_64ns_64_5_full_dsp_1.v",
      "impl\/verilog\/dFFT_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/dFFT_ddiv_64ns_64ns_64_22_no_dsp_1.v",
      "impl\/verilog\/dFFT_dmul_64ns_64ns_64_6_max_dsp_1.v",
      "impl\/verilog\/dFFT_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/dFFT_generic_fmod_double_Pipeline_1.v",
      "impl\/verilog\/dFFT_generic_fmod_double_s.v",
      "impl\/verilog\/dFFT_sitodp_32ns_64_4_no_dsp_1.v",
      "impl\/verilog\/dFFT_sparsemux_7_2_64_1_1.v",
      "impl\/verilog\/dFFT.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/dFFT_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl",
      "impl\/misc\/dFFT_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/dFFT_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl",
      "impl\/misc\/dFFT_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl",
      "impl\/misc\/dFFT_sitodp_32ns_64_4_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/dFFT.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "dFFT_dadddsub_64ns_64ns_64_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dFFT_dadddsub_64ns_64ns_64_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dFFT_dcmp_64ns_64ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name dFFT_dcmp_64ns_64ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dFFT_ddiv_64ns_64ns_64_22_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 20 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dFFT_ddiv_64ns_64ns_64_22_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dFFT_dmul_64ns_64ns_64_6_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dFFT_dmul_64ns_64ns_64_6_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dFFT_sitodp_32ns_64_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dFFT_sitodp_32ns_64_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "signal_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"signal_r_address0": "DATA"},
      "ports": ["signal_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "signal"
        }]
    },
    "signal_r_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"signal_r_q0": "DATA"},
      "ports": ["signal_r_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "signal"
        }]
    },
    "real_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"real_r_address0": "DATA"},
      "ports": ["real_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "real"
        }]
    },
    "real_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"real_r_d0": "DATA"},
      "ports": ["real_r_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "real"
        }]
    },
    "imag_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"imag_address0": "DATA"},
      "ports": ["imag_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "imag"
        }]
    },
    "imag_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"imag_d0": "DATA"},
      "ports": ["imag_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "imag"
        }]
    },
    "sampleCount": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"sampleCount": "DATA"},
      "ports": ["sampleCount"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "sampleCount"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "signal_r_address0": {
      "dir": "out",
      "width": "10"
    },
    "signal_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "signal_r_q0": {
      "dir": "in",
      "width": "64"
    },
    "real_r_address0": {
      "dir": "out",
      "width": "10"
    },
    "real_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "real_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "real_r_d0": {
      "dir": "out",
      "width": "64"
    },
    "imag_address0": {
      "dir": "out",
      "width": "10"
    },
    "imag_ce0": {
      "dir": "out",
      "width": "1"
    },
    "imag_we0": {
      "dir": "out",
      "width": "1"
    },
    "imag_d0": {
      "dir": "out",
      "width": "64"
    },
    "sampleCount": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dFFT",
      "BindInstances": "sitodp_32ns_64_4_no_dsp_1_U15 icmp_ln1331_fu_314_p2 add_ln1331_fu_319_p2 sitodp_32ns_64_4_no_dsp_1_U15 dmul_64ns_64ns_64_6_max_dsp_1_U9 ddiv_64ns_64ns_64_22_no_dsp_1_U11 icmp_ln1219_fu_332_p2 add_ln1219_fu_337_p2 icmp_ln801_fu_374_p2 icmp_ln801_1_fu_380_p2 or_ln801_fu_386_p2 dcmp_64ns_64ns_1_2_no_dsp_1_U13 and_ln801_fu_392_p2 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dcmp_64ns_64ns_1_2_no_dsp_1_U14 and_ln803_fu_398_p2 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 select_ln803_fu_404_p3 angle_assign_4_fu_411_p3 icmp_ln808_fu_436_p2 icmp_ln808_1_fu_442_p2 or_ln808_fu_448_p2 dcmp_64ns_64ns_1_2_no_dsp_1_U13 and_ln808_fu_454_p2 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dcmp_64ns_64ns_1_2_no_dsp_1_U14 and_ln811_fu_460_p2 dadddsub_64ns_64ns_64_5_full_dsp_1_U8 negate_fu_529_p2 xor_ln808_fu_466_p2 and_ln811_1_fu_472_p2 sparsemux_7_2_64_1_1_U16 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 ddiv_64ns_64ns_64_22_no_dsp_1_U11 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 xor_ln850_fu_545_p2 realPart_fu_567_p3 select_ln1017_fu_505_p3 term1_fu_511_p3 dmul_64ns_64ns_64_6_max_dsp_1_U10 dmul_64ns_64ns_64_6_max_dsp_1_U10 ddiv_64ns_64ns_64_22_no_dsp_1_U12 dmul_64ns_64ns_64_6_max_dsp_1_U9 dmul_64ns_64ns_64_6_max_dsp_1_U9 ddiv_64ns_64ns_64_22_no_dsp_1_U11 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dmul_64ns_64ns_64_6_max_dsp_1_U9 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dmul_64ns_64ns_64_6_max_dsp_1_U9 dadddsub_64ns_64ns_64_5_full_dsp_1_U7 dadddsub_64ns_64ns_64_5_full_dsp_1_U7",
      "Instances": [{
          "ModuleName": "generic_fmod_double_s",
          "InstanceName": "grp_generic_fmod_double_s_fu_207",
          "BindInstances": "isF_e_x_fu_117_p2 isyBx_e_fu_123_p2 icmp_ln267_fu_129_p2 icmp_ln267_1_fu_135_p2 or_ln267_fu_141_p2 icmp_ln271_fu_147_p2 or_ln271_fu_153_p2 n_fu_178_p2 icmp_ln319_fu_205_p2 ctlz_54_54_1_1_U4 add_ln325_fu_227_p2 icmp_ln325_fu_233_p2 shl_ln325_fu_257_p2 ap_mx_2_fu_267_p3 sub_ln327_fu_275_p2 fz_exp_1_fu_285_p2",
          "Instances": [{
              "ModuleName": "generic_fmod_double_Pipeline_1",
              "InstanceName": "grp_generic_fmod_double_Pipeline_1_fu_87",
              "BindInstances": "icmp_ln308_fu_99_p2 loop_2_fu_105_p2 icmp_ln309_fu_117_p2 add_ln310_fu_123_p2 r_sh_1_fu_129_p3 icmp_ln311_fu_137_p2 i_1_fu_149_p2 r_sh_3_fu_155_p3 i_2_fu_163_p3"
            }]
        }]
    },
    "Info": {
      "generic_fmod_double_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_fmod_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dFFT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "generic_fmod_double_Pipeline_1": {
        "Latency": {
          "LatencyBest": "2100",
          "LatencyAvg": "2100",
          "LatencyWorst": "2100",
          "PipelineII": "2099",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.644"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "2098",
            "Latency": "2098",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "82",
          "AVAIL_FF": "144000",
          "UTIL_FF": "~0",
          "LUT": "366",
          "AVAIL_LUT": "72000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "576",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "48",
          "UTIL_URAM": "0"
        }
      },
      "generic_fmod_double_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "702",
          "LatencyWorst": "2102",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2102",
          "PipelineII": "1 ~ 2102",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.768"
        },
        "Area": {
          "FF": "399",
          "AVAIL_FF": "144000",
          "UTIL_FF": "~0",
          "LUT": "1060",
          "AVAIL_LUT": "72000",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "576",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "48",
          "UTIL_URAM": "0"
        }
      },
      "dFFT": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.288"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1331_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "131",
            "PipelineDepthMax": "?",
            "PipelineDepth": "131 ~ ?",
            "Loops": [{
                "Name": "VITIS_LOOP_1219_1",
                "TripCount": "",
                "LatencyMin": "98",
                "LatencyMax": "?",
                "Latency": "98 ~ ?",
                "PipelineII": "",
                "PipelineDepthMin": "98",
                "PipelineDepthMax": "2199",
                "PipelineDepth": "98 ~ 2199"
              }]
          }],
        "Area": {
          "DSP": "28",
          "AVAIL_DSP": "576",
          "UTIL_DSP": "4",
          "FF": "3403",
          "AVAIL_FF": "144000",
          "UTIL_FF": "2",
          "LUT": "4739",
          "AVAIL_LUT": "72000",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "48",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-04-05 23:10:54 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
