Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.2.1.239.2

Thu May 20 23:04:30 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt hdl_core_riscv_lite_v2_impl_1.twr hdl_core_riscv_lite_v2_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
Performance Hardware Data Status:   Advanced       Version 1.0 
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock sys_clk
        2.2  Clock PLL_inst/lscc_pll_inst/clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {sys_clk} -source [get_pins {PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK}] -divide_by 3 [get_pins {PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL }] 
create_clock -name {PLL_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]

Operating conditions:
--------------------
    Temperature: 85

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4528_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4528_4_lut/Z

++++ Loop2
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i41_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i41_4_lut/Z

++++ Loop3
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4526_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4526_4_lut/Z

++++ Loop4
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4524_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4524_4_lut/Z

++++ Loop5
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4522_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4522_4_lut/Z

++++ Loop6
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4520_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4520_4_lut/Z

++++ Loop7
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4518_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4518_4_lut/Z

++++ Loop8
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4516_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4516_4_lut/Z

++++ Loop9
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4514_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4514_4_lut/Z

++++ Loop10
ardyFPGA_inst/risc_v_inst/i6278_4_lut/A	->	ardyFPGA_inst/risc_v_inst/i6278_4_lut/Z

++++ Loop11
ardyFPGA_inst/risc_v_inst/i6236_4_lut/A	->	ardyFPGA_inst/risc_v_inst/i6236_4_lut/Z

++++ Loop12
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4508_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4508_4_lut/Z

++++ Loop13
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4506_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4506_4_lut/Z

++++ Loop14
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4504_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4504_4_lut/Z

++++ Loop15
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4502_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4502_4_lut/Z

++++ Loop16
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4500_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4500_4_lut/Z

++++ Loop17
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4498_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4498_4_lut/Z

++++ Loop18
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4496_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4496_4_lut/Z

++++ Loop19
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4494_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4494_4_lut/Z

++++ Loop20
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4492_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4492_4_lut/Z

++++ Loop21
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4490_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4490_4_lut/Z

++++ Loop22
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4488_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4488_4_lut/Z

++++ Loop23
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4486_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4486_4_lut/Z

++++ Loop24
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4484_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4484_4_lut/Z

++++ Loop25
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4482_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4482_4_lut/Z

++++ Loop26
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4480_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4480_4_lut/Z

++++ Loop27
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4478_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4478_4_lut/Z

++++ Loop28
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4476_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4476_4_lut/Z

++++ Loop29
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i12_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i12_4_lut/Z

++++ Loop30
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4472_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4472_4_lut/Z

++++ Loop31
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i18_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i18_4_lut/Z

++++ Loop32
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4468_4_lut/A	->	ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4468_4_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "sys_clk"
=======================
create_generated_clock -name {sys_clk} -source [get_pins {PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK}] -divide_by 3 [get_pins {PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock sys_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From sys_clk                           |             Target |          62.500 ns |         16.000 MHz 
                                        | Actual (all paths) |          65.182 ns |         15.342 MHz 
ardyFPGA_inst.risc_v_inst.regs_inst.REG_d00/RCLK (MPW)                                                                
                                        |   (50% duty cycle) |           1.340 ns |        746.269 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock sys_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From PLL_inst/lscc_pll_inst/clk        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "PLL_inst/lscc_pll_inst/clk"
=======================
create_clock -name {PLL_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
    Clock PLL_inst/lscc_pll_inst/clk    |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From PLL_inst/lscc_pll_inst/clk        |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
HSOSC_inst/CLKHF (MPW)                  |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
    Clock PLL_inst/lscc_pll_inst/clk    |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From sys_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 99.4883%

3.1.2  Timing Errors
---------------------
Timing Errors: 20 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 25.217 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
ardyFPGA_inst/risc_v_inst/PC_i0_i15/D    |   -2.682 ns 
ardyFPGA_inst/risc_v_inst/PC_i0_i14/D    |   -2.404 ns 
ardyFPGA_inst.risc_v_inst.regs_inst.REG_d00/WDATA0              
                                         |   -2.234 ns 
ardyFPGA_inst/risc_v_inst/PC_i0_i13/D    |   -2.126 ns 
ardyFPGA_inst/risc_v_inst/PC_i0_i12/D    |   -1.848 ns 
ardyFPGA_inst.risc_v_inst.regs_inst.REG_d00/WDATA1              
                                         |   -1.732 ns 
ardyFPGA_inst.risc_v_inst.regs_inst.REG0/WDATA0              
                                         |   -1.638 ns 
ardyFPGA_inst/risc_v_inst/PC_i0_i11/D    |   -1.570 ns 
ardyFPGA_inst.risc_v_inst.regs_inst.REG1/WDATA15              
                                         |   -1.491 ns 
ardyFPGA_inst.risc_v_inst.regs_inst.REG_d01/WDATA15              
                                         |   -1.491 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          20 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
ardyFPGA_inst/risc_v_inst/regs_inst/rs1a_del_i3/D              
                                         |    1.602 ns 
ardyFPGA_inst/risc_v_inst/instruction_latch__i3/D              
                                         |    1.602 ns 
ardyFPGA_inst/risc_v_inst/instruction_latch__i2/D              
                                         |    1.602 ns 
ardyFPGA_inst/risc_v_inst/instruction_latch__i17/D              
                                         |    1.602 ns 
ardyFPGA_inst/risc_v_inst/regs_inst/rs1a_del_i2/D              
                                         |    1.719 ns 
ardyFPGA_inst/risc_v_inst/stage_cnt__i1/D|    1.719 ns 
ardyFPGA_inst/led__i1/D                  |    1.719 ns 
ardyFPGA_inst/risc_v_inst/instruction_latch__i18/D              
                                         |    1.770 ns 
ardyFPGA_inst/risc_v_inst/instruction_latch__i29/D              
                                         |    1.799 ns 
ardyFPGA_inst/risc_v_inst/instruction_latch__i20/D              
                                         |    1.829 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
MISO                                    |                     input
BTN_RIGHT                               |                     input
BTN_LEFT                                |                     input
BTN_UP                                  |                     input
BTN_DN                                  |                     input
BTN_BACK                                |                     input
BTN_OK                                  |                     input
BTN_INTERRUPT                           |                     input
uSD_CD                                  |                     input
VS_DREQ                                 |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        16
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q  (SLICE_R19C11B)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i15/D  (SLICE_R8C14D)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 57
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -2.682 ns  (Failed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364         5.364  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk                               NET DELAY      5.510        11.024  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i5/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q
                                          SLICE_R19C11B   CLK_TO_Q1_DELAY      1.391        12.415  94      
ardyFPGA_inst/ram_inst/instruction_latch[5]
                                                          NET DELAY            2.358        14.773  1       
ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/A->ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/Z
                                          SLICE_R19C14C   D0_TO_F0_DELAY       0.450        15.223  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n17988
                                                          NET DELAY            3.285        18.508  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/Z
                                          SLICE_R17C13C   D1_TO_F1_DELAY       0.450        18.958  32      
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1152
                                                          NET DELAY            4.993        23.951  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE_R9C21B    D1_TO_F1_DELAY       0.450        24.401  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY            3.033        27.434  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          SLICE_R12C21A   C1_TO_COUT1_DELAY    0.344        27.778  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY            0.000        27.778  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          SLICE_R12C21B   CIN0_TO_COUT0_DELAY  0.278        28.056  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY            0.000        28.056  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          SLICE_R12C21B   CIN1_TO_COUT1_DELAY  0.278        28.334  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY            0.000        28.334  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          SLICE_R12C21C   CIN0_TO_COUT0_DELAY  0.278        28.612  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY            0.000        28.612  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          SLICE_R12C21C   CIN1_TO_COUT1_DELAY  0.278        28.890  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY            0.000        28.890  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          SLICE_R12C21D   CIN0_TO_COUT0_DELAY  0.278        29.168  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY            0.000        29.168  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          SLICE_R12C21D   CIN1_TO_COUT1_DELAY  0.278        29.446  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY            0.556        30.002  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          SLICE_R12C22A   CIN0_TO_COUT0_DELAY  0.278        30.280  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY            0.000        30.280  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          SLICE_R12C22A   CIN1_TO_COUT1_DELAY  0.278        30.558  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY            0.000        30.558  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          SLICE_R12C22B   CIN0_TO_COUT0_DELAY  0.278        30.836  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY            0.000        30.836  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          SLICE_R12C22B   CIN1_TO_COUT1_DELAY  0.278        31.114  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY            0.000        31.114  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          SLICE_R12C22C   CIN0_TO_COUT0_DELAY  0.278        31.392  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY            0.000        31.392  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          SLICE_R12C22C   CIN1_TO_COUT1_DELAY  0.278        31.670  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY            0.000        31.670  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          SLICE_R12C22D   CIN0_TO_COUT0_DELAY  0.278        31.948  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY            0.000        31.948  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          SLICE_R12C22D   CIN1_TO_COUT1_DELAY  0.278        32.226  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY            0.556        32.782  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          SLICE_R12C23A   CIN0_TO_COUT0_DELAY  0.278        33.060  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY            0.000        33.060  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          SLICE_R12C23A   CIN1_TO_COUT1_DELAY  0.278        33.338  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY            0.000        33.338  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          SLICE_R12C23B   CIN0_TO_COUT0_DELAY  0.278        33.616  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY            0.000        33.616  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          SLICE_R12C23B   CIN1_TO_COUT1_DELAY  0.278        33.894  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY            0.000        33.894  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          SLICE_R12C23C   CIN0_TO_COUT0_DELAY  0.278        34.172  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY            0.000        34.172  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          SLICE_R12C23C   CIN1_TO_COUT1_DELAY  0.278        34.450  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY            0.000        34.450  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          SLICE_R12C23D   CIN0_TO_COUT0_DELAY  0.278        34.728  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY            0.000        34.728  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          SLICE_R12C23D   CIN1_TO_COUT1_DELAY  0.278        35.006  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY            0.556        35.562  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          SLICE_R12C24A   CIN0_TO_COUT0_DELAY  0.278        35.840  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY            0.000        35.840  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          SLICE_R12C24A   CIN1_TO_COUT1_DELAY  0.278        36.118  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY            0.000        36.118  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          SLICE_R12C24B   CIN0_TO_COUT0_DELAY  0.278        36.396  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY            0.662        37.058  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/D1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/S1
                                          SLICE_R12C24B   D1_TO_F1_DELAY       0.450        37.508  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[26]
                                                          NET DELAY            4.397        41.905  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i53_2_lut_rep_395_4_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i53_2_lut_rep_395_4_lut/Z
                                          SLICE_R21C25D   D0_TO_F0_DELAY       0.450        42.355  4       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n17730
                                                          NET DELAY            4.914        47.269  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13219_4_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13219_4_lut/Z
                                          SLICE_R10C18C   D1_TO_F1_DELAY       0.450        47.719  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n15092
                                                          NET DELAY            2.172        49.891  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13240_4_lut/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13240_4_lut/Z
                                          SLICE_R10C18D   D1_TO_F1_DELAY       0.450        50.341  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n15113
                                                          NET DELAY            3.748        54.089  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          SLICE_R9C22A    A1_TO_F1_DELAY       0.477        54.566  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY            0.305        54.871  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          SLICE_R9C22B    C0_TO_F0_DELAY       0.450        55.321  4       
ardyFPGA_inst/risc_v_inst/regs_inst/n62                   NET DELAY            2.172        57.493  1       
i4403_4_lut/A->i4403_4_lut/Z              SLICE_R8C21A    D0_TO_F0_DELAY       0.477        57.970  1       
n5448                                                     NET DELAY            0.305        58.275  1       
i164_4_lut/D->i164_4_lut/Z                SLICE_R8C21A    C1_TO_F1_DELAY       0.477        58.752  1       
ardyFPGA_inst/risc_v_inst/n555                            NET DELAY            0.305        59.057  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          SLICE_R8C21B    C0_TO_F0_DELAY       0.477        59.534  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY            0.305        59.839  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          SLICE_R8C21B    C1_TO_F1_DELAY       0.450        60.289  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY            3.364        63.653  1       
ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/C->ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/Z
                                          SLICE_R9C16D    D1_TO_F1_DELAY       0.450        64.103  1       
ardyFPGA_inst/risc_v_inst/n777[0]                         NET DELAY            2.172        66.275  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/C->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          SLICE_R9C16C    D1_TO_F1_DELAY       0.450        66.725  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY            3.629        70.354  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          SLICE_R8C13A    C1_TO_COUT1_DELAY    0.344        70.698  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY            0.000        70.698  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          SLICE_R8C13B    CIN0_TO_COUT0_DELAY  0.278        70.976  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY            0.000        70.976  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          SLICE_R8C13B    CIN1_TO_COUT1_DELAY  0.278        71.254  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY            0.000        71.254  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          SLICE_R8C13C    CIN0_TO_COUT0_DELAY  0.278        71.532  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY            0.000        71.532  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          SLICE_R8C13C    CIN1_TO_COUT1_DELAY  0.278        71.810  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY            0.000        71.810  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          SLICE_R8C13D    CIN0_TO_COUT0_DELAY  0.278        72.088  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY            0.000        72.088  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          SLICE_R8C13D    CIN1_TO_COUT1_DELAY  0.278        72.366  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY            0.556        72.922  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO0
                                          SLICE_R8C14A    CIN0_TO_COUT0_DELAY  0.278        73.200  2       
ardyFPGA_inst/risc_v_inst/n18775                          NET DELAY            0.000        73.200  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO1
                                          SLICE_R8C14A    CIN1_TO_COUT1_DELAY  0.278        73.478  2       
ardyFPGA_inst/risc_v_inst/n10798                          NET DELAY            0.000        73.478  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO0
                                          SLICE_R8C14B    CIN0_TO_COUT0_DELAY  0.278        73.756  2       
ardyFPGA_inst/risc_v_inst/n18781                          NET DELAY            0.000        73.756  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO1
                                          SLICE_R8C14B    CIN1_TO_COUT1_DELAY  0.278        74.034  2       
ardyFPGA_inst/risc_v_inst/n10800                          NET DELAY            0.000        74.034  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CO0
                                          SLICE_R8C14C    CIN0_TO_COUT0_DELAY  0.278        74.312  2       
ardyFPGA_inst/risc_v_inst/n18787                          NET DELAY            0.000        74.312  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CO1
                                          SLICE_R8C14C    CIN1_TO_COUT1_DELAY  0.278        74.590  2       
ardyFPGA_inst/risc_v_inst/n10802                          NET DELAY            0.000        74.590  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_15/CO0
                                          SLICE_R8C14D    CIN0_TO_COUT0_DELAY  0.278        74.868  2       
ardyFPGA_inst/risc_v_inst/n18793                          NET DELAY            0.662        75.530  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_15/D1->ardyFPGA_inst/risc_v_inst/add_359_add_5_15/S1
                                          SLICE_R8C14D    D1_TO_F1_DELAY       0.477        76.007  1       
ardyFPGA_inst/risc_v_inst/n82[14] ( DI1 )
                                                          NET DELAY            0.000        76.007  1       


                                                             CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364        67.864  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                       NET DELAY      5.510        73.524  1       
                                                             Uncertainty    0.000        73.524  
                                                             Setup time     0.199        73.325  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            73.325  
Arrival Time                                                                            -76.007  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                     -2.682  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q  (SLICE_R19C11B)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i14/D  (SLICE_R8C14D)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 56
Delay Ratio      : 69.6% (route), 30.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -2.404 ns  (Failed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364         5.364  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk                               NET DELAY      5.510        11.024  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i5/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q
                                          SLICE_R19C11B   CLK_TO_Q1_DELAY      1.391        12.415  94      
ardyFPGA_inst/ram_inst/instruction_latch[5]
                                                          NET DELAY            2.358        14.773  1       
ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/A->ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/Z
                                          SLICE_R19C14C   D0_TO_F0_DELAY       0.450        15.223  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n17988
                                                          NET DELAY            3.285        18.508  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/Z
                                          SLICE_R17C13C   D1_TO_F1_DELAY       0.450        18.958  32      
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1152
                                                          NET DELAY            4.993        23.951  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE_R9C21B    D1_TO_F1_DELAY       0.450        24.401  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY            3.033        27.434  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          SLICE_R12C21A   C1_TO_COUT1_DELAY    0.344        27.778  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY            0.000        27.778  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          SLICE_R12C21B   CIN0_TO_COUT0_DELAY  0.278        28.056  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY            0.000        28.056  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          SLICE_R12C21B   CIN1_TO_COUT1_DELAY  0.278        28.334  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY            0.000        28.334  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          SLICE_R12C21C   CIN0_TO_COUT0_DELAY  0.278        28.612  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY            0.000        28.612  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          SLICE_R12C21C   CIN1_TO_COUT1_DELAY  0.278        28.890  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY            0.000        28.890  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          SLICE_R12C21D   CIN0_TO_COUT0_DELAY  0.278        29.168  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY            0.000        29.168  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          SLICE_R12C21D   CIN1_TO_COUT1_DELAY  0.278        29.446  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY            0.556        30.002  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          SLICE_R12C22A   CIN0_TO_COUT0_DELAY  0.278        30.280  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY            0.000        30.280  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          SLICE_R12C22A   CIN1_TO_COUT1_DELAY  0.278        30.558  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY            0.000        30.558  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          SLICE_R12C22B   CIN0_TO_COUT0_DELAY  0.278        30.836  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY            0.000        30.836  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          SLICE_R12C22B   CIN1_TO_COUT1_DELAY  0.278        31.114  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY            0.000        31.114  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          SLICE_R12C22C   CIN0_TO_COUT0_DELAY  0.278        31.392  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY            0.000        31.392  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          SLICE_R12C22C   CIN1_TO_COUT1_DELAY  0.278        31.670  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY            0.000        31.670  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          SLICE_R12C22D   CIN0_TO_COUT0_DELAY  0.278        31.948  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY            0.000        31.948  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          SLICE_R12C22D   CIN1_TO_COUT1_DELAY  0.278        32.226  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY            0.556        32.782  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          SLICE_R12C23A   CIN0_TO_COUT0_DELAY  0.278        33.060  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY            0.000        33.060  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          SLICE_R12C23A   CIN1_TO_COUT1_DELAY  0.278        33.338  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY            0.000        33.338  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          SLICE_R12C23B   CIN0_TO_COUT0_DELAY  0.278        33.616  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY            0.000        33.616  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          SLICE_R12C23B   CIN1_TO_COUT1_DELAY  0.278        33.894  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY            0.000        33.894  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          SLICE_R12C23C   CIN0_TO_COUT0_DELAY  0.278        34.172  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY            0.000        34.172  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          SLICE_R12C23C   CIN1_TO_COUT1_DELAY  0.278        34.450  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY            0.000        34.450  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          SLICE_R12C23D   CIN0_TO_COUT0_DELAY  0.278        34.728  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY            0.000        34.728  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          SLICE_R12C23D   CIN1_TO_COUT1_DELAY  0.278        35.006  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY            0.556        35.562  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          SLICE_R12C24A   CIN0_TO_COUT0_DELAY  0.278        35.840  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY            0.000        35.840  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          SLICE_R12C24A   CIN1_TO_COUT1_DELAY  0.278        36.118  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY            0.000        36.118  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          SLICE_R12C24B   CIN0_TO_COUT0_DELAY  0.278        36.396  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY            0.662        37.058  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/D1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/S1
                                          SLICE_R12C24B   D1_TO_F1_DELAY       0.450        37.508  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[26]
                                                          NET DELAY            4.397        41.905  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i53_2_lut_rep_395_4_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i53_2_lut_rep_395_4_lut/Z
                                          SLICE_R21C25D   D0_TO_F0_DELAY       0.450        42.355  4       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n17730
                                                          NET DELAY            4.914        47.269  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13219_4_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13219_4_lut/Z
                                          SLICE_R10C18C   D1_TO_F1_DELAY       0.450        47.719  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n15092
                                                          NET DELAY            2.172        49.891  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13240_4_lut/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13240_4_lut/Z
                                          SLICE_R10C18D   D1_TO_F1_DELAY       0.450        50.341  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n15113
                                                          NET DELAY            3.748        54.089  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          SLICE_R9C22A    A1_TO_F1_DELAY       0.477        54.566  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY            0.305        54.871  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          SLICE_R9C22B    C0_TO_F0_DELAY       0.450        55.321  4       
ardyFPGA_inst/risc_v_inst/regs_inst/n62                   NET DELAY            2.172        57.493  1       
i4403_4_lut/A->i4403_4_lut/Z              SLICE_R8C21A    D0_TO_F0_DELAY       0.477        57.970  1       
n5448                                                     NET DELAY            0.305        58.275  1       
i164_4_lut/D->i164_4_lut/Z                SLICE_R8C21A    C1_TO_F1_DELAY       0.477        58.752  1       
ardyFPGA_inst/risc_v_inst/n555                            NET DELAY            0.305        59.057  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          SLICE_R8C21B    C0_TO_F0_DELAY       0.477        59.534  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY            0.305        59.839  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          SLICE_R8C21B    C1_TO_F1_DELAY       0.450        60.289  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY            3.364        63.653  1       
ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/C->ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/Z
                                          SLICE_R9C16D    D1_TO_F1_DELAY       0.450        64.103  1       
ardyFPGA_inst/risc_v_inst/n777[0]                         NET DELAY            2.172        66.275  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/C->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          SLICE_R9C16C    D1_TO_F1_DELAY       0.450        66.725  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY            3.629        70.354  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          SLICE_R8C13A    C1_TO_COUT1_DELAY    0.344        70.698  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY            0.000        70.698  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          SLICE_R8C13B    CIN0_TO_COUT0_DELAY  0.278        70.976  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY            0.000        70.976  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          SLICE_R8C13B    CIN1_TO_COUT1_DELAY  0.278        71.254  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY            0.000        71.254  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          SLICE_R8C13C    CIN0_TO_COUT0_DELAY  0.278        71.532  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY            0.000        71.532  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          SLICE_R8C13C    CIN1_TO_COUT1_DELAY  0.278        71.810  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY            0.000        71.810  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          SLICE_R8C13D    CIN0_TO_COUT0_DELAY  0.278        72.088  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY            0.000        72.088  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          SLICE_R8C13D    CIN1_TO_COUT1_DELAY  0.278        72.366  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY            0.556        72.922  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO0
                                          SLICE_R8C14A    CIN0_TO_COUT0_DELAY  0.278        73.200  2       
ardyFPGA_inst/risc_v_inst/n18775                          NET DELAY            0.000        73.200  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO1
                                          SLICE_R8C14A    CIN1_TO_COUT1_DELAY  0.278        73.478  2       
ardyFPGA_inst/risc_v_inst/n10798                          NET DELAY            0.000        73.478  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO0
                                          SLICE_R8C14B    CIN0_TO_COUT0_DELAY  0.278        73.756  2       
ardyFPGA_inst/risc_v_inst/n18781                          NET DELAY            0.000        73.756  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO1
                                          SLICE_R8C14B    CIN1_TO_COUT1_DELAY  0.278        74.034  2       
ardyFPGA_inst/risc_v_inst/n10800                          NET DELAY            0.000        74.034  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CO0
                                          SLICE_R8C14C    CIN0_TO_COUT0_DELAY  0.278        74.312  2       
ardyFPGA_inst/risc_v_inst/n18787                          NET DELAY            0.000        74.312  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CO1
                                          SLICE_R8C14C    CIN1_TO_COUT1_DELAY  0.278        74.590  2       
ardyFPGA_inst/risc_v_inst/n10802                          NET DELAY            0.662        75.252  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_15/D0->ardyFPGA_inst/risc_v_inst/add_359_add_5_15/S0
                                          SLICE_R8C14D    D0_TO_F0_DELAY       0.477        75.729  1       
ardyFPGA_inst/risc_v_inst/n82[13] ( DI0 )
                                                          NET DELAY            0.000        75.729  1       


                                                             CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364        67.864  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                       NET DELAY      5.510        73.524  1       
                                                             Uncertainty    0.000        73.524  
                                                             Setup time     0.199        73.325  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            73.325  
Arrival Time                                                                            -75.729  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                     -2.404  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q  (SLICE_R19C11B)
Path End         : ardyFPGA_inst.risc_v_inst.regs_inst.REG_d00/WDATA0  (EBR_EBR_R7C20)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 45
Delay Ratio      : 73.7% (route), 26.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -2.234 ns  (Failed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364         5.364  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk                               NET DELAY      5.510        11.024  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i5/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q
                                          SLICE_R19C11B   CLK_TO_Q1_DELAY      1.391        12.415  94      
ardyFPGA_inst/ram_inst/instruction_latch[5]
                                                          NET DELAY            2.358        14.773  1       
ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/A->ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/Z
                                          SLICE_R19C14C   D0_TO_F0_DELAY       0.450        15.223  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n17988
                                                          NET DELAY            3.285        18.508  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/Z
                                          SLICE_R17C13C   D1_TO_F1_DELAY       0.450        18.958  32      
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1152
                                                          NET DELAY            4.993        23.951  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE_R9C21B    D1_TO_F1_DELAY       0.450        24.401  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY            3.033        27.434  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          SLICE_R12C21A   C1_TO_COUT1_DELAY    0.344        27.778  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY            0.000        27.778  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          SLICE_R12C21B   CIN0_TO_COUT0_DELAY  0.278        28.056  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY            0.000        28.056  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          SLICE_R12C21B   CIN1_TO_COUT1_DELAY  0.278        28.334  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY            0.000        28.334  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          SLICE_R12C21C   CIN0_TO_COUT0_DELAY  0.278        28.612  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY            0.000        28.612  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          SLICE_R12C21C   CIN1_TO_COUT1_DELAY  0.278        28.890  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY            0.000        28.890  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          SLICE_R12C21D   CIN0_TO_COUT0_DELAY  0.278        29.168  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY            0.000        29.168  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          SLICE_R12C21D   CIN1_TO_COUT1_DELAY  0.278        29.446  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY            0.556        30.002  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          SLICE_R12C22A   CIN0_TO_COUT0_DELAY  0.278        30.280  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY            0.000        30.280  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          SLICE_R12C22A   CIN1_TO_COUT1_DELAY  0.278        30.558  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY            0.000        30.558  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          SLICE_R12C22B   CIN0_TO_COUT0_DELAY  0.278        30.836  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY            0.000        30.836  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          SLICE_R12C22B   CIN1_TO_COUT1_DELAY  0.278        31.114  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY            0.000        31.114  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          SLICE_R12C22C   CIN0_TO_COUT0_DELAY  0.278        31.392  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY            0.000        31.392  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          SLICE_R12C22C   CIN1_TO_COUT1_DELAY  0.278        31.670  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY            0.000        31.670  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          SLICE_R12C22D   CIN0_TO_COUT0_DELAY  0.278        31.948  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY            0.000        31.948  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          SLICE_R12C22D   CIN1_TO_COUT1_DELAY  0.278        32.226  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY            0.556        32.782  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          SLICE_R12C23A   CIN0_TO_COUT0_DELAY  0.278        33.060  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY            0.000        33.060  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          SLICE_R12C23A   CIN1_TO_COUT1_DELAY  0.278        33.338  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY            0.000        33.338  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          SLICE_R12C23B   CIN0_TO_COUT0_DELAY  0.278        33.616  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY            0.000        33.616  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          SLICE_R12C23B   CIN1_TO_COUT1_DELAY  0.278        33.894  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY            0.000        33.894  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          SLICE_R12C23C   CIN0_TO_COUT0_DELAY  0.278        34.172  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY            0.000        34.172  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          SLICE_R12C23C   CIN1_TO_COUT1_DELAY  0.278        34.450  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY            0.000        34.450  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          SLICE_R12C23D   CIN0_TO_COUT0_DELAY  0.278        34.728  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY            0.000        34.728  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          SLICE_R12C23D   CIN1_TO_COUT1_DELAY  0.278        35.006  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY            0.556        35.562  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          SLICE_R12C24A   CIN0_TO_COUT0_DELAY  0.278        35.840  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY            0.000        35.840  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          SLICE_R12C24A   CIN1_TO_COUT1_DELAY  0.278        36.118  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY            0.000        36.118  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          SLICE_R12C24B   CIN0_TO_COUT0_DELAY  0.278        36.396  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY            0.662        37.058  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/D1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/S1
                                          SLICE_R12C24B   D1_TO_F1_DELAY       0.450        37.508  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[26]
                                                          NET DELAY            4.397        41.905  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i53_2_lut_rep_395_4_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i53_2_lut_rep_395_4_lut/Z
                                          SLICE_R21C25D   D0_TO_F0_DELAY       0.450        42.355  4       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n17730
                                                          NET DELAY            4.914        47.269  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13219_4_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13219_4_lut/Z
                                          SLICE_R10C18C   D1_TO_F1_DELAY       0.450        47.719  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n15092
                                                          NET DELAY            2.172        49.891  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13240_4_lut/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13240_4_lut/Z
                                          SLICE_R10C18D   D1_TO_F1_DELAY       0.450        50.341  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n15113
                                                          NET DELAY            3.748        54.089  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          SLICE_R9C22A    A1_TO_F1_DELAY       0.477        54.566  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY            0.305        54.871  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          SLICE_R9C22B    C0_TO_F0_DELAY       0.477        55.348  4       
ardyFPGA_inst/risc_v_inst/regs_inst/n62                   NET DELAY            0.305        55.653  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4405_4_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4405_4_lut/Z
                                          SLICE_R9C22B    C1_TO_F1_DELAY       0.450        56.103  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n83
                                                          NET DELAY            2.172        58.275  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_4_lut_adj_355/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_4_lut_adj_355/Z
                                          SLICE_R10C23B   D0_TO_F0_DELAY       0.477        58.752  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n13835
                                                          NET DELAY            0.305        59.057  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i132_3_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i132_3_lut/Z
                                          SLICE_R10C23B   C1_TO_F1_DELAY       0.450        59.507  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n98
                                                          NET DELAY            2.172        61.679  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_353/C->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_353/Z
                                          SLICE_R9C22D    D0_TO_F0_DELAY       0.477        62.156  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n104
                                                          NET DELAY            0.305        62.461  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_246/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_246/Z
                                          SLICE_R9C22D    C1_TO_F1_DELAY       0.477        62.938  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n8_adj_1239
                                                          NET DELAY            0.305        63.243  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4468_4_lut/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4468_4_lut/Z
                                          SLICE_R9C23A    C0_TO_F0_DELAY       0.450        63.693  5       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rd_alu[0]
                                                          NET DELAY            2.437        66.130  1       
ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_658/D->ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_658/Z
                                          SLICE_R10C23C   C1_TO_F1_DELAY       0.450        66.580  1       
ardyFPGA_inst/risc_v_inst/n87                             NET DELAY            2.172        68.752  1       
ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_556/A->ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_556/Z
                                          SLICE_R10C24B   D1_TO_F1_DELAY       0.450        69.202  2       
ardyFPGA_inst/risc_v_inst/n72_adj_1504                    NET DELAY            2.437        71.639  1       
ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_677/B->ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_677/Z
                                          SLICE_R9C23B    C0_TO_F0_DELAY       0.450        72.089  2       
ardyFPGA_inst/risc_v_inst/regs_inst/n18393 ( WDATA0 )
                                                          NET DELAY            3.364        75.453  1       


                                                             CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364        67.864  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk ( WCLK )                      NET DELAY      5.510        73.524  1       
                                                             Uncertainty    0.000        73.524  
                                                             Setup time     0.305        73.219  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            73.219  
Arrival Time                                                                            -75.453  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                     -2.234  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q  (SLICE_R19C11B)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i13/D  (SLICE_R8C14C)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 55
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -2.126 ns  (Failed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364         5.364  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk                               NET DELAY      5.510        11.024  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i5/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q
                                          SLICE_R19C11B   CLK_TO_Q1_DELAY      1.391        12.415  94      
ardyFPGA_inst/ram_inst/instruction_latch[5]
                                                          NET DELAY            2.358        14.773  1       
ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/A->ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/Z
                                          SLICE_R19C14C   D0_TO_F0_DELAY       0.450        15.223  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n17988
                                                          NET DELAY            3.285        18.508  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/Z
                                          SLICE_R17C13C   D1_TO_F1_DELAY       0.450        18.958  32      
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1152
                                                          NET DELAY            4.993        23.951  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE_R9C21B    D1_TO_F1_DELAY       0.450        24.401  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY            3.033        27.434  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          SLICE_R12C21A   C1_TO_COUT1_DELAY    0.344        27.778  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY            0.000        27.778  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          SLICE_R12C21B   CIN0_TO_COUT0_DELAY  0.278        28.056  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY            0.000        28.056  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          SLICE_R12C21B   CIN1_TO_COUT1_DELAY  0.278        28.334  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY            0.000        28.334  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          SLICE_R12C21C   CIN0_TO_COUT0_DELAY  0.278        28.612  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY            0.000        28.612  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          SLICE_R12C21C   CIN1_TO_COUT1_DELAY  0.278        28.890  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY            0.000        28.890  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          SLICE_R12C21D   CIN0_TO_COUT0_DELAY  0.278        29.168  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY            0.000        29.168  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          SLICE_R12C21D   CIN1_TO_COUT1_DELAY  0.278        29.446  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY            0.556        30.002  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          SLICE_R12C22A   CIN0_TO_COUT0_DELAY  0.278        30.280  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY            0.000        30.280  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          SLICE_R12C22A   CIN1_TO_COUT1_DELAY  0.278        30.558  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY            0.000        30.558  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          SLICE_R12C22B   CIN0_TO_COUT0_DELAY  0.278        30.836  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY            0.000        30.836  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          SLICE_R12C22B   CIN1_TO_COUT1_DELAY  0.278        31.114  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY            0.000        31.114  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          SLICE_R12C22C   CIN0_TO_COUT0_DELAY  0.278        31.392  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY            0.000        31.392  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          SLICE_R12C22C   CIN1_TO_COUT1_DELAY  0.278        31.670  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY            0.000        31.670  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          SLICE_R12C22D   CIN0_TO_COUT0_DELAY  0.278        31.948  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY            0.000        31.948  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          SLICE_R12C22D   CIN1_TO_COUT1_DELAY  0.278        32.226  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY            0.556        32.782  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          SLICE_R12C23A   CIN0_TO_COUT0_DELAY  0.278        33.060  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY            0.000        33.060  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          SLICE_R12C23A   CIN1_TO_COUT1_DELAY  0.278        33.338  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY            0.000        33.338  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          SLICE_R12C23B   CIN0_TO_COUT0_DELAY  0.278        33.616  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY            0.000        33.616  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          SLICE_R12C23B   CIN1_TO_COUT1_DELAY  0.278        33.894  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY            0.000        33.894  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          SLICE_R12C23C   CIN0_TO_COUT0_DELAY  0.278        34.172  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY            0.000        34.172  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          SLICE_R12C23C   CIN1_TO_COUT1_DELAY  0.278        34.450  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY            0.000        34.450  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          SLICE_R12C23D   CIN0_TO_COUT0_DELAY  0.278        34.728  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY            0.000        34.728  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          SLICE_R12C23D   CIN1_TO_COUT1_DELAY  0.278        35.006  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY            0.556        35.562  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          SLICE_R12C24A   CIN0_TO_COUT0_DELAY  0.278        35.840  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY            0.000        35.840  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          SLICE_R12C24A   CIN1_TO_COUT1_DELAY  0.278        36.118  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY            0.000        36.118  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          SLICE_R12C24B   CIN0_TO_COUT0_DELAY  0.278        36.396  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY            0.662        37.058  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/D1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/S1
                                          SLICE_R12C24B   D1_TO_F1_DELAY       0.450        37.508  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[26]
                                                          NET DELAY            4.397        41.905  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i53_2_lut_rep_395_4_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i53_2_lut_rep_395_4_lut/Z
                                          SLICE_R21C25D   D0_TO_F0_DELAY       0.450        42.355  4       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n17730
                                                          NET DELAY            4.914        47.269  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13219_4_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13219_4_lut/Z
                                          SLICE_R10C18C   D1_TO_F1_DELAY       0.450        47.719  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n15092
                                                          NET DELAY            2.172        49.891  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13240_4_lut/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13240_4_lut/Z
                                          SLICE_R10C18D   D1_TO_F1_DELAY       0.450        50.341  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n15113
                                                          NET DELAY            3.748        54.089  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          SLICE_R9C22A    A1_TO_F1_DELAY       0.477        54.566  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY            0.305        54.871  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          SLICE_R9C22B    C0_TO_F0_DELAY       0.450        55.321  4       
ardyFPGA_inst/risc_v_inst/regs_inst/n62                   NET DELAY            2.172        57.493  1       
i4403_4_lut/A->i4403_4_lut/Z              SLICE_R8C21A    D0_TO_F0_DELAY       0.477        57.970  1       
n5448                                                     NET DELAY            0.305        58.275  1       
i164_4_lut/D->i164_4_lut/Z                SLICE_R8C21A    C1_TO_F1_DELAY       0.477        58.752  1       
ardyFPGA_inst/risc_v_inst/n555                            NET DELAY            0.305        59.057  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          SLICE_R8C21B    C0_TO_F0_DELAY       0.477        59.534  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY            0.305        59.839  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          SLICE_R8C21B    C1_TO_F1_DELAY       0.450        60.289  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY            3.364        63.653  1       
ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/C->ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/Z
                                          SLICE_R9C16D    D1_TO_F1_DELAY       0.450        64.103  1       
ardyFPGA_inst/risc_v_inst/n777[0]                         NET DELAY            2.172        66.275  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/C->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          SLICE_R9C16C    D1_TO_F1_DELAY       0.450        66.725  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY            3.629        70.354  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          SLICE_R8C13A    C1_TO_COUT1_DELAY    0.344        70.698  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY            0.000        70.698  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          SLICE_R8C13B    CIN0_TO_COUT0_DELAY  0.278        70.976  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY            0.000        70.976  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          SLICE_R8C13B    CIN1_TO_COUT1_DELAY  0.278        71.254  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY            0.000        71.254  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          SLICE_R8C13C    CIN0_TO_COUT0_DELAY  0.278        71.532  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY            0.000        71.532  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          SLICE_R8C13C    CIN1_TO_COUT1_DELAY  0.278        71.810  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY            0.000        71.810  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          SLICE_R8C13D    CIN0_TO_COUT0_DELAY  0.278        72.088  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY            0.000        72.088  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          SLICE_R8C13D    CIN1_TO_COUT1_DELAY  0.278        72.366  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY            0.556        72.922  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO0
                                          SLICE_R8C14A    CIN0_TO_COUT0_DELAY  0.278        73.200  2       
ardyFPGA_inst/risc_v_inst/n18775                          NET DELAY            0.000        73.200  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO1
                                          SLICE_R8C14A    CIN1_TO_COUT1_DELAY  0.278        73.478  2       
ardyFPGA_inst/risc_v_inst/n10798                          NET DELAY            0.000        73.478  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO0
                                          SLICE_R8C14B    CIN0_TO_COUT0_DELAY  0.278        73.756  2       
ardyFPGA_inst/risc_v_inst/n18781                          NET DELAY            0.000        73.756  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO1
                                          SLICE_R8C14B    CIN1_TO_COUT1_DELAY  0.278        74.034  2       
ardyFPGA_inst/risc_v_inst/n10800                          NET DELAY            0.000        74.034  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/CO0
                                          SLICE_R8C14C    CIN0_TO_COUT0_DELAY  0.278        74.312  2       
ardyFPGA_inst/risc_v_inst/n18787                          NET DELAY            0.662        74.974  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/D1->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/S1
                                          SLICE_R8C14C    D1_TO_F1_DELAY       0.477        75.451  1       
ardyFPGA_inst/risc_v_inst/n82[12] ( DI1 )
                                                          NET DELAY            0.000        75.451  1       


                                                             CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364        67.864  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                       NET DELAY      5.510        73.524  1       
                                                             Uncertainty    0.000        73.524  
                                                             Setup time     0.199        73.325  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            73.325  
Arrival Time                                                                            -75.451  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                     -2.126  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q  (SLICE_R19C11B)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i12/D  (SLICE_R8C14C)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 54
Delay Ratio      : 70.2% (route), 29.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -1.848 ns  (Failed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364         5.364  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk                               NET DELAY      5.510        11.024  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i5/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q
                                          SLICE_R19C11B   CLK_TO_Q1_DELAY      1.391        12.415  94      
ardyFPGA_inst/ram_inst/instruction_latch[5]
                                                          NET DELAY            2.358        14.773  1       
ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/A->ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/Z
                                          SLICE_R19C14C   D0_TO_F0_DELAY       0.450        15.223  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n17988
                                                          NET DELAY            3.285        18.508  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/Z
                                          SLICE_R17C13C   D1_TO_F1_DELAY       0.450        18.958  32      
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1152
                                                          NET DELAY            4.993        23.951  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE_R9C21B    D1_TO_F1_DELAY       0.450        24.401  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY            3.033        27.434  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          SLICE_R12C21A   C1_TO_COUT1_DELAY    0.344        27.778  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY            0.000        27.778  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          SLICE_R12C21B   CIN0_TO_COUT0_DELAY  0.278        28.056  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY            0.000        28.056  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          SLICE_R12C21B   CIN1_TO_COUT1_DELAY  0.278        28.334  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY            0.000        28.334  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          SLICE_R12C21C   CIN0_TO_COUT0_DELAY  0.278        28.612  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY            0.000        28.612  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          SLICE_R12C21C   CIN1_TO_COUT1_DELAY  0.278        28.890  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY            0.000        28.890  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          SLICE_R12C21D   CIN0_TO_COUT0_DELAY  0.278        29.168  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY            0.000        29.168  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          SLICE_R12C21D   CIN1_TO_COUT1_DELAY  0.278        29.446  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY            0.556        30.002  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          SLICE_R12C22A   CIN0_TO_COUT0_DELAY  0.278        30.280  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY            0.000        30.280  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          SLICE_R12C22A   CIN1_TO_COUT1_DELAY  0.278        30.558  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY            0.000        30.558  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          SLICE_R12C22B   CIN0_TO_COUT0_DELAY  0.278        30.836  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY            0.000        30.836  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          SLICE_R12C22B   CIN1_TO_COUT1_DELAY  0.278        31.114  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY            0.000        31.114  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          SLICE_R12C22C   CIN0_TO_COUT0_DELAY  0.278        31.392  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY            0.000        31.392  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          SLICE_R12C22C   CIN1_TO_COUT1_DELAY  0.278        31.670  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY            0.000        31.670  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          SLICE_R12C22D   CIN0_TO_COUT0_DELAY  0.278        31.948  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY            0.000        31.948  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          SLICE_R12C22D   CIN1_TO_COUT1_DELAY  0.278        32.226  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY            0.556        32.782  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          SLICE_R12C23A   CIN0_TO_COUT0_DELAY  0.278        33.060  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY            0.000        33.060  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          SLICE_R12C23A   CIN1_TO_COUT1_DELAY  0.278        33.338  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY            0.000        33.338  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          SLICE_R12C23B   CIN0_TO_COUT0_DELAY  0.278        33.616  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY            0.000        33.616  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          SLICE_R12C23B   CIN1_TO_COUT1_DELAY  0.278        33.894  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY            0.000        33.894  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          SLICE_R12C23C   CIN0_TO_COUT0_DELAY  0.278        34.172  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY            0.000        34.172  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          SLICE_R12C23C   CIN1_TO_COUT1_DELAY  0.278        34.450  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY            0.000        34.450  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          SLICE_R12C23D   CIN0_TO_COUT0_DELAY  0.278        34.728  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY            0.000        34.728  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          SLICE_R12C23D   CIN1_TO_COUT1_DELAY  0.278        35.006  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY            0.556        35.562  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          SLICE_R12C24A   CIN0_TO_COUT0_DELAY  0.278        35.840  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY            0.000        35.840  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          SLICE_R12C24A   CIN1_TO_COUT1_DELAY  0.278        36.118  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY            0.000        36.118  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          SLICE_R12C24B   CIN0_TO_COUT0_DELAY  0.278        36.396  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY            0.662        37.058  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/D1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/S1
                                          SLICE_R12C24B   D1_TO_F1_DELAY       0.450        37.508  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[26]
                                                          NET DELAY            4.397        41.905  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i53_2_lut_rep_395_4_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i53_2_lut_rep_395_4_lut/Z
                                          SLICE_R21C25D   D0_TO_F0_DELAY       0.450        42.355  4       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n17730
                                                          NET DELAY            4.914        47.269  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13219_4_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13219_4_lut/Z
                                          SLICE_R10C18C   D1_TO_F1_DELAY       0.450        47.719  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n15092
                                                          NET DELAY            2.172        49.891  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13240_4_lut/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13240_4_lut/Z
                                          SLICE_R10C18D   D1_TO_F1_DELAY       0.450        50.341  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n15113
                                                          NET DELAY            3.748        54.089  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          SLICE_R9C22A    A1_TO_F1_DELAY       0.477        54.566  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY            0.305        54.871  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          SLICE_R9C22B    C0_TO_F0_DELAY       0.450        55.321  4       
ardyFPGA_inst/risc_v_inst/regs_inst/n62                   NET DELAY            2.172        57.493  1       
i4403_4_lut/A->i4403_4_lut/Z              SLICE_R8C21A    D0_TO_F0_DELAY       0.477        57.970  1       
n5448                                                     NET DELAY            0.305        58.275  1       
i164_4_lut/D->i164_4_lut/Z                SLICE_R8C21A    C1_TO_F1_DELAY       0.477        58.752  1       
ardyFPGA_inst/risc_v_inst/n555                            NET DELAY            0.305        59.057  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          SLICE_R8C21B    C0_TO_F0_DELAY       0.477        59.534  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY            0.305        59.839  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          SLICE_R8C21B    C1_TO_F1_DELAY       0.450        60.289  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY            3.364        63.653  1       
ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/C->ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/Z
                                          SLICE_R9C16D    D1_TO_F1_DELAY       0.450        64.103  1       
ardyFPGA_inst/risc_v_inst/n777[0]                         NET DELAY            2.172        66.275  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/C->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          SLICE_R9C16C    D1_TO_F1_DELAY       0.450        66.725  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY            3.629        70.354  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          SLICE_R8C13A    C1_TO_COUT1_DELAY    0.344        70.698  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY            0.000        70.698  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          SLICE_R8C13B    CIN0_TO_COUT0_DELAY  0.278        70.976  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY            0.000        70.976  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          SLICE_R8C13B    CIN1_TO_COUT1_DELAY  0.278        71.254  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY            0.000        71.254  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          SLICE_R8C13C    CIN0_TO_COUT0_DELAY  0.278        71.532  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY            0.000        71.532  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          SLICE_R8C13C    CIN1_TO_COUT1_DELAY  0.278        71.810  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY            0.000        71.810  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          SLICE_R8C13D    CIN0_TO_COUT0_DELAY  0.278        72.088  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY            0.000        72.088  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          SLICE_R8C13D    CIN1_TO_COUT1_DELAY  0.278        72.366  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY            0.556        72.922  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO0
                                          SLICE_R8C14A    CIN0_TO_COUT0_DELAY  0.278        73.200  2       
ardyFPGA_inst/risc_v_inst/n18775                          NET DELAY            0.000        73.200  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO1
                                          SLICE_R8C14A    CIN1_TO_COUT1_DELAY  0.278        73.478  2       
ardyFPGA_inst/risc_v_inst/n10798                          NET DELAY            0.000        73.478  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO0
                                          SLICE_R8C14B    CIN0_TO_COUT0_DELAY  0.278        73.756  2       
ardyFPGA_inst/risc_v_inst/n18781                          NET DELAY            0.000        73.756  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO1
                                          SLICE_R8C14B    CIN1_TO_COUT1_DELAY  0.278        74.034  2       
ardyFPGA_inst/risc_v_inst/n10800                          NET DELAY            0.662        74.696  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_13/D0->ardyFPGA_inst/risc_v_inst/add_359_add_5_13/S0
                                          SLICE_R8C14C    D0_TO_F0_DELAY       0.477        75.173  1       
ardyFPGA_inst/risc_v_inst/n82[11] ( DI0 )
                                                          NET DELAY            0.000        75.173  1       


                                                             CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364        67.864  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                       NET DELAY      5.510        73.524  1       
                                                             Uncertainty    0.000        73.524  
                                                             Setup time     0.199        73.325  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            73.325  
Arrival Time                                                                            -75.173  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                     -1.848  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q  (SLICE_R19C11B)
Path End         : ardyFPGA_inst.risc_v_inst.regs_inst.REG_d00/WDATA1  (EBR_EBR_R7C20)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 17
Delay Ratio      : 86.6% (route), 13.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -1.732 ns  (Failed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364         5.364  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk                               NET DELAY      5.510        11.024  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i5/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q
                                          SLICE_R19C11B   CLK_TO_Q1_DELAY  1.391        12.415  94      
ardyFPGA_inst/ram_inst/instruction_latch[5]
                                                          NET DELAY        2.358        14.773  1       
ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/A->ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/Z
                                          SLICE_R19C14C   D0_TO_F0_DELAY   0.450        15.223  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n17988
                                                          NET DELAY        3.285        18.508  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/Z
                                          SLICE_R17C13C   D1_TO_F1_DELAY   0.450        18.958  32      
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1152
                                                          NET DELAY        4.993        23.951  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE_R9C21B    D1_TO_F1_DELAY   0.450        24.401  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY        3.033        27.434  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/S1
                                          SLICE_R12C21A   C1_TO_F1_DELAY   0.450        27.884  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[0]
                                                          NET DELAY        3.364        31.248  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i742_3_lut_rep_474/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i742_3_lut_rep_474/Z
                                          SLICE_R16C22A   D0_TO_F0_DELAY   0.450        31.698  74      
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n17809
                                                          NET DELAY        3.364        35.062  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1770_3_lut/C->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1770_3_lut/Z
                                          SLICE_R19C20A   D1_TO_F1_DELAY   0.450        35.512  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n2800
                                                          NET DELAY        2.768        38.280  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2401_3_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2401_3_lut/Z
                                          SLICE_R17C20B   D0_TO_F0_DELAY   0.450        38.730  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n3433
                                                          NET DELAY        3.364        42.094  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2228_3_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2228_3_lut/Z
                                          SLICE_R17C25B   D1_TO_F1_DELAY   0.450        42.544  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n3260
                                                          NET DELAY        4.397        46.941  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2596_3_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2596_3_lut/Z
                                          SLICE_R23C20B   D1_TO_F1_DELAY   0.450        47.391  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n3628
                                                          NET DELAY        3.881        51.272  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i12670_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i12670_4_lut/Z
                                          SLICE_R16C22D   D0_TO_F0_DELAY   0.450        51.722  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/RD_SRL_SRLW_SRLI_SRLIW_SRA_SRAW_SRAI_SRAIW[1]
                                                          NET DELAY        2.172        53.894  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_2_lut_3_lut_4_lut/Z
                                          SLICE_R17C23A   D1_TO_F1_DELAY   0.450        54.344  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n40_c
                                                          NET DELAY        2.490        56.834  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_346/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_4_lut_adj_346/Z
                                          SLICE_R17C23B   B1_TO_F1_DELAY   0.450        57.284  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n7_adj_1379
                                                          NET DELAY        2.556        59.840  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i18_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i18_4_lut/Z
                                          SLICE_R16C23B   A0_TO_F0_DELAY   0.450        60.290  5       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rd_alu[1]
                                                          NET DELAY        3.629        63.919  1       
ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_672/D->ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_672/Z
                                          SLICE_R13C21C   C1_TO_F1_DELAY   0.450        64.369  1       
ardyFPGA_inst/risc_v_inst/n87_adj_1575                    NET DELAY        3.285        67.654  1       
ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_561/A->ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_561/Z
                                          SLICE_R15C23C   D1_TO_F1_DELAY   0.450        68.104  2       
ardyFPGA_inst/risc_v_inst/n72_adj_1505                    NET DELAY        2.172        70.276  1       
ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_678/B->ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_678/Z
                                          SLICE_R16C23C   D1_TO_F1_DELAY   0.450        70.726  2       
ardyFPGA_inst/risc_v_inst/regs_inst/n18394 ( WDATA1 )
                                                          NET DELAY        4.225        74.951  1       


                                                             CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364        67.864  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk ( WCLK )                      NET DELAY      5.510        73.524  1       
                                                             Uncertainty    0.000        73.524  
                                                             Setup time     0.305        73.219  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            73.219  
Arrival Time                                                                            -74.951  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                     -1.732  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q  (SLICE_R19C11B)
Path End         : ardyFPGA_inst.risc_v_inst.regs_inst.REG0/WDATA0  (EBR_EBR_R7C22)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 45
Delay Ratio      : 73.5% (route), 26.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -1.638 ns  (Failed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364         5.364  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk                               NET DELAY      5.510        11.024  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i5/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q
                                          SLICE_R19C11B   CLK_TO_Q1_DELAY      1.391        12.415  94      
ardyFPGA_inst/ram_inst/instruction_latch[5]
                                                          NET DELAY            2.358        14.773  1       
ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/A->ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/Z
                                          SLICE_R19C14C   D0_TO_F0_DELAY       0.450        15.223  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n17988
                                                          NET DELAY            3.285        18.508  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/Z
                                          SLICE_R17C13C   D1_TO_F1_DELAY       0.450        18.958  32      
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1152
                                                          NET DELAY            4.993        23.951  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE_R9C21B    D1_TO_F1_DELAY       0.450        24.401  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY            3.033        27.434  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          SLICE_R12C21A   C1_TO_COUT1_DELAY    0.344        27.778  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY            0.000        27.778  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          SLICE_R12C21B   CIN0_TO_COUT0_DELAY  0.278        28.056  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY            0.000        28.056  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          SLICE_R12C21B   CIN1_TO_COUT1_DELAY  0.278        28.334  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY            0.000        28.334  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          SLICE_R12C21C   CIN0_TO_COUT0_DELAY  0.278        28.612  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY            0.000        28.612  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          SLICE_R12C21C   CIN1_TO_COUT1_DELAY  0.278        28.890  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY            0.000        28.890  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          SLICE_R12C21D   CIN0_TO_COUT0_DELAY  0.278        29.168  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY            0.000        29.168  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          SLICE_R12C21D   CIN1_TO_COUT1_DELAY  0.278        29.446  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY            0.556        30.002  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          SLICE_R12C22A   CIN0_TO_COUT0_DELAY  0.278        30.280  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY            0.000        30.280  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          SLICE_R12C22A   CIN1_TO_COUT1_DELAY  0.278        30.558  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY            0.000        30.558  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          SLICE_R12C22B   CIN0_TO_COUT0_DELAY  0.278        30.836  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY            0.000        30.836  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          SLICE_R12C22B   CIN1_TO_COUT1_DELAY  0.278        31.114  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY            0.000        31.114  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          SLICE_R12C22C   CIN0_TO_COUT0_DELAY  0.278        31.392  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY            0.000        31.392  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          SLICE_R12C22C   CIN1_TO_COUT1_DELAY  0.278        31.670  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY            0.000        31.670  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          SLICE_R12C22D   CIN0_TO_COUT0_DELAY  0.278        31.948  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY            0.000        31.948  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          SLICE_R12C22D   CIN1_TO_COUT1_DELAY  0.278        32.226  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY            0.556        32.782  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          SLICE_R12C23A   CIN0_TO_COUT0_DELAY  0.278        33.060  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY            0.000        33.060  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          SLICE_R12C23A   CIN1_TO_COUT1_DELAY  0.278        33.338  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY            0.000        33.338  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          SLICE_R12C23B   CIN0_TO_COUT0_DELAY  0.278        33.616  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY            0.000        33.616  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          SLICE_R12C23B   CIN1_TO_COUT1_DELAY  0.278        33.894  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY            0.000        33.894  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          SLICE_R12C23C   CIN0_TO_COUT0_DELAY  0.278        34.172  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY            0.000        34.172  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          SLICE_R12C23C   CIN1_TO_COUT1_DELAY  0.278        34.450  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY            0.000        34.450  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          SLICE_R12C23D   CIN0_TO_COUT0_DELAY  0.278        34.728  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY            0.000        34.728  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          SLICE_R12C23D   CIN1_TO_COUT1_DELAY  0.278        35.006  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY            0.556        35.562  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          SLICE_R12C24A   CIN0_TO_COUT0_DELAY  0.278        35.840  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY            0.000        35.840  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          SLICE_R12C24A   CIN1_TO_COUT1_DELAY  0.278        36.118  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY            0.000        36.118  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          SLICE_R12C24B   CIN0_TO_COUT0_DELAY  0.278        36.396  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY            0.662        37.058  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/D1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/S1
                                          SLICE_R12C24B   D1_TO_F1_DELAY       0.450        37.508  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[26]
                                                          NET DELAY            4.397        41.905  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i53_2_lut_rep_395_4_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i53_2_lut_rep_395_4_lut/Z
                                          SLICE_R21C25D   D0_TO_F0_DELAY       0.450        42.355  4       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n17730
                                                          NET DELAY            4.914        47.269  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13219_4_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13219_4_lut/Z
                                          SLICE_R10C18C   D1_TO_F1_DELAY       0.450        47.719  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n15092
                                                          NET DELAY            2.172        49.891  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13240_4_lut/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13240_4_lut/Z
                                          SLICE_R10C18D   D1_TO_F1_DELAY       0.450        50.341  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n15113
                                                          NET DELAY            3.748        54.089  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          SLICE_R9C22A    A1_TO_F1_DELAY       0.477        54.566  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY            0.305        54.871  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          SLICE_R9C22B    C0_TO_F0_DELAY       0.477        55.348  4       
ardyFPGA_inst/risc_v_inst/regs_inst/n62                   NET DELAY            0.305        55.653  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4405_4_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4405_4_lut/Z
                                          SLICE_R9C22B    C1_TO_F1_DELAY       0.450        56.103  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n83
                                                          NET DELAY            2.172        58.275  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_4_lut_adj_355/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_4_lut_adj_355/Z
                                          SLICE_R10C23B   D0_TO_F0_DELAY       0.477        58.752  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n13835
                                                          NET DELAY            0.305        59.057  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i132_3_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i132_3_lut/Z
                                          SLICE_R10C23B   C1_TO_F1_DELAY       0.450        59.507  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n98
                                                          NET DELAY            2.172        61.679  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_353/C->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_353/Z
                                          SLICE_R9C22D    D0_TO_F0_DELAY       0.477        62.156  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n104
                                                          NET DELAY            0.305        62.461  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_246/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i3_3_lut_4_lut_adj_246/Z
                                          SLICE_R9C22D    C1_TO_F1_DELAY       0.477        62.938  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n8_adj_1239
                                                          NET DELAY            0.305        63.243  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4468_4_lut/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i4468_4_lut/Z
                                          SLICE_R9C23A    C0_TO_F0_DELAY       0.450        63.693  5       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rd_alu[0]
                                                          NET DELAY            2.437        66.130  1       
ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_658/D->ardyFPGA_inst/risc_v_inst/i1_2_lut_4_lut_adj_658/Z
                                          SLICE_R10C23C   C1_TO_F1_DELAY       0.450        66.580  1       
ardyFPGA_inst/risc_v_inst/n87                             NET DELAY            2.172        68.752  1       
ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_556/A->ardyFPGA_inst/risc_v_inst/i2_4_lut_adj_556/Z
                                          SLICE_R10C24B   D1_TO_F1_DELAY       0.450        69.202  2       
ardyFPGA_inst/risc_v_inst/n72_adj_1504                    NET DELAY            2.437        71.639  1       
ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_677/B->ardyFPGA_inst/risc_v_inst/i2_4_lut_rep_677/Z
                                          SLICE_R9C23B    C0_TO_F0_DELAY       0.450        72.089  2       
ardyFPGA_inst/risc_v_inst/regs_inst/n18393 ( WDATA0 )
                                                          NET DELAY            2.768        74.857  1       


                                                             CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364        67.864  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk ( WCLK )                      NET DELAY      5.510        73.524  1       
                                                             Uncertainty    0.000        73.524  
                                                             Setup time     0.305        73.219  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            73.219  
Arrival Time                                                                            -74.857  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                     -1.638  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q  (SLICE_R19C11B)
Path End         : ardyFPGA_inst/risc_v_inst/PC_i0_i11/D  (SLICE_R8C14B)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 53
Delay Ratio      : 70.5% (route), 29.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -1.570 ns  (Failed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364         5.364  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk                               NET DELAY      5.510        11.024  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i5/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q
                                          SLICE_R19C11B   CLK_TO_Q1_DELAY      1.391        12.415  94      
ardyFPGA_inst/ram_inst/instruction_latch[5]
                                                          NET DELAY            2.358        14.773  1       
ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/A->ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/Z
                                          SLICE_R19C14C   D0_TO_F0_DELAY       0.450        15.223  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n17988
                                                          NET DELAY            3.285        18.508  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/Z
                                          SLICE_R17C13C   D1_TO_F1_DELAY       0.450        18.958  32      
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1152
                                                          NET DELAY            4.993        23.951  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE_R9C21B    D1_TO_F1_DELAY       0.450        24.401  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY            3.033        27.434  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          SLICE_R12C21A   C1_TO_COUT1_DELAY    0.344        27.778  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY            0.000        27.778  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          SLICE_R12C21B   CIN0_TO_COUT0_DELAY  0.278        28.056  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY            0.000        28.056  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          SLICE_R12C21B   CIN1_TO_COUT1_DELAY  0.278        28.334  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY            0.000        28.334  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          SLICE_R12C21C   CIN0_TO_COUT0_DELAY  0.278        28.612  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY            0.000        28.612  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          SLICE_R12C21C   CIN1_TO_COUT1_DELAY  0.278        28.890  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY            0.000        28.890  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          SLICE_R12C21D   CIN0_TO_COUT0_DELAY  0.278        29.168  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY            0.000        29.168  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          SLICE_R12C21D   CIN1_TO_COUT1_DELAY  0.278        29.446  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY            0.556        30.002  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          SLICE_R12C22A   CIN0_TO_COUT0_DELAY  0.278        30.280  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY            0.000        30.280  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          SLICE_R12C22A   CIN1_TO_COUT1_DELAY  0.278        30.558  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY            0.000        30.558  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          SLICE_R12C22B   CIN0_TO_COUT0_DELAY  0.278        30.836  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY            0.000        30.836  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          SLICE_R12C22B   CIN1_TO_COUT1_DELAY  0.278        31.114  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY            0.000        31.114  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO0
                                          SLICE_R12C22C   CIN0_TO_COUT0_DELAY  0.278        31.392  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18469
                                                          NET DELAY            0.000        31.392  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/CO1
                                          SLICE_R12C22C   CIN1_TO_COUT1_DELAY  0.278        31.670  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10818
                                                          NET DELAY            0.000        31.670  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO0
                                          SLICE_R12C22D   CIN0_TO_COUT0_DELAY  0.278        31.948  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18472
                                                          NET DELAY            0.000        31.948  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_15/CO1
                                          SLICE_R12C22D   CIN1_TO_COUT1_DELAY  0.278        32.226  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10820
                                                          NET DELAY            0.556        32.782  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO0
                                          SLICE_R12C23A   CIN0_TO_COUT0_DELAY  0.278        33.060  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18475
                                                          NET DELAY            0.000        33.060  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_17/CO1
                                          SLICE_R12C23A   CIN1_TO_COUT1_DELAY  0.278        33.338  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10822
                                                          NET DELAY            0.000        33.338  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO0
                                          SLICE_R12C23B   CIN0_TO_COUT0_DELAY  0.278        33.616  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18541
                                                          NET DELAY            0.000        33.616  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_19/CO1
                                          SLICE_R12C23B   CIN1_TO_COUT1_DELAY  0.278        33.894  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10824
                                                          NET DELAY            0.000        33.894  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO0
                                          SLICE_R12C23C   CIN0_TO_COUT0_DELAY  0.278        34.172  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18559
                                                          NET DELAY            0.000        34.172  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_21/CO1
                                          SLICE_R12C23C   CIN1_TO_COUT1_DELAY  0.278        34.450  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10826
                                                          NET DELAY            0.000        34.450  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO0
                                          SLICE_R12C23D   CIN0_TO_COUT0_DELAY  0.278        34.728  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18580
                                                          NET DELAY            0.000        34.728  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_23/CO1
                                          SLICE_R12C23D   CIN1_TO_COUT1_DELAY  0.278        35.006  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10828
                                                          NET DELAY            0.556        35.562  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO0
                                          SLICE_R12C24A   CIN0_TO_COUT0_DELAY  0.278        35.840  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18595
                                                          NET DELAY            0.000        35.840  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_25/CO1
                                          SLICE_R12C24A   CIN1_TO_COUT1_DELAY  0.278        36.118  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10830
                                                          NET DELAY            0.000        36.118  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/CO0
                                          SLICE_R12C24B   CIN0_TO_COUT0_DELAY  0.278        36.396  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18613
                                                          NET DELAY            0.662        37.058  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/D1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_27/S1
                                          SLICE_R12C24B   D1_TO_F1_DELAY       0.450        37.508  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[26]
                                                          NET DELAY            4.397        41.905  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i53_2_lut_rep_395_4_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__I_0_i53_2_lut_rep_395_4_lut/Z
                                          SLICE_R21C25D   D0_TO_F0_DELAY       0.450        42.355  4       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n17730
                                                          NET DELAY            4.914        47.269  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13219_4_lut/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13219_4_lut/Z
                                          SLICE_R10C18C   D1_TO_F1_DELAY       0.450        47.719  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n15092
                                                          NET DELAY            2.172        49.891  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13240_4_lut/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i13240_4_lut/Z
                                          SLICE_R10C18D   D1_TO_F1_DELAY       0.450        50.341  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n15113
                                                          NET DELAY            3.748        54.089  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/D->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i60_4_lut/Z
                                          SLICE_R9C22A    A1_TO_F1_DELAY       0.477        54.566  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n60_adj_1463
                                                          NET DELAY            0.305        54.871  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_3_i62_4_lut/Z
                                          SLICE_R9C22B    C0_TO_F0_DELAY       0.450        55.321  4       
ardyFPGA_inst/risc_v_inst/regs_inst/n62                   NET DELAY            2.172        57.493  1       
i4403_4_lut/A->i4403_4_lut/Z              SLICE_R8C21A    D0_TO_F0_DELAY       0.477        57.970  1       
n5448                                                     NET DELAY            0.305        58.275  1       
i164_4_lut/D->i164_4_lut/Z                SLICE_R8C21A    C1_TO_F1_DELAY       0.477        58.752  1       
ardyFPGA_inst/risc_v_inst/n555                            NET DELAY            0.305        59.057  1       
ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/D->ardyFPGA_inst/risc_v_inst/i262_3_lut_4_lut/Z
                                          SLICE_R8C21B    C0_TO_F0_DELAY       0.477        59.534  1       
ardyFPGA_inst/risc_v_inst/n4246                           NET DELAY            0.305        59.839  1       
ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/B->ardyFPGA_inst/risc_v_inst/i3_4_lut_adj_681/Z
                                          SLICE_R8C21B    C1_TO_F1_DELAY       0.450        60.289  33      
ardyFPGA_inst/risc_v_inst/n698                            NET DELAY            3.364        63.653  1       
ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/C->ardyFPGA_inst/risc_v_inst/mux_288_i1_4_lut/Z
                                          SLICE_R9C16D    D1_TO_F1_DELAY       0.450        64.103  1       
ardyFPGA_inst/risc_v_inst/n777[0]                         NET DELAY            2.172        66.275  1       
ardyFPGA_inst/risc_v_inst/i9829_4_lut/C->ardyFPGA_inst/risc_v_inst/i9829_4_lut/Z
                                          SLICE_R9C16C    D1_TO_F1_DELAY       0.450        66.725  1       
ardyFPGA_inst/risc_v_inst/n10642                          NET DELAY            3.629        70.354  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_1/C1->ardyFPGA_inst/risc_v_inst/add_359_add_5_1/CO1
                                          SLICE_R8C13A    C1_TO_COUT1_DELAY    0.344        70.698  2       
ardyFPGA_inst/risc_v_inst/n10790                          NET DELAY            0.000        70.698  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO0
                                          SLICE_R8C13B    CIN0_TO_COUT0_DELAY  0.278        70.976  2       
ardyFPGA_inst/risc_v_inst/n18754                          NET DELAY            0.000        70.976  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_3/CO1
                                          SLICE_R8C13B    CIN1_TO_COUT1_DELAY  0.278        71.254  2       
ardyFPGA_inst/risc_v_inst/n10792                          NET DELAY            0.000        71.254  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO0
                                          SLICE_R8C13C    CIN0_TO_COUT0_DELAY  0.278        71.532  2       
ardyFPGA_inst/risc_v_inst/n18763                          NET DELAY            0.000        71.532  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_5/CO1
                                          SLICE_R8C13C    CIN1_TO_COUT1_DELAY  0.278        71.810  2       
ardyFPGA_inst/risc_v_inst/n10794                          NET DELAY            0.000        71.810  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO0
                                          SLICE_R8C13D    CIN0_TO_COUT0_DELAY  0.278        72.088  2       
ardyFPGA_inst/risc_v_inst/n18769                          NET DELAY            0.000        72.088  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_7/CO1
                                          SLICE_R8C13D    CIN1_TO_COUT1_DELAY  0.278        72.366  2       
ardyFPGA_inst/risc_v_inst/n10796                          NET DELAY            0.556        72.922  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO0
                                          SLICE_R8C14A    CIN0_TO_COUT0_DELAY  0.278        73.200  2       
ardyFPGA_inst/risc_v_inst/n18775                          NET DELAY            0.000        73.200  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/add_359_add_5_9/CO1
                                          SLICE_R8C14A    CIN1_TO_COUT1_DELAY  0.278        73.478  2       
ardyFPGA_inst/risc_v_inst/n10798                          NET DELAY            0.000        73.478  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/CO0
                                          SLICE_R8C14B    CIN0_TO_COUT0_DELAY  0.278        73.756  2       
ardyFPGA_inst/risc_v_inst/n18781                          NET DELAY            0.662        74.418  1       
ardyFPGA_inst/risc_v_inst/add_359_add_5_11/D1->ardyFPGA_inst/risc_v_inst/add_359_add_5_11/S1
                                          SLICE_R8C14B    D1_TO_F1_DELAY       0.477        74.895  1       
ardyFPGA_inst/risc_v_inst/n82[10] ( DI1 )
                                                          NET DELAY            0.000        74.895  1       


                                                             CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364        67.864  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                       NET DELAY      5.510        73.524  1       
                                                             Uncertainty    0.000        73.524  
                                                             Setup time     0.199        73.325  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            73.325  
Arrival Time                                                                            -74.895  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                     -1.570  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q  (SLICE_R19C11B)
Path End         : ardyFPGA_inst.risc_v_inst.regs_inst.REG1/WDATA15  (EBR_EBR_R7C26)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 45
Delay Ratio      : 74.8% (route), 25.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -1.491 ns  (Failed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364         5.364  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk                               NET DELAY      5.510        11.024  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i5/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q
                                          SLICE_R19C11B   CLK_TO_Q1_DELAY      1.391        12.415  94      
ardyFPGA_inst/ram_inst/instruction_latch[5]
                                                          NET DELAY            2.358        14.773  1       
ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/A->ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/Z
                                          SLICE_R19C14C   D0_TO_F0_DELAY       0.450        15.223  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n17988
                                                          NET DELAY            3.285        18.508  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/Z
                                          SLICE_R17C13C   D1_TO_F1_DELAY       0.450        18.958  32      
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1152
                                                          NET DELAY            4.993        23.951  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE_R9C21B    D1_TO_F1_DELAY       0.450        24.401  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY            3.033        27.434  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          SLICE_R12C21A   C1_TO_COUT1_DELAY    0.344        27.778  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY            0.000        27.778  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          SLICE_R12C21B   CIN0_TO_COUT0_DELAY  0.278        28.056  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY            0.000        28.056  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          SLICE_R12C21B   CIN1_TO_COUT1_DELAY  0.278        28.334  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY            0.000        28.334  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          SLICE_R12C21C   CIN0_TO_COUT0_DELAY  0.278        28.612  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY            0.000        28.612  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          SLICE_R12C21C   CIN1_TO_COUT1_DELAY  0.278        28.890  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY            0.000        28.890  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          SLICE_R12C21D   CIN0_TO_COUT0_DELAY  0.278        29.168  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY            0.000        29.168  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          SLICE_R12C21D   CIN1_TO_COUT1_DELAY  0.278        29.446  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY            0.556        30.002  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          SLICE_R12C22A   CIN0_TO_COUT0_DELAY  0.278        30.280  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY            0.000        30.280  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          SLICE_R12C22A   CIN1_TO_COUT1_DELAY  0.278        30.558  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY            0.000        30.558  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          SLICE_R12C22B   CIN0_TO_COUT0_DELAY  0.278        30.836  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY            0.000        30.836  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          SLICE_R12C22B   CIN1_TO_COUT1_DELAY  0.278        31.114  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY            0.662        31.776  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/S0
                                          SLICE_R12C22C   D0_TO_F0_DELAY       0.450        32.226  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[11]
                                                          NET DELAY            3.881        36.107  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i778_3_lut_rep_429/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i778_3_lut_rep_429/Z
                                          SLICE_R17C15A   D1_TO_F1_DELAY       0.450        36.557  3       
ardyFPGA_inst/risc_v_inst/regs_inst/n17764
                                                          NET DELAY            4.742        41.299  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_13/C0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_13/CO0
                                          SLICE_R14C22C   C0_TO_COUT0_DELAY    0.344        41.643  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18496
                                                          NET DELAY            0.000        41.643  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_13/CO1
                                          SLICE_R14C22C   CIN1_TO_COUT1_DELAY  0.278        41.921  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10851
                                                          NET DELAY            0.000        41.921  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_15/CO0
                                          SLICE_R14C22D   CIN0_TO_COUT0_DELAY  0.278        42.199  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18499
                                                          NET DELAY            0.000        42.199  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_15/CO1
                                          SLICE_R14C22D   CIN1_TO_COUT1_DELAY  0.278        42.477  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10853
                                                          NET DELAY            0.556        43.033  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_17/CO0
                                          SLICE_R14C23A   CIN0_TO_COUT0_DELAY  0.278        43.311  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18502
                                                          NET DELAY            0.000        43.311  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_17/CO1
                                          SLICE_R14C23A   CIN1_TO_COUT1_DELAY  0.278        43.589  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10855
                                                          NET DELAY            0.000        43.589  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_19/CO0
                                          SLICE_R14C23B   CIN0_TO_COUT0_DELAY  0.278        43.867  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18544
                                                          NET DELAY            0.000        43.867  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_19/CO1
                                          SLICE_R14C23B   CIN1_TO_COUT1_DELAY  0.278        44.145  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10857
                                                          NET DELAY            0.000        44.145  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_21/CO0
                                          SLICE_R14C23C   CIN0_TO_COUT0_DELAY  0.278        44.423  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18562
                                                          NET DELAY            0.000        44.423  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_21/CO1
                                          SLICE_R14C23C   CIN1_TO_COUT1_DELAY  0.278        44.701  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10859
                                                          NET DELAY            0.000        44.701  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_23/CO0
                                          SLICE_R14C23D   CIN0_TO_COUT0_DELAY  0.278        44.979  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18577
                                                          NET DELAY            0.000        44.979  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_23/CO1
                                          SLICE_R14C23D   CIN1_TO_COUT1_DELAY  0.278        45.257  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10861
                                                          NET DELAY            0.556        45.813  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_25/CO0
                                          SLICE_R14C24A   CIN0_TO_COUT0_DELAY  0.278        46.091  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18598
                                                          NET DELAY            0.000        46.091  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_25/CO1
                                          SLICE_R14C24A   CIN1_TO_COUT1_DELAY  0.278        46.369  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10863
                                                          NET DELAY            0.000        46.369  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_27/CO0
                                          SLICE_R14C24B   CIN0_TO_COUT0_DELAY  0.278        46.647  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18616
                                                          NET DELAY            0.000        46.647  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_27/CO1
                                          SLICE_R14C24B   CIN1_TO_COUT1_DELAY  0.278        46.925  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10865
                                                          NET DELAY            0.000        46.925  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_29/CO0
                                          SLICE_R14C24C   CIN0_TO_COUT0_DELAY  0.278        47.203  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18634
                                                          NET DELAY            0.000        47.203  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_29/CO1
                                          SLICE_R14C24C   CIN1_TO_COUT1_DELAY  0.278        47.481  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10867
                                                          NET DELAY            0.000        47.481  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_31/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_31/CO0
                                          SLICE_R14C24D   CIN0_TO_COUT0_DELAY  0.278        47.759  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18652
                                                          NET DELAY            0.000        47.759  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_31/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_31/CO1
                                          SLICE_R14C24D   CIN1_TO_COUT1_DELAY  0.278        48.037  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10869
                                                          NET DELAY            1.219        49.256  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_33/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_33/S0
                                          SLICE_R14C25A   D0_TO_F0_DELAY       0.450        49.706  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[31]_2
                                                          NET DELAY            4.477        54.183  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_359/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_359/Z
                                          SLICE_R18C27C   D1_TO_F1_DELAY       0.450        54.633  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n5
                                                          NET DELAY            3.364        57.997  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i41_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i41_4_lut/Z
                                          SLICE_R14C28C   D0_TO_F0_DELAY       0.450        58.447  5       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rd_alu[31]
                                                          NET DELAY            2.172        60.619  1       
ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_31_i3_4_lut/B->ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_31_i3_4_lut/Z
                                          SLICE_R14C27D   D0_TO_F0_DELAY       0.450        61.069  1       
ardyFPGA_inst/risc_v_inst/n3_adj_1558                     NET DELAY            2.768        63.837  1       
ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_31_i7_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_31_i7_3_lut_4_lut/Z
                                          SLICE_R14C28D   D0_TO_F0_DELAY       0.477        64.314  1       
ardyFPGA_inst/risc_v_inst/rd_31__N_395[31]
                                                          NET DELAY            0.305        64.619  1       
ardyFPGA_inst/risc_v_inst/i114_4_lut_adj_533/A->ardyFPGA_inst/risc_v_inst/i114_4_lut_adj_533/Z
                                          SLICE_R14C28D   C1_TO_F1_DELAY       0.450        65.069  1       
ardyFPGA_inst/risc_v_inst/n73_adj_1555                    NET DELAY            2.172        67.241  1       
ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_532/A->ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_532/Z
                                          SLICE_R14C29A   D1_TO_F1_DELAY       0.450        67.691  2       
ardyFPGA_inst/risc_v_inst/n88_adj_1503                    NET DELAY            2.172        69.863  1       
ardyFPGA_inst/risc_v_inst/i13956_4_lut_rep_675/B->ardyFPGA_inst/risc_v_inst/i13956_4_lut_rep_675/Z
                                          SLICE_R14C29A   D0_TO_F0_DELAY       0.450        70.313  2       
ardyFPGA_inst/risc_v_inst/regs_inst/n18391 ( WDATA15 )
                                                          NET DELAY            4.397        74.710  1       


                                                             CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364        67.864  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk ( WCLK )                      NET DELAY      5.510        73.524  1       
                                                             Uncertainty    0.000        73.524  
                                                             Setup time     0.305        73.219  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            73.219  
Arrival Time                                                                            -74.710  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                     -1.491  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q  (SLICE_R19C11B)
Path End         : ardyFPGA_inst.risc_v_inst.regs_inst.REG_d01/WDATA15  (EBR_EBR_R7C24)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 45
Delay Ratio      : 74.8% (route), 25.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 62.500 ns 
Path Slack       : -1.491 ns  (Failed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364         5.364  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk                               NET DELAY      5.510        11.024  1       



ardyFPGA_inst/risc_v_inst/instruction_latch__i5/CK->ardyFPGA_inst/risc_v_inst/instruction_latch__i5/Q
                                          SLICE_R19C11B   CLK_TO_Q1_DELAY      1.391        12.415  94      
ardyFPGA_inst/ram_inst/instruction_latch[5]
                                                          NET DELAY            2.358        14.773  1       
ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/A->ardyFPGA_inst/risc_v_inst/enter_interrupt_I_145_i5_2_lut_rep_653/Z
                                          SLICE_R19C14C   D0_TO_F0_DELAY       0.450        15.223  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n17988
                                                          NET DELAY            3.285        18.508  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i2_2_lut_3_lut_4_lut/Z
                                          SLICE_R17C13C   D1_TO_F1_DELAY       0.450        18.958  32      
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1152
                                                          NET DELAY            4.993        23.951  1       
ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/regs_inst/i735_3_lut_4_lut/Z
                                          SLICE_R9C21B    D1_TO_F1_DELAY       0.450        24.401  4       
ardyFPGA_inst/risc_v_inst/regs_inst/TMP_31__N_1118[0]
                                                          NET DELAY            3.033        27.434  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/C1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_1/CO1
                                          SLICE_R12C21A   C1_TO_COUT1_DELAY    0.344        27.778  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10806
                                                          NET DELAY            0.000        27.778  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO0
                                          SLICE_R12C21B   CIN0_TO_COUT0_DELAY  0.278        28.056  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18454
                                                          NET DELAY            0.000        28.056  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_3/CO1
                                          SLICE_R12C21B   CIN1_TO_COUT1_DELAY  0.278        28.334  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10808
                                                          NET DELAY            0.000        28.334  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO0
                                          SLICE_R12C21C   CIN0_TO_COUT0_DELAY  0.278        28.612  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18457
                                                          NET DELAY            0.000        28.612  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_5/CO1
                                          SLICE_R12C21C   CIN1_TO_COUT1_DELAY  0.278        28.890  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10810
                                                          NET DELAY            0.000        28.890  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO0
                                          SLICE_R12C21D   CIN0_TO_COUT0_DELAY  0.278        29.168  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18460
                                                          NET DELAY            0.000        29.168  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_7/CO1
                                          SLICE_R12C21D   CIN1_TO_COUT1_DELAY  0.278        29.446  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10812
                                                          NET DELAY            0.556        30.002  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO0
                                          SLICE_R12C22A   CIN0_TO_COUT0_DELAY  0.278        30.280  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18463
                                                          NET DELAY            0.000        30.280  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_9/CO1
                                          SLICE_R12C22A   CIN1_TO_COUT1_DELAY  0.278        30.558  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10814
                                                          NET DELAY            0.000        30.558  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO0
                                          SLICE_R12C22B   CIN0_TO_COUT0_DELAY  0.278        30.836  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18466
                                                          NET DELAY            0.000        30.836  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_11/CO1
                                          SLICE_R12C22B   CIN1_TO_COUT1_DELAY  0.278        31.114  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10816
                                                          NET DELAY            0.662        31.776  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1118_31__I_0_add_2_add_5_13/S0
                                          SLICE_R12C22C   D0_TO_F0_DELAY       0.450        32.226  3       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/TMP_31__N_1086[11]
                                                          NET DELAY            3.881        36.107  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i778_3_lut_rep_429/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i778_3_lut_rep_429/Z
                                          SLICE_R17C15A   D1_TO_F1_DELAY       0.450        36.557  3       
ardyFPGA_inst/risc_v_inst/regs_inst/n17764
                                                          NET DELAY            4.742        41.299  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_13/C0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_13/CO0
                                          SLICE_R14C22C   C0_TO_COUT0_DELAY    0.344        41.643  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18496
                                                          NET DELAY            0.000        41.643  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_13/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_13/CO1
                                          SLICE_R14C22C   CIN1_TO_COUT1_DELAY  0.278        41.921  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10851
                                                          NET DELAY            0.000        41.921  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_15/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_15/CO0
                                          SLICE_R14C22D   CIN0_TO_COUT0_DELAY  0.278        42.199  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18499
                                                          NET DELAY            0.000        42.199  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_15/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_15/CO1
                                          SLICE_R14C22D   CIN1_TO_COUT1_DELAY  0.278        42.477  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10853
                                                          NET DELAY            0.556        43.033  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_17/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_17/CO0
                                          SLICE_R14C23A   CIN0_TO_COUT0_DELAY  0.278        43.311  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18502
                                                          NET DELAY            0.000        43.311  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_17/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_17/CO1
                                          SLICE_R14C23A   CIN1_TO_COUT1_DELAY  0.278        43.589  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10855
                                                          NET DELAY            0.000        43.589  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_19/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_19/CO0
                                          SLICE_R14C23B   CIN0_TO_COUT0_DELAY  0.278        43.867  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18544
                                                          NET DELAY            0.000        43.867  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_19/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_19/CO1
                                          SLICE_R14C23B   CIN1_TO_COUT1_DELAY  0.278        44.145  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10857
                                                          NET DELAY            0.000        44.145  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_21/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_21/CO0
                                          SLICE_R14C23C   CIN0_TO_COUT0_DELAY  0.278        44.423  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18562
                                                          NET DELAY            0.000        44.423  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_21/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_21/CO1
                                          SLICE_R14C23C   CIN1_TO_COUT1_DELAY  0.278        44.701  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10859
                                                          NET DELAY            0.000        44.701  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_23/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_23/CO0
                                          SLICE_R14C23D   CIN0_TO_COUT0_DELAY  0.278        44.979  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18577
                                                          NET DELAY            0.000        44.979  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_23/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_23/CO1
                                          SLICE_R14C23D   CIN1_TO_COUT1_DELAY  0.278        45.257  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10861
                                                          NET DELAY            0.556        45.813  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_25/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_25/CO0
                                          SLICE_R14C24A   CIN0_TO_COUT0_DELAY  0.278        46.091  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18598
                                                          NET DELAY            0.000        46.091  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_25/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_25/CO1
                                          SLICE_R14C24A   CIN1_TO_COUT1_DELAY  0.278        46.369  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10863
                                                          NET DELAY            0.000        46.369  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_27/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_27/CO0
                                          SLICE_R14C24B   CIN0_TO_COUT0_DELAY  0.278        46.647  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18616
                                                          NET DELAY            0.000        46.647  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_27/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_27/CO1
                                          SLICE_R14C24B   CIN1_TO_COUT1_DELAY  0.278        46.925  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10865
                                                          NET DELAY            0.000        46.925  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_29/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_29/CO0
                                          SLICE_R14C24C   CIN0_TO_COUT0_DELAY  0.278        47.203  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18634
                                                          NET DELAY            0.000        47.203  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_29/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_29/CO1
                                          SLICE_R14C24C   CIN1_TO_COUT1_DELAY  0.278        47.481  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10867
                                                          NET DELAY            0.000        47.481  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_31/CI0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_31/CO0
                                          SLICE_R14C24D   CIN0_TO_COUT0_DELAY  0.278        47.759  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n18652
                                                          NET DELAY            0.000        47.759  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_31/CI1->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_31/CO1
                                          SLICE_R14C24D   CIN1_TO_COUT1_DELAY  0.278        48.037  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n10869
                                                          NET DELAY            1.219        49.256  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_33/D0->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rs1_31__I_0_2_add_5_33/S0
                                          SLICE_R14C25A   D0_TO_F0_DELAY       0.450        49.706  2       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/RD_ADDI_ADDIW_ADD_ADDW_SUB_SUBW[31]_2
                                                          NET DELAY            4.477        54.183  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_359/A->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i1_4_lut_adj_359/Z
                                          SLICE_R18C27C   D1_TO_F1_DELAY       0.450        54.633  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/n5
                                                          NET DELAY            3.364        57.997  1       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i41_4_lut/B->ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/i41_4_lut/Z
                                          SLICE_R14C28C   D0_TO_F0_DELAY       0.450        58.447  5       
ardyFPGA_inst/risc_v_inst/risc_v_alu_lite_inst/rd_alu[31]
                                                          NET DELAY            2.172        60.619  1       
ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_31_i3_4_lut/B->ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_31_i3_4_lut/Z
                                          SLICE_R14C27D   D0_TO_F0_DELAY       0.450        61.069  1       
ardyFPGA_inst/risc_v_inst/n3_adj_1558                     NET DELAY            2.768        63.837  1       
ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_31_i7_3_lut_4_lut/C->ardyFPGA_inst/risc_v_inst/instruction_latch_14__I_0_Mux_31_i7_3_lut_4_lut/Z
                                          SLICE_R14C28D   D0_TO_F0_DELAY       0.477        64.314  1       
ardyFPGA_inst/risc_v_inst/rd_31__N_395[31]
                                                          NET DELAY            0.305        64.619  1       
ardyFPGA_inst/risc_v_inst/i114_4_lut_adj_533/A->ardyFPGA_inst/risc_v_inst/i114_4_lut_adj_533/Z
                                          SLICE_R14C28D   C1_TO_F1_DELAY       0.450        65.069  1       
ardyFPGA_inst/risc_v_inst/n73_adj_1555                    NET DELAY            2.172        67.241  1       
ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_532/A->ardyFPGA_inst/risc_v_inst/i113_4_lut_adj_532/Z
                                          SLICE_R14C29A   D1_TO_F1_DELAY       0.450        67.691  2       
ardyFPGA_inst/risc_v_inst/n88_adj_1503                    NET DELAY            2.172        69.863  1       
ardyFPGA_inst/risc_v_inst/i13956_4_lut_rep_675/B->ardyFPGA_inst/risc_v_inst/i13956_4_lut_rep_675/Z
                                          SLICE_R14C29A   D0_TO_F0_DELAY       0.450        70.313  2       
ardyFPGA_inst/risc_v_inst/regs_inst/n18391 ( WDATA15 )
                                                          NET DELAY            4.397        74.710  1       


                                                             CONSTRAINT     0.000        62.500  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        62.500  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      5.364        67.864  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         5.364  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.514  122     
PLL_inst/lscc_pll_inst/sys_clk ( WCLK )                      NET DELAY      5.510        73.524  1       
                                                             Uncertainty    0.000        73.524  
                                                             Setup time     0.305        73.219  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            73.219  
Arrival Time                                                                            -74.710  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Failed)                                                                     -1.491  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst.ram_inst.genblk1.mem_b20/RDATA9  (EBR_EBR_R7C16)
Path End         : ardyFPGA_inst/risc_v_inst/regs_inst/rs1a_del_i3/D  (SLICE_R8C17D)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 2
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.602 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk                               NET DELAY      3.041         6.152  1       



ardyFPGA_inst.ram_inst.genblk1.mem_b20/RCLK->ardyFPGA_inst.ram_inst.genblk1.mem_b20/RDATA9
                                          EBR_EBR_R7C16   RCLK_TO_RDATA_DELAY  0.651         6.803  3       
ardyFPGA_inst/io_bus_dmux_inst/genblk1.TMP[18]_adj_24
                                                          NET DELAY            0.702         7.505  1       
ardyFPGA_inst.SLICE_180/D0->ardyFPGA_inst.SLICE_180/F0
                                          SLICE_R8C17D    D0_TO_F0_DELAY       0.249         7.754  1       
ardyFPGA_inst.data_in[18]$n22 ( DI0 )                     NET DELAY            0.000         7.754  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                       NET DELAY      3.041         6.152  1       
                                                             Uncertainty    0.000         6.152  
                                                             Hold time      0.000         6.152  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -6.152  
Arrival Time                                                                              7.754  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.602  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst.ram_inst.genblk1.mem_b00/RDATA13  (EBR_EBR_R20C12)
Path End         : ardyFPGA_inst/risc_v_inst/instruction_latch__i3/D  (SLICE_R19C11A)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 2
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.602 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk                               NET DELAY      3.041         6.152  1       



ardyFPGA_inst.ram_inst.genblk1.mem_b00/RCLK->ardyFPGA_inst.ram_inst.genblk1.mem_b00/RDATA13
                                          EBR_EBR_R20C12  RCLK_TO_RDATA_DELAY  0.651         6.803  2       
ardyFPGA_inst/io_bus_dmux_inst/genblk1.TMP[3]_adj_25
                                                          NET DELAY            0.702         7.505  1       
ardyFPGA_inst.SLICE_152/D0->ardyFPGA_inst.SLICE_152/F0
                                          SLICE_R19C11A   D0_TO_F0_DELAY       0.249         7.754  1       
ardyFPGA_inst.data_in[3]$n42 ( DI0 )                      NET DELAY            0.000         7.754  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                       NET DELAY      3.041         6.152  1       
                                                             Uncertainty    0.000         6.152  
                                                             Hold time      0.000         6.152  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -6.152  
Arrival Time                                                                              7.754  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.602  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst.ram_inst.genblk1.mem_b00/RDATA9  (EBR_EBR_R20C12)
Path End         : ardyFPGA_inst/risc_v_inst/instruction_latch__i2/D  (SLICE_R19C11A)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 2
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.602 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk                               NET DELAY      3.041         6.152  1       



ardyFPGA_inst.ram_inst.genblk1.mem_b00/RCLK->ardyFPGA_inst.ram_inst.genblk1.mem_b00/RDATA9
                                          EBR_EBR_R20C12  RCLK_TO_RDATA_DELAY  0.651         6.803  2       
ardyFPGA_inst/io_bus_dmux_inst/genblk1.TMP[2]_adj_28
                                                          NET DELAY            0.702         7.505  1       
ardyFPGA_inst.SLICE_152/D1->ardyFPGA_inst.SLICE_152/F1
                                          SLICE_R19C11A   D1_TO_F1_DELAY       0.249         7.754  1       
ardyFPGA_inst.data_in[2]$n43 ( DI1 )                      NET DELAY            0.000         7.754  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                       NET DELAY      3.041         6.152  1       
                                                             Uncertainty    0.000         6.152  
                                                             Hold time      0.000         6.152  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -6.152  
Arrival Time                                                                              7.754  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.602  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst.ram_inst.genblk1.mem_b20/RDATA5  (EBR_EBR_R7C16)
Path End         : ardyFPGA_inst/risc_v_inst/instruction_latch__i17/D  (SLICE_R8C16A)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 2
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.602 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk                               NET DELAY      3.041         6.152  1       



ardyFPGA_inst.ram_inst.genblk1.mem_b20/RCLK->ardyFPGA_inst.ram_inst.genblk1.mem_b20/RDATA5
                                          EBR_EBR_R7C16   RCLK_TO_RDATA_DELAY  0.651         6.803  3       
ardyFPGA_inst/io_bus_dmux_inst/genblk1.TMP[17]_adj_23
                                                          NET DELAY            0.702         7.505  1       
ardyFPGA_inst.SLICE_119/D1->ardyFPGA_inst.SLICE_119/F1
                                          SLICE_R8C16A    D1_TO_F1_DELAY       0.249         7.754  1       
ardyFPGA_inst.data_in[17]$n25 ( DI1 )                     NET DELAY            0.000         7.754  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                       NET DELAY      3.041         6.152  1       
                                                             Uncertainty    0.000         6.152  
                                                             Hold time      0.000         6.152  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -6.152  
Arrival Time                                                                              7.754  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.602  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/rom_dp_inst/data_p2_rdy/Q  (SLICE_R9C17C)
Path End         : ardyFPGA_inst/risc_v_inst/regs_inst/rs1a_del_i2/D  (SLICE_R8C17D)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk                               NET DELAY      3.041         6.152  1       



ardyFPGA_inst/rom_dp_inst/data_p2_rdy/CK->ardyFPGA_inst/rom_dp_inst/data_p2_rdy/Q
                                          SLICE_R9C17C    CLK_TO_Q0_DELAY  0.768         6.920  74      
ardyFPGA_inst/io_bus_dmux_inst/rom_select
                                                          NET DELAY        0.702         7.622  1       
ardyFPGA_inst.SLICE_180/D1->ardyFPGA_inst.SLICE_180/F1
                                          SLICE_R8C17D    D1_TO_F1_DELAY   0.249         7.871  1       
ardyFPGA_inst.data_in[17]$n24 ( DI1 )                     NET DELAY        0.000         7.871  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                       NET DELAY      3.041         6.152  1       
                                                             Uncertainty    0.000         6.152  
                                                             Hold time      0.000         6.152  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -6.152  
Arrival Time                                                                              7.871  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/risc_v_inst/stage_cnt__i0/Q  (SLICE_R13C14D)
Path End         : ardyFPGA_inst/risc_v_inst/stage_cnt__i1/D  (SLICE_R13C14D)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                       NET DELAY      3.041         6.152  1       



ardyFPGA_inst/risc_v_inst/stage_cnt__i0/CK->ardyFPGA_inst/risc_v_inst/stage_cnt__i0/Q
                                          SLICE_R13C14D   CLK_TO_Q1_DELAY  0.768         6.920  40      
ardyFPGA_inst/risc_v_inst/stage_cnt[0]                    NET DELAY        0.702         7.622  1       
ardyFPGA_inst/risc_v_inst/i13859_2_lut/A->ardyFPGA_inst/risc_v_inst/i13859_2_lut/Z
                                          SLICE_R13C14D   D0_TO_F0_DELAY   0.249         7.871  1       
ardyFPGA_inst/risc_v_inst/stage_cnt_0__N_808[1] ( DI0 )
                                                          NET DELAY        0.000         7.871  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                       NET DELAY      3.041         6.152  1       
                                                             Uncertainty    0.000         6.152  
                                                             Hold time      0.000         6.152  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -6.152  
Arrival Time                                                                              7.871  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst/led__i1/Q  (SLICE_R13C17D)
Path End         : ardyFPGA_inst/led__i1/D  (SLICE_R13C17D)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                       NET DELAY      3.041         6.152  1       



ardyFPGA_inst/led__i1/CK->ardyFPGA_inst/led__i1/Q
                                          SLICE_R13C17D   CLK_TO_Q0_DELAY  0.768         6.920  2       
ardyFPGA_inst/led[1]                                      NET DELAY        0.702         7.622  1       
ardyFPGA_inst/i1_4_lut_adj_707/B->ardyFPGA_inst/i1_4_lut_adj_707/Z
                                          SLICE_R13C17D   D0_TO_F0_DELAY   0.249         7.871  1       
ardyFPGA_inst/n13451 ( DI0 )                              NET DELAY        0.000         7.871  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                       NET DELAY      3.041         6.152  1       
                                                             Uncertainty    0.000         6.152  
                                                             Hold time      0.000         6.152  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -6.152  
Arrival Time                                                                              7.871  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst.ram_inst.genblk1.mem_b20/RDATA9  (EBR_EBR_R7C16)
Path End         : ardyFPGA_inst/risc_v_inst/instruction_latch__i18/D  (SLICE_R8C16A)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 2
Delay Ratio      : 49.2% (route), 50.8% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.770 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk                               NET DELAY      3.041         6.152  1       



ardyFPGA_inst.ram_inst.genblk1.mem_b20/RCLK->ardyFPGA_inst.ram_inst.genblk1.mem_b20/RDATA9
                                          EBR_EBR_R7C16   RCLK_TO_RDATA_DELAY  0.651         6.803  3       
ardyFPGA_inst/io_bus_dmux_inst/genblk1.TMP[18]_adj_24
                                                          NET DELAY            0.870         7.673  1       
ardyFPGA_inst.SLICE_119/C0->ardyFPGA_inst.SLICE_119/F0
                                          SLICE_R8C16A    C0_TO_F0_DELAY       0.249         7.922  1       
ardyFPGA_inst.data_in[18]$n23 ( DI0 )                     NET DELAY            0.000         7.922  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                       NET DELAY      3.041         6.152  1       
                                                             Uncertainty    0.000         6.152  
                                                             Hold time      0.000         6.152  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -6.152  
Arrival Time                                                                              7.922  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.770  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst.ram_inst.genblk1.mem_b31/RDATA5  (EBR_EBR_R7C10)
Path End         : ardyFPGA_inst/risc_v_inst/instruction_latch__i29/D  (SLICE_R8C11C)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 2
Delay Ratio      : 50.0% (route), 50.0% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.799 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk                               NET DELAY      3.041         6.152  1       



ardyFPGA_inst.ram_inst.genblk1.mem_b31/RCLK->ardyFPGA_inst.ram_inst.genblk1.mem_b31/RDATA5
                                          EBR_EBR_R7C10   RCLK_TO_RDATA_DELAY  0.651         6.803  2       
ardyFPGA_inst/io_bus_dmux_inst/genblk1.TMP[29]_adj_10
                                                          NET DELAY            0.899         7.702  1       
ardyFPGA_inst.SLICE_107/B1->ardyFPGA_inst.SLICE_107/F1
                                          SLICE_R8C11C    B1_TO_F1_DELAY       0.249         7.951  1       
ardyFPGA_inst.data_in[29]$n5 ( DI1 )                      NET DELAY            0.000         7.951  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                       NET DELAY      3.041         6.152  1       
                                                             Uncertainty    0.000         6.152  
                                                             Hold time      0.000         6.152  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -6.152  
Arrival Time                                                                              7.951  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.799  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ardyFPGA_inst.ram_inst.genblk1.mem_b21/RDATA1  (EBR_EBR_R7C14)
Path End         : ardyFPGA_inst/risc_v_inst/instruction_latch__i20/D  (SLICE_R8C16D)
Source Clock     : sys_clk (R)
Destination Clock: sys_clk (R)
Logic Level      : 2
Delay Ratio      : 50.8% (route), 49.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.829 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk                               NET DELAY      3.041         6.152  1       



ardyFPGA_inst.ram_inst.genblk1.mem_b21/RCLK->ardyFPGA_inst.ram_inst.genblk1.mem_b21/RDATA1
                                          EBR_EBR_R7C14   RCLK_TO_RDATA_DELAY  0.651         6.803  3       
ardyFPGA_inst/io_bus_dmux_inst/genblk1.TMP[20]_adj_7
                                                          NET DELAY            0.929         7.732  1       
ardyFPGA_inst.SLICE_117/A0->ardyFPGA_inst.SLICE_117/F0
                                          SLICE_R8C16D    A0_TO_F0_DELAY       0.249         7.981  1       
ardyFPGA_inst.data_in[20]$n19 ( DI0 )                     NET DELAY            0.000         7.981  1       


                                                             CONSTRAINT     0.000         0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  1       
PLL_inst/lscc_pll_inst/clk                                   NET DELAY      2.961         2.961  1       
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         2.961  122     
PLL_inst.lscc_pll_inst.u_PLL_B/REFERENCECLK->PLL_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         3.111  122     
PLL_inst/lscc_pll_inst/sys_clk ( CLK )                       NET DELAY      3.041         6.152  1       
                                                             Uncertainty    0.000         6.152  
                                                             Hold time      0.000         6.152  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -6.152  
Arrival Time                                                                              7.981  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.829  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

