-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

-- DATE "05/16/2025 12:45:56"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for QuestaSim (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TopLevel IS
    PORT (
	CLOCK_50 : IN std_logic;
	CLOCK2_50 : IN std_logic;
	CLOCK3_50 : IN std_logic;
	FPGA_I2C_SCLK : OUT std_logic;
	FPGA_I2C_SDAT : INOUT std_logic;
	AUD_ADCDAT : IN std_logic;
	AUD_ADCLRCK : INOUT std_logic;
	AUD_BCLK : INOUT std_logic;
	AUD_DACDAT : OUT std_logic;
	AUD_DACLRCK : INOUT std_logic;
	AUD_XCK : OUT std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0)
	);
END TopLevel;

-- Design Ports Information
-- CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK3_50	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF TopLevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_CLOCK2_50 : std_logic;
SIGNAL ww_CLOCK3_50 : std_logic;
SIGNAL ww_FPGA_I2C_SCLK : std_logic;
SIGNAL ww_AUD_ADCDAT : std_logic;
SIGNAL ww_AUD_DACDAT : std_logic;
SIGNAL ww_AUD_XCK : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CLOCK2_50~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \FPGA_I2C_SDAT~input_o\ : std_logic;
SIGNAL \CLOCK3_50~input_o\ : std_logic;
SIGNAL \CLOCK3_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~10\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~101_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal3~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~102\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~105_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~106\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~109_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~110\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~5_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~6\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~13_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~14\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~117_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~118\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~121_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~122\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~17_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~18\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~57_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~58\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~61_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~62\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~65_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~66\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~69_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~70\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~73_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~74\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~77_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~78\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~41_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~42\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~33_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~34\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~37_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~38\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~45_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~46\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~49_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~50\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~21_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~22\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~97_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~98\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~25_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|tick[23]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~26\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~81_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~82\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~85_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~86\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~89_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~90\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~93_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~94\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~113_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~114\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~29_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal0~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~30\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~53_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|tick[17]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal0~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|tick[2]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal0~3_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|tick[7]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|tick[4]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal0~4_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|tick[11]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal0~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal0~5_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~1_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|tick~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|tick[0]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~2\ : std_logic;
SIGNAL \adc_dac|audio_control|Add0~9_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector0~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|scl_clk~q\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector1~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|sda_clk~q\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~9_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~81_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~118\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~101_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~102\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~121_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~122\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~105_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~106\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~113_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~114\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~109_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~110\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~93_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~94\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~97_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~98\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~21_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~22\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~25_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~26\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~29_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~30\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~33_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~34\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~65_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~66\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~37_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~38\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~41_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~42\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~69_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~70\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~73_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~74\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~77_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~78\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~45_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~46\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~1_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~2\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~5_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~6\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~9_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~10\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~49_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~50\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~13_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~14\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~17_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~18\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~53_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~54\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~57_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~58\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~61_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal8~4_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal8~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal8~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal8~3_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal8~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal8~5_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|count~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~82\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~85_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~86\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~89_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~90\ : std_logic;
SIGNAL \adc_dac|audio_control|Add2~117_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal12~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal9~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal9~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal13~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal13~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal9~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal9~3_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal9~4_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector47~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal15~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|WideNor1~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal9~6_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal9~5_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal16~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector41~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal9~8_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal9~9_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal9~10_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal9~7_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal15~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal15~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal14~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal10~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal16~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal11~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|WideNor1~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector49~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|WideNor1~combout\ : std_logic;
SIGNAL \adc_dac|audio_control|valid~q\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector2~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|state.idle~q\ : std_logic;
SIGNAL \adc_dac|audio_control|state~11_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|state.start~q\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~6\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~93_sumout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~94\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~97_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~98\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~101_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~102\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~105_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~106\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~109_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~110\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~113_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~114\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~117_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~118\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~121_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~122\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~21_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~22\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~69_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~70\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~73_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~74\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~77_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~78\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~81_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~82\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~85_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~86\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~89_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~90\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~45_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~46\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~49_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~50\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~53_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|index[22]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~54\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~57_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~58\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~61_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~62\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~65_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~66\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~25_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~26\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~29_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~30\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~33_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~34\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~37_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~38\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~41_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal5~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|index[6]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|index[7]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal5~3_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|index[11]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|index[12]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal5~4_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal5~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|index[15]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|index[16]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal5~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal5~5_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector3~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|state.devi_out~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|state.devi_out~q\ : std_logic;
SIGNAL \adc_dac|audio_control|state~12_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|state.devi_ack~q\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector4~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|state.addr_out~q\ : std_logic;
SIGNAL \adc_dac|audio_control|state~13_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|state.addr_ack~q\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector5~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|state.data_out~q\ : std_logic;
SIGNAL \adc_dac|audio_control|index[25]~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|index[25]~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~10\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~17_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~18\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~13_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~14\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~1_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~2\ : std_logic;
SIGNAL \adc_dac|audio_control|Add1~5_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|state~14_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|state.data_ack~q\ : std_logic;
SIGNAL \adc_dac|audio_control|state.stop~q\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector38~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|scl_drive~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|scl_drive~q\ : std_logic;
SIGNAL \adc_dac|audio_control|scl~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector45~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal14~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal17~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal9~14_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal9~11_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal9~12_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal9~13_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|WideNor1~3_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal13~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal10~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal11~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|WideNor1~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector45~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector49~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector49~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector42~3_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector47~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector48~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector50~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector50~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|bits[0]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Mux0~4_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector44~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|data[6]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector43~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector46~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Mux0~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector40~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|bits[11]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector41~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Equal19~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector42~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector42~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector42~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|addr[0]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector39~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|addr[3]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Mux0~12_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Mux0~8_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector37~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|Selector37~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|sda_bit~q\ : std_logic;
SIGNAL \adc_dac|audio_control|sda~1_combout\ : std_logic;
SIGNAL \AUD_BCLK~input_o\ : std_logic;
SIGNAL \AUD_BCLK~inputCLKENA0_outclk\ : std_logic;
SIGNAL \AUD_DACLRCK~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \asp_example|edge~q\ : std_logic;
SIGNAL \asp_example|Selector1~0_combout\ : std_logic;
SIGNAL \asp_example|state~1_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \tdma_min|slots|count[0]~1_combout\ : std_logic;
SIGNAL \tdma_min|slots|count[1]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[31]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \AUD_ADCLRCK~input_o\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|last~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|process_0~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo_put~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[2]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[0]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[3]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g[4]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[4]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[3]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~_wirecell_combout\ : std_logic;
SIGNAL \AUD_ADCDAT~input_o\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|bits[0]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|bits[1]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|bits[3]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|bits[4]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|bits[5]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|bits[10]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|bits[14]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo_data[0]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|bits[15]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|bits[20]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|bits[22]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo_data[8]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|bits[23]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo_data[9]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|bits[24]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|bits[26]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|bits[28]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|bits[29]~feeder_combout\ : std_logic;
SIGNAL \asp_adc|send.data[0]~feeder_combout\ : std_logic;
SIGNAL \asp_adc|Add1~13_sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[19]~10_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \asp_dp|send.data[1]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ : std_logic;
SIGNAL \asp_adc|send.data[2]~feeder_combout\ : std_logic;
SIGNAL \asp_adc|send.data[3]~feeder_combout\ : std_logic;
SIGNAL \asp_adc|send.data[4]~feeder_combout\ : std_logic;
SIGNAL \asp_adc|send.data[6]~feeder_combout\ : std_logic;
SIGNAL \asp_adc|send.data[8]~feeder_combout\ : std_logic;
SIGNAL \asp_adc|send.data[11]~feeder_combout\ : std_logic;
SIGNAL \asp_adc|send.data[12]~feeder_combout\ : std_logic;
SIGNAL \asp_adc|send.data[13]~feeder_combout\ : std_logic;
SIGNAL \asp_adc|send.data[14]~feeder_combout\ : std_logic;
SIGNAL \asp_adc|send.data[15]~feeder_combout\ : std_logic;
SIGNAL \asp_adc|send.data[31]~1_combout\ : std_logic;
SIGNAL \asp_adc|Add1~30\ : std_logic;
SIGNAL \asp_adc|Add1~1_sumout\ : std_logic;
SIGNAL \asp_adc|Add0~1_sumout\ : std_logic;
SIGNAL \asp_dp|send.data[2]~feeder_combout\ : std_logic;
SIGNAL \asp_dp|send.data[3]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[4]~20_combout\ : std_logic;
SIGNAL \asp_dp|send.data[4]~feeder_combout\ : std_logic;
SIGNAL \asp_dp|send.data[5]~feeder_combout\ : std_logic;
SIGNAL \asp_dp|send.data[6]~feeder_combout\ : std_logic;
SIGNAL \asp_dp|send.data[7]~feeder_combout\ : std_logic;
SIGNAL \asp_dp|send.data[8]~feeder_combout\ : std_logic;
SIGNAL \asp_dp|send.data[9]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[10]~17_combout\ : std_logic;
SIGNAL \asp_adc|new_data~0_combout\ : std_logic;
SIGNAL \asp_adc|new_data~q\ : std_logic;
SIGNAL \asp_adc|enable_0~q\ : std_logic;
SIGNAL \asp_adc|process_1~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[23]~14_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[5]~21_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[5]~21_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[6]~22_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[6]~22_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[7]~23_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[7]~23_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[8]~24_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[11]~12_combout\ : std_logic;
SIGNAL \asp_dp|send.data[10]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[11]~12_combout\ : std_logic;
SIGNAL \asp_dp|send.data[11]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[12]~11_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[12]~11_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[13]~8_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[13]~8_combout\ : std_logic;
SIGNAL \asp_dp|send.data[12]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[14]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[14]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[15]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[15]~5_combout\ : std_logic;
SIGNAL \asp_example|WideOr3~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[16]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|recv.data[16]~DUPLICATE_q\ : std_logic;
SIGNAL \asp_example|WideOr2~0_combout\ : std_logic;
SIGNAL \asp_dp|send.data[14]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[28]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[28]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[18]~9_combout\ : std_logic;
SIGNAL \asp_dp|send.data[15]~feeder_combout\ : std_logic;
SIGNAL \asp_dp|send.data[16]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[20]~15_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[19]~10_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[19]~7_combout\ : std_logic;
SIGNAL \asp_example|send~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[21]~16_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[21]~16_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[23]~14_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[22]~13_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[23]~25_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[30]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[30]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[30]~3_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[30]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[22]~13_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[22]~13_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[22]~24_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[23]~14_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~14_combout\ : std_logic;
SIGNAL \asp_example|WideOr1~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[28]~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[29]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[29]~2_combout\ : std_logic;
SIGNAL \asp_example|process_0~0_combout\ : std_logic;
SIGNAL \asp_example|send~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[29]~2_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[22]~13_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~13_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[21]~16_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[21]~27_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[21]~16_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~16_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[20]~15_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[20]~15_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[20]~26_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[20]~15_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~15_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[18]~9_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[18]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[19]~10_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~10_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[17]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[17]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[17]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[29]~2_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[29]~2_combout\ : std_logic;
SIGNAL \asp_dp|Equal0~0_combout\ : std_logic;
SIGNAL \asp_dp|LessThan0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[14]~6_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[14]~10_combout\ : std_logic;
SIGNAL \asp_dp|right_hist[2][15]~0_combout\ : std_logic;
SIGNAL \asp_dp|right_hist[2][14]~q\ : std_logic;
SIGNAL \asp_dp|right_hist[2][13]~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[2]~18_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[2]~18_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[2]~18_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[2]~11_combout\ : std_logic;
SIGNAL \asp_dp|right_hist[2][2]~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[1]~26_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[1]~26_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[1]~26_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[1]~22_combout\ : std_logic;
SIGNAL \asp_dp|right_hist[2][1]~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[0]~27_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[0]~27_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[0]~27_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[0]~23_combout\ : std_logic;
SIGNAL \asp_dp|right_hist[2][0]~q\ : std_logic;
SIGNAL \asp_dp|Add4~62\ : std_logic;
SIGNAL \asp_dp|Add4~58\ : std_logic;
SIGNAL \asp_dp|Add4~14\ : std_logic;
SIGNAL \asp_dp|Add4~18\ : std_logic;
SIGNAL \asp_dp|Add4~22\ : std_logic;
SIGNAL \asp_dp|Add4~26\ : std_logic;
SIGNAL \asp_dp|Add4~30\ : std_logic;
SIGNAL \asp_dp|Add4~34\ : std_logic;
SIGNAL \asp_dp|Add4~38\ : std_logic;
SIGNAL \asp_dp|Add4~42\ : std_logic;
SIGNAL \asp_dp|Add4~46\ : std_logic;
SIGNAL \asp_dp|Add4~50\ : std_logic;
SIGNAL \asp_dp|Add4~54\ : std_logic;
SIGNAL \asp_dp|Add4~2\ : std_logic;
SIGNAL \asp_dp|Add4~9_sumout\ : std_logic;
SIGNAL \asp_dp|left_hist[2][14]~q\ : std_logic;
SIGNAL \asp_dp|left_hist[2][13]~q\ : std_logic;
SIGNAL \asp_dp|left_hist[2][12]~q\ : std_logic;
SIGNAL \asp_dp|left_hist[2][11]~q\ : std_logic;
SIGNAL \asp_dp|left_hist[2][10]~q\ : std_logic;
SIGNAL \asp_dp|left_hist[2][9]~q\ : std_logic;
SIGNAL \asp_dp|left_hist[2][8]~q\ : std_logic;
SIGNAL \asp_dp|left_hist[2][7]~q\ : std_logic;
SIGNAL \asp_dp|left_hist[2][6]~q\ : std_logic;
SIGNAL \asp_dp|left_hist[2][5]~q\ : std_logic;
SIGNAL \asp_dp|left_hist[2][4]~q\ : std_logic;
SIGNAL \asp_dp|left_hist[2][3]~q\ : std_logic;
SIGNAL \asp_dp|left_hist[2][2]~q\ : std_logic;
SIGNAL \asp_dp|left_hist[2][1]~q\ : std_logic;
SIGNAL \asp_dp|left_hist[2][0]~q\ : std_logic;
SIGNAL \asp_dp|Add0~62\ : std_logic;
SIGNAL \asp_dp|Add0~58\ : std_logic;
SIGNAL \asp_dp|Add0~14\ : std_logic;
SIGNAL \asp_dp|Add0~18\ : std_logic;
SIGNAL \asp_dp|Add0~22\ : std_logic;
SIGNAL \asp_dp|Add0~26\ : std_logic;
SIGNAL \asp_dp|Add0~30\ : std_logic;
SIGNAL \asp_dp|Add0~34\ : std_logic;
SIGNAL \asp_dp|Add0~38\ : std_logic;
SIGNAL \asp_dp|Add0~42\ : std_logic;
SIGNAL \asp_dp|Add0~46\ : std_logic;
SIGNAL \asp_dp|Add0~50\ : std_logic;
SIGNAL \asp_dp|Add0~54\ : std_logic;
SIGNAL \asp_dp|Add0~2\ : std_logic;
SIGNAL \asp_dp|Add0~9_sumout\ : std_logic;
SIGNAL \asp_dp|Add0~1_sumout\ : std_logic;
SIGNAL \asp_dp|Add0~53_sumout\ : std_logic;
SIGNAL \asp_dp|Add0~49_sumout\ : std_logic;
SIGNAL \asp_dp|Add0~45_sumout\ : std_logic;
SIGNAL \asp_dp|Add0~41_sumout\ : std_logic;
SIGNAL \asp_dp|Add0~37_sumout\ : std_logic;
SIGNAL \asp_dp|Add0~33_sumout\ : std_logic;
SIGNAL \asp_dp|Add0~29_sumout\ : std_logic;
SIGNAL \asp_dp|Add0~25_sumout\ : std_logic;
SIGNAL \asp_dp|Add0~21_sumout\ : std_logic;
SIGNAL \asp_dp|Add0~17_sumout\ : std_logic;
SIGNAL \asp_dp|Add4~13_sumout\ : std_logic;
SIGNAL \asp_dp|Add0~13_sumout\ : std_logic;
SIGNAL \asp_dp|Add4~61_sumout\ : std_logic;
SIGNAL \asp_dp|Add4~57_sumout\ : std_logic;
SIGNAL \asp_dp|Add1~64_combout\ : std_logic;
SIGNAL \asp_dp|Add0~57_sumout\ : std_logic;
SIGNAL \asp_dp|Add0~61_sumout\ : std_logic;
SIGNAL \asp_dp|WideOr0~combout\ : std_logic;
SIGNAL \asp_dp|Add1~62_cout\ : std_logic;
SIGNAL \asp_dp|Add1~18\ : std_logic;
SIGNAL \asp_dp|Add1~22\ : std_logic;
SIGNAL \asp_dp|Add1~26\ : std_logic;
SIGNAL \asp_dp|Add1~30\ : std_logic;
SIGNAL \asp_dp|Add1~34\ : std_logic;
SIGNAL \asp_dp|Add1~38\ : std_logic;
SIGNAL \asp_dp|Add1~42\ : std_logic;
SIGNAL \asp_dp|Add1~46\ : std_logic;
SIGNAL \asp_dp|Add1~50\ : std_logic;
SIGNAL \asp_dp|Add1~54\ : std_logic;
SIGNAL \asp_dp|Add1~58\ : std_logic;
SIGNAL \asp_dp|Add1~2\ : std_logic;
SIGNAL \asp_dp|Add1~9_sumout\ : std_logic;
SIGNAL \asp_dp|LessThan0~0_combout\ : std_logic;
SIGNAL \asp_dp|send.data[8]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[18]~9_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~9_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[28]~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[28]~1_combout\ : std_logic;
SIGNAL \asp_dp|left_hist[2][15]~0_combout\ : std_logic;
SIGNAL \asp_dp|left_hist[2][15]~q\ : std_logic;
SIGNAL \asp_dp|Add0~10\ : std_logic;
SIGNAL \asp_dp|Add0~5_sumout\ : std_logic;
SIGNAL \asp_dp|Add1~10\ : std_logic;
SIGNAL \asp_dp|Add1~13_sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[17]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[15]~5_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[15]~9_combout\ : std_logic;
SIGNAL \asp_dp|right_hist[2][15]~q\ : std_logic;
SIGNAL \asp_dp|Add4~10\ : std_logic;
SIGNAL \asp_dp|Add4~5_sumout\ : std_logic;
SIGNAL \asp_dp|Add1~14\ : std_logic;
SIGNAL \asp_dp|Add1~5_sumout\ : std_logic;
SIGNAL \asp_dp|LessThan0~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[15]~5_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[14]~6_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[13]~8_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[13]~8_combout\ : std_logic;
SIGNAL \asp_dp|Add4~1_sumout\ : std_logic;
SIGNAL \asp_dp|Add1~1_sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[13]~8_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~8_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[12]~11_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[12]~21_combout\ : std_logic;
SIGNAL \asp_dp|right_hist[2][12]~q\ : std_logic;
SIGNAL \asp_dp|Add4~53_sumout\ : std_logic;
SIGNAL \asp_dp|Add1~57_sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[12]~11_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~11_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[11]~12_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[11]~20_combout\ : std_logic;
SIGNAL \asp_dp|right_hist[2][11]~q\ : std_logic;
SIGNAL \asp_dp|Add4~49_sumout\ : std_logic;
SIGNAL \asp_dp|Add1~53_sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[11]~12_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~12_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[10]~17_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[10]~17_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~17_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[9]~25_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[9]~25_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[9]~25_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~25_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[8]~24_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[8]~24_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~24_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[7]~23_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~23_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[6]~22_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~22_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[5]~21_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~21_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[23]~14_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|x[23]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|x[30]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[31]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[31]~4_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|x[31]~5_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|x[29]~3_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|x[28]~2_combout\ : std_logic;
SIGNAL \asp_adc|enable_1~0_combout\ : std_logic;
SIGNAL \asp_adc|send~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[17]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|x[17]~0_combout\ : std_logic;
SIGNAL \asp_adc|enable_1~q\ : std_logic;
SIGNAL \asp_adc|process_1~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|x[22]~6_combout\ : std_logic;
SIGNAL \asp_adc|send~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[10]~17_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[10]~19_combout\ : std_logic;
SIGNAL \asp_dp|right_hist[2][10]~q\ : std_logic;
SIGNAL \asp_dp|Add4~45_sumout\ : std_logic;
SIGNAL \asp_dp|Add1~49_sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[9]~25_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[9]~18_combout\ : std_logic;
SIGNAL \asp_dp|right_hist[2][9]~q\ : std_logic;
SIGNAL \asp_dp|Add4~41_sumout\ : std_logic;
SIGNAL \asp_dp|Add1~45_sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[8]~24_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[8]~17_combout\ : std_logic;
SIGNAL \asp_dp|right_hist[2][8]~q\ : std_logic;
SIGNAL \asp_dp|Add4~37_sumout\ : std_logic;
SIGNAL \asp_dp|Add1~41_sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[7]~23_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[7]~16_combout\ : std_logic;
SIGNAL \asp_dp|right_hist[2][7]~q\ : std_logic;
SIGNAL \asp_dp|Add4~33_sumout\ : std_logic;
SIGNAL \asp_dp|Add1~37_sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[6]~22_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[6]~15_combout\ : std_logic;
SIGNAL \asp_dp|right_hist[2][6]~q\ : std_logic;
SIGNAL \asp_dp|Add4~29_sumout\ : std_logic;
SIGNAL \asp_dp|Add1~33_sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[5]~21_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[5]~14_combout\ : std_logic;
SIGNAL \asp_dp|right_hist[2][5]~q\ : std_logic;
SIGNAL \asp_dp|Add4~25_sumout\ : std_logic;
SIGNAL \asp_dp|Add1~29_sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[4]~20_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[4]~20_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~20_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[3]~19_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[3]~19_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|push[3]~19_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~19_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[4]~20_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[4]~13_combout\ : std_logic;
SIGNAL \asp_dp|right_hist[2][4]~q\ : std_logic;
SIGNAL \asp_dp|Add4~21_sumout\ : std_logic;
SIGNAL \asp_dp|Add1~25_sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[3]~19_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[3]~12_combout\ : std_logic;
SIGNAL \asp_dp|right_hist[2][3]~q\ : std_logic;
SIGNAL \asp_dp|Add4~17_sumout\ : std_logic;
SIGNAL \asp_dp|Add1~21_sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[16]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|x[16]~1_combout\ : std_logic;
SIGNAL \asp_adc|enable_0~0_combout\ : std_logic;
SIGNAL \asp_adc|Mux1~0_combout\ : std_logic;
SIGNAL \asp_adc|Add0~2\ : std_logic;
SIGNAL \asp_adc|Add0~25_sumout\ : std_logic;
SIGNAL \asp_adc|Add0~26\ : std_logic;
SIGNAL \asp_adc|Add0~5_sumout\ : std_logic;
SIGNAL \asp_adc|Add0~6\ : std_logic;
SIGNAL \asp_adc|Add0~9_sumout\ : std_logic;
SIGNAL \asp_adc|Add0~10\ : std_logic;
SIGNAL \asp_adc|Add0~13_sumout\ : std_logic;
SIGNAL \asp_adc|Mux1~1_combout\ : std_logic;
SIGNAL \asp_adc|Add0~14\ : std_logic;
SIGNAL \asp_adc|Add0~29_sumout\ : std_logic;
SIGNAL \asp_adc|Add0~30\ : std_logic;
SIGNAL \asp_adc|Add0~17_sumout\ : std_logic;
SIGNAL \asp_adc|Add0~18\ : std_logic;
SIGNAL \asp_adc|Add0~21_sumout\ : std_logic;
SIGNAL \asp_adc|Equal1~0_combout\ : std_logic;
SIGNAL \asp_adc|Equal1~1_combout\ : std_logic;
SIGNAL \asp_adc|Equal1~2_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|x[21]~9_combout\ : std_logic;
SIGNAL \asp_adc|addr_0[1]~1_combout\ : std_logic;
SIGNAL \asp_adc|addr_1[1]~1_combout\ : std_logic;
SIGNAL \asp_adc|send~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[18]~9_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|x[18]~10_combout\ : std_logic;
SIGNAL \asp_adc|Mux3~0_combout\ : std_logic;
SIGNAL \asp_adc|Add1~2\ : std_logic;
SIGNAL \asp_adc|Add1~5_sumout\ : std_logic;
SIGNAL \asp_adc|Add1~6\ : std_logic;
SIGNAL \asp_adc|Add1~9_sumout\ : std_logic;
SIGNAL \asp_adc|Equal2~0_combout\ : std_logic;
SIGNAL \asp_adc|Equal2~2_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|x[20]~8_combout\ : std_logic;
SIGNAL \asp_adc|addr_0[0]~0_combout\ : std_logic;
SIGNAL \asp_adc|addr_1[0]~0_combout\ : std_logic;
SIGNAL \asp_adc|send~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[16]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[16]~4_combout\ : std_logic;
SIGNAL \asp_dp|Add1~17_sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ack~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[2]~18_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~18_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[19]~10_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|x[19]~11_combout\ : std_logic;
SIGNAL \asp_adc|Mux3~1_combout\ : std_logic;
SIGNAL \asp_adc|Add1~14\ : std_logic;
SIGNAL \asp_adc|Add1~17_sumout\ : std_logic;
SIGNAL \asp_adc|Add1~18\ : std_logic;
SIGNAL \asp_adc|Add1~21_sumout\ : std_logic;
SIGNAL \asp_adc|Add1~22\ : std_logic;
SIGNAL \asp_adc|Add1~25_sumout\ : std_logic;
SIGNAL \asp_adc|Add1~26\ : std_logic;
SIGNAL \asp_adc|Add1~29_sumout\ : std_logic;
SIGNAL \asp_adc|Equal2~1_combout\ : std_logic;
SIGNAL \asp_adc|send.data[2]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ack~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ack~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|push[1]~26_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~26_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ack~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[31]~4_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|y[31]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ack~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|push[0]~27_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~27_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ack~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[30]~3_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|recv.data[30]~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~0_combout\ : std_logic;
SIGNAL \asp_example|send~0_combout\ : std_logic;
SIGNAL \asp_example|send~1_combout\ : std_logic;
SIGNAL \asp_example|Selector2~0_combout\ : std_logic;
SIGNAL \asp_example|state~2_combout\ : std_logic;
SIGNAL \asp_example|Selector0~0_combout\ : std_logic;
SIGNAL \asp_example|state~0_combout\ : std_logic;
SIGNAL \asp_example|Selector3~0_combout\ : std_logic;
SIGNAL \asp_example|state~3_combout\ : std_logic;
SIGNAL \asp_example|WideNor0~0_combout\ : std_logic;
SIGNAL \asp_example|send.data[31]~feeder_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|push[16]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[16]~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[17]~7_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[31]~4_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[30]~3_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[28]~1_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[29]~2_combout\ : std_logic;
SIGNAL \asp_dac|enable_1~0_combout\ : std_logic;
SIGNAL \asp_dac|enable_1~q\ : std_logic;
SIGNAL \asp_dac|process_1~0_combout\ : std_logic;
SIGNAL \asp_dac|process_1~2_combout\ : std_logic;
SIGNAL \asp_dac|Add0~29_sumout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[18]~9_combout\ : std_logic;
SIGNAL \asp_dac|enable_0~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[19]~10_combout\ : std_logic;
SIGNAL \asp_dac|Mux1~0_combout\ : std_logic;
SIGNAL \asp_dac|Add0~18\ : std_logic;
SIGNAL \asp_dac|Add0~25_sumout\ : std_logic;
SIGNAL \asp_dac|Mux1~1_combout\ : std_logic;
SIGNAL \asp_dac|enable_0~q\ : std_logic;
SIGNAL \asp_dac|process_1~1_combout\ : std_logic;
SIGNAL \asp_dac|Equal1~1_combout\ : std_logic;
SIGNAL \asp_dac|Equal1~2_combout\ : std_logic;
SIGNAL \asp_dac|Add0~30\ : std_logic;
SIGNAL \asp_dac|Add0~1_sumout\ : std_logic;
SIGNAL \asp_dac|Add0~2\ : std_logic;
SIGNAL \asp_dac|Add0~5_sumout\ : std_logic;
SIGNAL \asp_dac|Add0~6\ : std_logic;
SIGNAL \asp_dac|Add0~21_sumout\ : std_logic;
SIGNAL \asp_dac|Add0~22\ : std_logic;
SIGNAL \asp_dac|Add0~9_sumout\ : std_logic;
SIGNAL \asp_dac|Add0~10\ : std_logic;
SIGNAL \asp_dac|Add0~13_sumout\ : std_logic;
SIGNAL \asp_dac|Add0~14\ : std_logic;
SIGNAL \asp_dac|Add0~17_sumout\ : std_logic;
SIGNAL \asp_dac|Equal1~0_combout\ : std_logic;
SIGNAL \asp_dac|Add1~5_sumout\ : std_logic;
SIGNAL \asp_dac|Mux3~0_combout\ : std_logic;
SIGNAL \asp_dac|Add1~30\ : std_logic;
SIGNAL \asp_dac|Add1~25_sumout\ : std_logic;
SIGNAL \asp_dac|Mux3~1_combout\ : std_logic;
SIGNAL \asp_dac|Add1~26\ : std_logic;
SIGNAL \asp_dac|Add1~21_sumout\ : std_logic;
SIGNAL \asp_dac|Add1~22\ : std_logic;
SIGNAL \asp_dac|Add1~13_sumout\ : std_logic;
SIGNAL \asp_dac|Add1~14\ : std_logic;
SIGNAL \asp_dac|Add1~17_sumout\ : std_logic;
SIGNAL \asp_dac|Equal3~0_combout\ : std_logic;
SIGNAL \asp_dac|Equal3~2_combout\ : std_logic;
SIGNAL \asp_dac|Add1~6\ : std_logic;
SIGNAL \asp_dac|Add1~9_sumout\ : std_logic;
SIGNAL \asp_dac|Add1~10\ : std_logic;
SIGNAL \asp_dac|Add1~1_sumout\ : std_logic;
SIGNAL \asp_dac|Add1~2\ : std_logic;
SIGNAL \asp_dac|Add1~29_sumout\ : std_logic;
SIGNAL \asp_dac|Equal3~1_combout\ : std_logic;
SIGNAL \asp_dac|data[14]~0_combout\ : std_logic;
SIGNAL \asp_dac|put~0_combout\ : std_logic;
SIGNAL \asp_dac|put~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|int_rdempty~combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g[3]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[1]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[1]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[3]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[3]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[4]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|int_rdempty~_wirecell_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[0]~23_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[1]~22_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[2]~21_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[3]~20_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[4]~19_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[5]~18_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[6]~17_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[7]~16_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[8]~15_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[9]~14_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[10]~13_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[11]~12_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[12]~11_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[13]~8_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[14]~6_combout\ : std_logic;
SIGNAL \tdma_min|fabric|staging:0:stage|switches:0:switch|y[15]~5_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_0[15]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|new_data~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|new_data~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_0[15]~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|last~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_1[15]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_1[15]~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_0[14]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_0[11]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_1[11]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_0[10]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_1[9]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_0[7]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_1[7]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_1[5]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_0[5]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_1[3]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_0[3]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_1[1]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|shift~15_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_0[1]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|shift~14_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|shift~13_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|shift~12_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|shift~11_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|shift~10_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_0[6]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|shift~9_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|shift~8_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|shift~7_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_0[9]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|shift~6_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|shift~5_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|shift~4_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|shift~3_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_1[13]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|channel_0[13]~feeder_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|shift~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|shift~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|shift~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \asp_example|hexn[0]~0_combout\ : std_logic;
SIGNAL \asp_example|Add0~1_sumout\ : std_logic;
SIGNAL \asp_example|Add0~2\ : std_logic;
SIGNAL \asp_example|Add0~5_sumout\ : std_logic;
SIGNAL \asp_example|Add0~6\ : std_logic;
SIGNAL \asp_example|Add0~9_sumout\ : std_logic;
SIGNAL \asp_example|hs6|hs0|Mux6~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs0|Mux5~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs0|Mux4~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs0|Mux3~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs0|Mux2~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs0|Mux1~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs0|Mux0~0_combout\ : std_logic;
SIGNAL \asp_example|Add0~10\ : std_logic;
SIGNAL \asp_example|Add0~13_sumout\ : std_logic;
SIGNAL \asp_example|Add0~14\ : std_logic;
SIGNAL \asp_example|Add0~17_sumout\ : std_logic;
SIGNAL \asp_example|Add0~18\ : std_logic;
SIGNAL \asp_example|Add0~21_sumout\ : std_logic;
SIGNAL \asp_example|Add0~22\ : std_logic;
SIGNAL \asp_example|Add0~25_sumout\ : std_logic;
SIGNAL \asp_example|hs6|hs1|Mux6~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs1|Mux5~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs1|Mux4~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs1|Mux3~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs1|Mux2~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs1|Mux1~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs1|Mux0~0_combout\ : std_logic;
SIGNAL \asp_example|Add0~26\ : std_logic;
SIGNAL \asp_example|Add0~29_sumout\ : std_logic;
SIGNAL \asp_example|Add0~30\ : std_logic;
SIGNAL \asp_example|Add0~33_sumout\ : std_logic;
SIGNAL \asp_example|Add0~34\ : std_logic;
SIGNAL \asp_example|Add0~37_sumout\ : std_logic;
SIGNAL \asp_example|Add0~38\ : std_logic;
SIGNAL \asp_example|Add0~41_sumout\ : std_logic;
SIGNAL \asp_example|hs6|hs2|Mux6~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs2|Mux5~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs2|Mux4~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs2|Mux3~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs2|Mux2~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs2|Mux1~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs2|Mux0~0_combout\ : std_logic;
SIGNAL \asp_example|Add0~42\ : std_logic;
SIGNAL \asp_example|Add0~45_sumout\ : std_logic;
SIGNAL \asp_example|Add0~46\ : std_logic;
SIGNAL \asp_example|Add0~49_sumout\ : std_logic;
SIGNAL \asp_example|Add0~50\ : std_logic;
SIGNAL \asp_example|Add0~53_sumout\ : std_logic;
SIGNAL \asp_example|Add0~54\ : std_logic;
SIGNAL \asp_example|Add0~57_sumout\ : std_logic;
SIGNAL \asp_example|hs6|hs3|Mux6~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs3|Mux5~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs3|Mux4~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs3|Mux3~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs3|Mux2~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs3|Mux1~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs3|Mux0~0_combout\ : std_logic;
SIGNAL \asp_example|Add0~58\ : std_logic;
SIGNAL \asp_example|Add0~61_sumout\ : std_logic;
SIGNAL \asp_example|Add0~62\ : std_logic;
SIGNAL \asp_example|Add0~65_sumout\ : std_logic;
SIGNAL \asp_example|Add0~66\ : std_logic;
SIGNAL \asp_example|Add0~69_sumout\ : std_logic;
SIGNAL \asp_example|Add0~70\ : std_logic;
SIGNAL \asp_example|Add0~73_sumout\ : std_logic;
SIGNAL \asp_example|hs6|hs4|Mux6~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs4|Mux5~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs4|Mux4~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs4|Mux3~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs4|Mux2~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs4|Mux1~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs4|Mux0~0_combout\ : std_logic;
SIGNAL \asp_example|Add0~74\ : std_logic;
SIGNAL \asp_example|Add0~77_sumout\ : std_logic;
SIGNAL \asp_example|Add0~78\ : std_logic;
SIGNAL \asp_example|Add0~81_sumout\ : std_logic;
SIGNAL \asp_example|Add0~82\ : std_logic;
SIGNAL \asp_example|Add0~85_sumout\ : std_logic;
SIGNAL \asp_example|Add0~86\ : std_logic;
SIGNAL \asp_example|Add0~89_sumout\ : std_logic;
SIGNAL \asp_example|hs6|hs5|Mux6~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs5|Mux5~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs5|Mux4~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs5|Mux3~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs5|Mux2~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs5|Mux1~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs5|Mux0~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|tick\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_control|addr\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \asp_dac|data\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \asp_dac|tick_1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \adc_dac|audio_control|index\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \asp_adc|tick_1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \asp_dp|send.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \adc_dac|audio_control|data\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \asp_dac|tick_0\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \asp_example|send.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \asp_adc|send.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|recv.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \asp_dp|send.addr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \asp_adc|tick_0\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \asp_example|state\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo_data\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|recv.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \asp_adc|addr_1\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \asp_example|hexn\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|shift\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|channel_1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|channel_0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ram_address_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \asp_dac|rate_0\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \adc_dac|audio_control|bits\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \asp_dac|rate_1\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \adc_dac|audio_control|count\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \asp_example|send.addr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|recv.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ram_address_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \tdma_min|slots|count\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \asp_adc|send.addr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \asp_adc|addr_0\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|recv.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \asp_adc|rate_0\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \asp_adc|rate_1\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|bits\ : std_logic_vector(29 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|fboutclk_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|outclk_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~117_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~113_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~109_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~105_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~101_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~97_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~93_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~89_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~85_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~81_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~77_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~73_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~69_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~65_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~61_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~57_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~53_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~49_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~45_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~41_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~37_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_state.devi_out~q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_index\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \adc_dac|audio_control|ALT_INV_Selector42~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Selector42~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal19~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_WideNor1~3_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal14~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal9~14_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal17~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal9~13_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal9~12_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal9~11_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_WideNor1~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal13~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal11~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal10~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[15]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[15]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[15]~5_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[15]~5_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe16a\ : std_logic_vector(3 DOWNTO 1);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity8~q\ : std_logic;
SIGNAL \asp_dac|ALT_INV_rate_1\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[31]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[31]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[31]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[31]~4_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[30]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[30]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[30]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[30]~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[29]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[29]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[29]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[29]~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[28]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[28]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[28]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[28]~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[16]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[16]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_ack~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_ack~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[16]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_ack~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_ack~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[16]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|slots|ALT_INV_count\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ : std_logic;
SIGNAL \asp_dac|ALT_INV_rate_0\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|ALT_INV_channel_0\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|ALT_INV_channel_1\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|ALT_INV_shift\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \adc_dac|audio_control|ALT_INV_bits\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \adc_dac|audio_control|ALT_INV_addr\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \adc_dac|audio_control|ALT_INV_index[25]~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a4~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a3~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a2~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a1~q\ : std_logic;
SIGNAL \asp_dac|ALT_INV_data[14]~0_combout\ : std_logic;
SIGNAL \asp_dac|ALT_INV_process_1~2_combout\ : std_logic;
SIGNAL \asp_dac|ALT_INV_enable_1~q\ : std_logic;
SIGNAL \asp_dac|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \asp_dac|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \asp_dac|ALT_INV_process_1~1_combout\ : std_logic;
SIGNAL \asp_dac|ALT_INV_process_1~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_recv.data\ : std_logic_vector(31 DOWNTO 16);
SIGNAL \asp_dac|ALT_INV_enable_0~q\ : std_logic;
SIGNAL \asp_dac|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \asp_dac|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_WideNor1~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_WideNor1~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal16~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal14~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal15~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal15~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal15~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal9~10_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal9~9_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal9~8_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal9~7_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Selector41~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal9~6_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal16~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Selector47~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal13~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal12~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal13~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Selector49~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal9~5_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal11~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal9~4_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal9~3_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal9~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal8~5_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal8~4_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_count\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \adc_dac|audio_control|ALT_INV_Equal8~3_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal8~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal8~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal8~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal9~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal9~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_state~12_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Selector37~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_state.addr_out~q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Selector5~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_state.data_out~q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal5~5_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal5~4_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal5~3_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal5~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal5~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_msb_aeb~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_lsb_aeb~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrfull_eq_comp_msb_mux_reg~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrfull_eq_comp_lsb_mux_reg~q\ : std_logic;
SIGNAL \asp_dac|ALT_INV_put~q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_valid~q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_state.data_ack~q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_state.idle~q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_state.addr_ack~q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_state.devi_ack~q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_sda_bit~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|ALT_INV_new_data~q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Selector38~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_state.stop~q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_sda_clk~q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_tick\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \asp_example|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \asp_example|ALT_INV_edge~q\ : std_logic;
SIGNAL \adc_dac|audio_dac|ALT_INV_last~q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_scl_clk~q\ : std_logic;
SIGNAL \asp_example|hs6|hs5|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \asp_example|ALT_INV_hexn\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \asp_example|hs6|hs4|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs3|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs2|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs1|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \asp_example|hs6|hs0|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Mux0~12_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\ : std_logic_vector(16 DOWNTO 1);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \asp_dp|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add4~61_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add4~57_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add4~53_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add4~49_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add4~45_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add4~41_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add4~37_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add4~33_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add4~29_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add4~25_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add4~21_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add4~17_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add4~13_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add4~9_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add4~5_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add4~1_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \asp_example|ALT_INV_state\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \asp_adc|ALT_INV_tick_1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \asp_adc|ALT_INV_tick_0\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \asp_example|ALT_INV_send.data\ : std_logic_vector(31 DOWNTO 31);
SIGNAL \asp_dp|ALT_INV_send.data\ : std_logic_vector(31 DOWNTO 31);
SIGNAL \adc_dac|audio_control|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \asp_dac|ALT_INV_tick_1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \asp_dac|ALT_INV_tick_0\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \adc_dac|audio_control|ALT_INV_Add2~121_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_scl_drive~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity8~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a2~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a1~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g[4]~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data[30]~DUPLICATE_q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity8~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a4~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a2~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g[3]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_tick[0]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_index[12]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_index[11]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_index[7]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_index[6]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_index[16]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_index[15]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_index[22]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_tick[7]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_tick[4]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_tick[2]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_tick[11]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_tick[17]~DUPLICATE_q\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_tick[23]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_AUD_ADCDAT~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_AUD_DACLRCK~input_o\ : std_logic;
SIGNAL \ALT_INV_AUD_ADCLRCK~input_o\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~_wirecell_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~_wirecell_combout\ : std_logic;
SIGNAL \ALT_INV_~GND~combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|ALT_INV_bits\ : std_logic_vector(28 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[0]~27_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[0]~27_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[0]~27_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[0]~27_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[1]~26_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[1]~26_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[1]~26_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[1]~26_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe15a\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[9]~25_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[9]~25_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[9]~25_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[9]~25_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[8]~24_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[8]~24_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[8]~24_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[8]~24_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[7]~23_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[7]~23_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[7]~23_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[7]~23_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[6]~22_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[6]~22_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[6]~22_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[6]~22_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[5]~21_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[5]~21_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[5]~21_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[5]~21_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[4]~20_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[4]~20_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[4]~20_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[4]~20_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[3]~19_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[3]~19_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[3]~19_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[3]~19_combout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_left_hist[2][0]~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_recv.data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \asp_dp|ALT_INV_right_hist[2][0]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_left_hist[2][1]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_right_hist[2][1]~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[2]~18_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[2]~18_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[2]~18_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[2]~18_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe12a\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity8~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[10]~17_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[10]~17_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[10]~17_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[10]~17_combout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_left_hist[2][12]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_right_hist[2][12]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_left_hist[2][11]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_right_hist[2][11]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_left_hist[2][10]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_right_hist[2][10]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_left_hist[2][9]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_right_hist[2][9]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_left_hist[2][8]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_right_hist[2][8]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_left_hist[2][7]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_right_hist[2][7]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_left_hist[2][6]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_right_hist[2][6]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_left_hist[2][5]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_right_hist[2][5]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_left_hist[2][4]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_right_hist[2][4]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_left_hist[2][3]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_right_hist[2][3]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Add1~64_combout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_WideOr0~combout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_left_hist[2][2]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_right_hist[2][2]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_left_hist[2][14]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_right_hist[2][14]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_left_hist[2][15]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_right_hist[2][15]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_left_hist[2][13]~q\ : std_logic;
SIGNAL \asp_dp|ALT_INV_right_hist[2][13]~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[21]~16_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[21]~16_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[21]~16_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[21]~16_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[20]~15_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[20]~15_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[20]~15_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[20]~15_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[23]~14_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[23]~14_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[23]~14_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[23]~14_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[22]~13_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[22]~13_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[22]~13_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[22]~13_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a4~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a3~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a2~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a1~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|ALT_INV_last~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[11]~12_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[11]~12_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[11]~12_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[11]~12_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_recv.data\ : std_logic_vector(31 DOWNTO 16);
SIGNAL \asp_adc|ALT_INV_rate_1\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \asp_adc|ALT_INV_rate_0\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_msb_aeb~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_lsb_aeb~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrfull_eq_comp_msb_mux_reg~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrfull_eq_comp_lsb_mux_reg~q\ : std_logic;
SIGNAL \adc_dac|audio_adc:audio_adc|ALT_INV_fifo_put~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[12]~11_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[12]~11_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[12]~11_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[12]~11_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Selector50~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Selector49~1_combout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\ : std_logic_vector(4 DOWNTO 1);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\ : std_logic;
SIGNAL \asp_example|ALT_INV_send~1_combout\ : std_logic;
SIGNAL \asp_example|ALT_INV_send~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_recv.data\ : std_logic_vector(31 DOWNTO 16);
SIGNAL \asp_example|ALT_INV_WideNor0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~1_combout\ : std_logic;
SIGNAL \asp_adc|ALT_INV_addr_1\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \asp_adc|ALT_INV_addr_0\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \asp_adc|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \asp_adc|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\ : std_logic;
SIGNAL \asp_adc|ALT_INV_send.data[2]~0_combout\ : std_logic;
SIGNAL \asp_adc|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \asp_adc|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \asp_adc|ALT_INV_process_1~1_combout\ : std_logic;
SIGNAL \asp_adc|ALT_INV_enable_1~q\ : std_logic;
SIGNAL \asp_adc|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \asp_adc|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \asp_adc|ALT_INV_process_1~0_combout\ : std_logic;
SIGNAL \asp_adc|ALT_INV_enable_0~q\ : std_logic;
SIGNAL \asp_adc|ALT_INV_new_data~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~3_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\ : std_logic;
SIGNAL \asp_dp|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[19]~10_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[19]~10_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[19]~10_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[19]~10_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[18]~9_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[18]~9_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[18]~9_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[18]~9_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[13]~8_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[13]~8_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[13]~8_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[13]~8_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe15a\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[17]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[17]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[17]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[17]~7_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_will_be_1~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~0_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\ : std_logic;
SIGNAL \asp_adc|ALT_INV_send.data\ : std_logic_vector(31 DOWNTO 31);
SIGNAL \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:2:interface|ALT_INV_push[14]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:0:interface|ALT_INV_push[14]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:3:interface|ALT_INV_push[14]~6_combout\ : std_logic;
SIGNAL \tdma_min|interfaces:1:interface|ALT_INV_push[14]~6_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Selector45~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Selector39~0_combout\ : std_logic;
SIGNAL \adc_dac|audio_control|ALT_INV_Selector42~3_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_CLOCK2_50 <= CLOCK2_50;
ww_CLOCK3_50 <= CLOCK3_50;
FPGA_I2C_SCLK <= ww_FPGA_I2C_SCLK;
ww_AUD_ADCDAT <= AUD_ADCDAT;
AUD_DACDAT <= ww_AUD_DACDAT;
AUD_XCK <= ww_AUD_XCK;
ww_KEY <= KEY;
ww_SW <= SW;
LEDR <= ww_LEDR;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\asp_dp|send.addr\(1) & \~GND~combout\ & \asp_dp|send.data\(31) & \asp_dp|send.data\(30) & \asp_dp|send.data\(29) & \asp_dp|send.data\(28) & \asp_dp|send.data\(23) & \asp_dp|send.data\(22) & \asp_dp|send.data\(21) & \asp_dp|send.data\(20) & 
\asp_dp|send.data\(19) & \asp_dp|send.data\(18) & \asp_dp|send.data\(17) & \asp_dp|send.data\(16) & \asp_dp|send.data\(15) & \asp_dp|send.data\(14) & \asp_dp|send.data\(13) & \asp_dp|send.data\(12) & \asp_dp|send.data\(11) & 
\asp_dp|send.data\(10) & \asp_dp|send.data\(9) & \asp_dp|send.data\(8) & \asp_dp|send.data\(7) & \asp_dp|send.data\(6) & \asp_dp|send.data\(5) & \asp_dp|send.data\(4) & \asp_dp|send.data\(3) & \asp_dp|send.data\(2) & 
\asp_dp|send.data\(1) & \~GND~combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(24);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(25);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(26);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(27);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(28);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(29);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(30);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(31);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(32);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(33);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(34);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(35);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(24);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(25);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(26);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(27);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(28);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(29);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(30);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(31);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(32);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(33);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(34);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(35);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \asp_example|send.addr\(0) & \asp_example|send.data\(31) & \asp_example|send.data\(30) & \asp_example|send.data\(29) & \asp_example|send.data\(28) & \asp_example|send.data\(23) & \asp_example|send.data\(22) & 
\asp_example|send.data\(21) & \asp_example|send.data\(20) & \asp_example|send.data\(19) & \asp_example|send.data\(18) & \asp_example|send.data\(17) & \asp_example|send.data\(16) & \asp_example|send.data\(15) & \asp_example|send.data\(14) & 
\asp_example|send.data\(13) & \asp_example|send.data\(12) & \asp_example|send.data\(11) & \asp_example|send.data\(10) & \asp_example|send.data\(9) & \asp_example|send.data\(8) & \asp_example|send.data\(7) & \asp_example|send.data\(6) & 
\asp_example|send.data\(5) & \asp_example|send.data\(4) & \asp_example|send.data\(3) & \asp_example|send.data\(2) & \asp_example|send.data\(1) & \asp_example|send.data\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(24);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(25);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(26);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(27);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(28);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(29);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(30);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(31);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(32);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(33);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(34);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(35);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \asp_adc|send.addr\(3) & 
\asp_adc|send.addr\(2) & \asp_adc|send.addr\(1) & \asp_adc|send.addr\(0) & \asp_adc|send.data\(31) & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \asp_adc|send.data\(16) & \asp_adc|send.data\(15) & \asp_adc|send.data\(14) & \asp_adc|send.data\(13) & \asp_adc|send.data\(12) & \asp_adc|send.data\(11) & \asp_adc|send.data\(10) & \asp_adc|send.data\(9) & 
\asp_adc|send.data\(8) & \asp_adc|send.data\(7) & \asp_adc|send.data\(6) & \asp_adc|send.data\(5) & \asp_adc|send.data\(4) & \asp_adc|send.data\(3) & \asp_adc|send.data\(2) & \asp_adc|send.data\(1) & \asp_adc|send.data\(0));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ & 
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(12);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(13);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(14);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(15);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(16);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(17);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(18);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(19);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(20);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(21);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(22);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(23);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(24);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(25);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(26);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(27);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(28);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(29);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(30);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(31);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(32);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(33);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(34);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) <= \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(35);

\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\adc_dac|audio_adc:audio_adc|fifo_data\(16) & \adc_dac|audio_adc:audio_adc|fifo_data\(15) & \adc_dac|audio_adc:audio_adc|fifo_data\(14) & \adc_dac|audio_adc:audio_adc|fifo_data\(13) & \adc_dac|audio_adc:audio_adc|fifo_data\(12) & 
\adc_dac|audio_adc:audio_adc|fifo_data\(11) & \adc_dac|audio_adc:audio_adc|fifo_data\(10) & \adc_dac|audio_adc:audio_adc|fifo_data\(9) & \adc_dac|audio_adc:audio_adc|fifo_data\(8) & \adc_dac|audio_adc:audio_adc|fifo_data\(7) & 
\adc_dac|audio_adc:audio_adc|fifo_data\(6) & \adc_dac|audio_adc:audio_adc|fifo_data\(5) & \adc_dac|audio_adc:audio_adc|fifo_data\(4) & \adc_dac|audio_adc:audio_adc|fifo_data\(3) & \adc_dac|audio_adc:audio_adc|fifo_data\(2) & 
\adc_dac|audio_adc:audio_adc|fifo_data\(1) & \adc_dac|audio_adc:audio_adc|fifo_data\(0));

\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ <= (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ram_address_a\(3) & 
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(2) & \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(1) & \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(0));

\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ <= (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & 
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(0) <= \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(0);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(1) <= \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(1);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(2) <= \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(2);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(3) <= \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(3);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(4) <= \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(4);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(5) <= \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(5);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(6) <= \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(6);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(7) <= \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(7);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(8) <= \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(8);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(9) <= \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(9);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(10) <= \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(10);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(11) <= \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(11);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(12) <= \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(12);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(13) <= \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(13);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(14) <= \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(14);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(15) <= \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(15);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(16) <= \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(16);

\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
\asp_dac|data\(16) & \asp_dac|data\(15) & \asp_dac|data\(14) & \asp_dac|data\(13) & \asp_dac|data\(12) & \asp_dac|data\(11) & \asp_dac|data\(10) & \asp_dac|data\(9) & \asp_dac|data\(8) & \asp_dac|data\(7) & \asp_dac|data\(6) & 
\asp_dac|data\(5) & \asp_dac|data\(4) & \asp_dac|data\(3) & \asp_dac|data\(2) & \asp_dac|data\(1) & \asp_dac|data\(0));

\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ <= (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ram_address_a\(3) & \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(2) & 
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(1) & \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(0));

\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ <= (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ & 
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(0) <= \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(0);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(1) <= \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(1);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(2) <= \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(2);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(3) <= \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(3);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(4) <= \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(4);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(5) <= \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(5);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(6) <= \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(6);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(7) <= \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(7);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(8) <= \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(8);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(9) <= \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(9);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(10) <= \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(10);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(11) <= \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(11);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(12) <= \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(12);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(13) <= \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(13);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(14) <= \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(14);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(15) <= \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(15);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(16) <= \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(16);

\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ <= \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(0);
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ <= \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(1);
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ <= \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(2);
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ <= \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(3);
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ <= \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(4);
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ <= \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(5);
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ <= \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(6);
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ <= \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(7);

\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ <= \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(0);
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ <= \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(1);
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ <= \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(2);
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ <= \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(3);
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ <= \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(4);
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ <= \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(5);
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ <= \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(6);
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ <= \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(7);

\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & \CLOCK3_50~input_o\ & gnd & gnd);

\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ <= (\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ & 
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ & \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ & 
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ & \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ & 
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ & \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ & 
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\);

\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0\ <= \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(0);

\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & 
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & 
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & 
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);
\adc_dac|audio_control|ALT_INV_Add2~117_sumout\ <= NOT \adc_dac|audio_control|Add2~117_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~113_sumout\ <= NOT \adc_dac|audio_control|Add2~113_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~109_sumout\ <= NOT \adc_dac|audio_control|Add2~109_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~105_sumout\ <= NOT \adc_dac|audio_control|Add2~105_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~101_sumout\ <= NOT \adc_dac|audio_control|Add2~101_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~97_sumout\ <= NOT \adc_dac|audio_control|Add2~97_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~93_sumout\ <= NOT \adc_dac|audio_control|Add2~93_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~89_sumout\ <= NOT \adc_dac|audio_control|Add2~89_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~85_sumout\ <= NOT \adc_dac|audio_control|Add2~85_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~81_sumout\ <= NOT \adc_dac|audio_control|Add2~81_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~77_sumout\ <= NOT \adc_dac|audio_control|Add2~77_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~73_sumout\ <= NOT \adc_dac|audio_control|Add2~73_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~69_sumout\ <= NOT \adc_dac|audio_control|Add2~69_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~65_sumout\ <= NOT \adc_dac|audio_control|Add2~65_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~61_sumout\ <= NOT \adc_dac|audio_control|Add2~61_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~57_sumout\ <= NOT \adc_dac|audio_control|Add2~57_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~53_sumout\ <= NOT \adc_dac|audio_control|Add2~53_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~49_sumout\ <= NOT \adc_dac|audio_control|Add2~49_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~45_sumout\ <= NOT \adc_dac|audio_control|Add2~45_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~41_sumout\ <= NOT \adc_dac|audio_control|Add2~41_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~37_sumout\ <= NOT \adc_dac|audio_control|Add2~37_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~33_sumout\ <= NOT \adc_dac|audio_control|Add2~33_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~29_sumout\ <= NOT \adc_dac|audio_control|Add2~29_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~25_sumout\ <= NOT \adc_dac|audio_control|Add2~25_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~21_sumout\ <= NOT \adc_dac|audio_control|Add2~21_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~17_sumout\ <= NOT \adc_dac|audio_control|Add2~17_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~13_sumout\ <= NOT \adc_dac|audio_control|Add2~13_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~9_sumout\ <= NOT \adc_dac|audio_control|Add2~9_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~5_sumout\ <= NOT \adc_dac|audio_control|Add2~5_sumout\;
\adc_dac|audio_control|ALT_INV_Add2~1_sumout\ <= NOT \adc_dac|audio_control|Add2~1_sumout\;
\adc_dac|audio_control|ALT_INV_Mux0~0_combout\ <= NOT \adc_dac|audio_control|Mux0~0_combout\;
\adc_dac|audio_control|ALT_INV_Add1~17_sumout\ <= NOT \adc_dac|audio_control|Add1~17_sumout\;
\adc_dac|audio_control|ALT_INV_Add1~13_sumout\ <= NOT \adc_dac|audio_control|Add1~13_sumout\;
\adc_dac|audio_control|ALT_INV_Add1~9_sumout\ <= NOT \adc_dac|audio_control|Add1~9_sumout\;
\adc_dac|audio_control|ALT_INV_Add1~5_sumout\ <= NOT \adc_dac|audio_control|Add1~5_sumout\;
\adc_dac|audio_control|ALT_INV_Add1~1_sumout\ <= NOT \adc_dac|audio_control|Add1~1_sumout\;
\adc_dac|audio_control|ALT_INV_state.devi_out~q\ <= NOT \adc_dac|audio_control|state.devi_out~q\;
\adc_dac|audio_control|ALT_INV_index\(12) <= NOT \adc_dac|audio_control|index\(12);
\adc_dac|audio_control|ALT_INV_index\(11) <= NOT \adc_dac|audio_control|index\(11);
\adc_dac|audio_control|ALT_INV_index\(10) <= NOT \adc_dac|audio_control|index\(10);
\adc_dac|audio_control|ALT_INV_index\(9) <= NOT \adc_dac|audio_control|index\(9);
\adc_dac|audio_control|ALT_INV_index\(8) <= NOT \adc_dac|audio_control|index\(8);
\adc_dac|audio_control|ALT_INV_index\(7) <= NOT \adc_dac|audio_control|index\(7);
\adc_dac|audio_control|ALT_INV_index\(6) <= NOT \adc_dac|audio_control|index\(6);
\adc_dac|audio_control|ALT_INV_index\(5) <= NOT \adc_dac|audio_control|index\(5);
\adc_dac|audio_control|ALT_INV_index\(2) <= NOT \adc_dac|audio_control|index\(2);
\adc_dac|audio_control|ALT_INV_index\(1) <= NOT \adc_dac|audio_control|index\(1);
\adc_dac|audio_control|ALT_INV_index\(0) <= NOT \adc_dac|audio_control|index\(0);
\adc_dac|audio_control|ALT_INV_index\(19) <= NOT \adc_dac|audio_control|index\(19);
\adc_dac|audio_control|ALT_INV_index\(18) <= NOT \adc_dac|audio_control|index\(18);
\adc_dac|audio_control|ALT_INV_index\(17) <= NOT \adc_dac|audio_control|index\(17);
\adc_dac|audio_control|ALT_INV_index\(16) <= NOT \adc_dac|audio_control|index\(16);
\adc_dac|audio_control|ALT_INV_index\(15) <= NOT \adc_dac|audio_control|index\(15);
\adc_dac|audio_control|ALT_INV_index\(14) <= NOT \adc_dac|audio_control|index\(14);
\adc_dac|audio_control|ALT_INV_index\(25) <= NOT \adc_dac|audio_control|index\(25);
\adc_dac|audio_control|ALT_INV_index\(24) <= NOT \adc_dac|audio_control|index\(24);
\adc_dac|audio_control|ALT_INV_index\(23) <= NOT \adc_dac|audio_control|index\(23);
\adc_dac|audio_control|ALT_INV_index\(22) <= NOT \adc_dac|audio_control|index\(22);
\adc_dac|audio_control|ALT_INV_index\(21) <= NOT \adc_dac|audio_control|index\(21);
\adc_dac|audio_control|ALT_INV_index\(20) <= NOT \adc_dac|audio_control|index\(20);
\adc_dac|audio_control|ALT_INV_index\(30) <= NOT \adc_dac|audio_control|index\(30);
\adc_dac|audio_control|ALT_INV_index\(29) <= NOT \adc_dac|audio_control|index\(29);
\adc_dac|audio_control|ALT_INV_index\(28) <= NOT \adc_dac|audio_control|index\(28);
\adc_dac|audio_control|ALT_INV_index\(27) <= NOT \adc_dac|audio_control|index\(27);
\adc_dac|audio_control|ALT_INV_index\(26) <= NOT \adc_dac|audio_control|index\(26);
\adc_dac|audio_control|ALT_INV_index\(13) <= NOT \adc_dac|audio_control|index\(13);
\adc_dac|audio_control|ALT_INV_index\(3) <= NOT \adc_dac|audio_control|index\(3);
\adc_dac|audio_control|ALT_INV_index\(4) <= NOT \adc_dac|audio_control|index\(4);
\adc_dac|audio_control|ALT_INV_Selector42~1_combout\ <= NOT \adc_dac|audio_control|Selector42~1_combout\;
\adc_dac|audio_control|ALT_INV_Selector42~0_combout\ <= NOT \adc_dac|audio_control|Selector42~0_combout\;
\adc_dac|audio_control|ALT_INV_Equal19~0_combout\ <= NOT \adc_dac|audio_control|Equal19~0_combout\;
\adc_dac|audio_control|ALT_INV_WideNor1~3_combout\ <= NOT \adc_dac|audio_control|WideNor1~3_combout\;
\adc_dac|audio_control|ALT_INV_Equal14~1_combout\ <= NOT \adc_dac|audio_control|Equal14~1_combout\;
\adc_dac|audio_control|ALT_INV_Equal9~14_combout\ <= NOT \adc_dac|audio_control|Equal9~14_combout\;
\adc_dac|audio_control|ALT_INV_Equal17~0_combout\ <= NOT \adc_dac|audio_control|Equal17~0_combout\;
\adc_dac|audio_control|ALT_INV_Equal9~13_combout\ <= NOT \adc_dac|audio_control|Equal9~13_combout\;
\adc_dac|audio_control|ALT_INV_Equal9~12_combout\ <= NOT \adc_dac|audio_control|Equal9~12_combout\;
\adc_dac|audio_control|ALT_INV_Equal9~11_combout\ <= NOT \adc_dac|audio_control|Equal9~11_combout\;
\adc_dac|audio_control|ALT_INV_WideNor1~2_combout\ <= NOT \adc_dac|audio_control|WideNor1~2_combout\;
\adc_dac|audio_control|ALT_INV_Equal13~2_combout\ <= NOT \adc_dac|audio_control|Equal13~2_combout\;
\adc_dac|audio_control|ALT_INV_Equal11~1_combout\ <= NOT \adc_dac|audio_control|Equal11~1_combout\;
\adc_dac|audio_control|ALT_INV_Equal10~1_combout\ <= NOT \adc_dac|audio_control|Equal10~1_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[15]~5_combout\ <= NOT \tdma_min|interfaces:2:interface|push[15]~5_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[15]~5_combout\ <= NOT \tdma_min|interfaces:0:interface|push[15]~5_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[15]~5_combout\ <= NOT \tdma_min|interfaces:3:interface|push[15]~5_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[15]~5_combout\ <= NOT \tdma_min|interfaces:1:interface|push[15]~5_combout\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~0_combout\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe16a\(3) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(3);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe16a\(1) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(1);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity8~q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~q\;
\asp_dac|ALT_INV_rate_1\(0) <= NOT \asp_dac|rate_1\(0);
\asp_dac|ALT_INV_rate_1\(1) <= NOT \asp_dac|rate_1\(1);
\tdma_min|interfaces:2:interface|ALT_INV_push[31]~4_combout\ <= NOT \tdma_min|interfaces:2:interface|push[31]~4_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[31]~4_combout\ <= NOT \tdma_min|interfaces:0:interface|push[31]~4_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[31]~4_combout\ <= NOT \tdma_min|interfaces:3:interface|push[31]~4_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[31]~4_combout\ <= NOT \tdma_min|interfaces:1:interface|push[31]~4_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[30]~3_combout\ <= NOT \tdma_min|interfaces:2:interface|push[30]~3_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[30]~3_combout\ <= NOT \tdma_min|interfaces:0:interface|push[30]~3_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[30]~3_combout\ <= NOT \tdma_min|interfaces:3:interface|push[30]~3_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[30]~3_combout\ <= NOT \tdma_min|interfaces:1:interface|push[30]~3_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[29]~2_combout\ <= NOT \tdma_min|interfaces:2:interface|push[29]~2_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[29]~2_combout\ <= NOT \tdma_min|interfaces:0:interface|push[29]~2_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[29]~2_combout\ <= NOT \tdma_min|interfaces:3:interface|push[29]~2_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[29]~2_combout\ <= NOT \tdma_min|interfaces:1:interface|push[29]~2_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[28]~1_combout\ <= NOT \tdma_min|interfaces:2:interface|push[28]~1_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[28]~1_combout\ <= NOT \tdma_min|interfaces:0:interface|push[28]~1_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[28]~1_combout\ <= NOT \tdma_min|interfaces:3:interface|push[28]~1_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[28]~1_combout\ <= NOT \tdma_min|interfaces:1:interface|push[28]~1_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[16]~0_combout\ <= NOT \tdma_min|interfaces:2:interface|push[16]~0_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:2:interface|ack~combout\;
\tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\ <= NOT \tdma_min|interfaces:2:interface|ack~1_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\ <= NOT \tdma_min|interfaces:2:interface|ack~0_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:0:interface|ALT_INV_push[16]~0_combout\ <= NOT \tdma_min|interfaces:0:interface|push[16]~0_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:0:interface|ack~combout\;
\tdma_min|interfaces:0:interface|ALT_INV_ack~1_combout\ <= NOT \tdma_min|interfaces:0:interface|ack~1_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_ack~0_combout\ <= NOT \tdma_min|interfaces:0:interface|ack~0_combout\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:3:interface|ALT_INV_push[16]~0_combout\ <= NOT \tdma_min|interfaces:3:interface|push[16]~0_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:3:interface|ack~combout\;
\tdma_min|interfaces:3:interface|ALT_INV_ack~1_combout\ <= NOT \tdma_min|interfaces:3:interface|ack~1_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_ack~0_combout\ <= NOT \tdma_min|interfaces:3:interface|ack~0_combout\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\tdma_min|interfaces:1:interface|ALT_INV_push[16]~0_combout\ <= NOT \tdma_min|interfaces:1:interface|push[16]~0_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_ack~combout\ <= NOT \tdma_min|interfaces:1:interface|ack~combout\;
\tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\ <= NOT \tdma_min|interfaces:1:interface|Equal0~0_combout\;
\tdma_min|slots|ALT_INV_count\(1) <= NOT \tdma_min|slots|count\(1);
\tdma_min|slots|ALT_INV_count\(0) <= NOT \tdma_min|slots|count\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\;
\asp_dac|ALT_INV_rate_0\(1) <= NOT \asp_dac|rate_0\(1);
\asp_dac|ALT_INV_rate_0\(0) <= NOT \asp_dac|rate_0\(0);
\adc_dac|audio_dac|ALT_INV_channel_0\(11) <= NOT \adc_dac|audio_dac|channel_0\(11);
\adc_dac|audio_dac|ALT_INV_channel_1\(11) <= NOT \adc_dac|audio_dac|channel_1\(11);
\adc_dac|audio_dac|ALT_INV_shift\(10) <= NOT \adc_dac|audio_dac|shift\(10);
\adc_dac|audio_control|ALT_INV_bits\(6) <= NOT \adc_dac|audio_control|bits\(6);
\adc_dac|audio_control|ALT_INV_bits\(4) <= NOT \adc_dac|audio_control|bits\(4);
\adc_dac|audio_control|ALT_INV_bits\(7) <= NOT \adc_dac|audio_control|bits\(7);
\adc_dac|audio_control|ALT_INV_bits\(5) <= NOT \adc_dac|audio_control|bits\(5);
\adc_dac|audio_control|ALT_INV_addr\(1) <= NOT \adc_dac|audio_control|addr\(1);
\adc_dac|audio_control|ALT_INV_addr\(3) <= NOT \adc_dac|audio_control|addr\(3);
\adc_dac|audio_control|ALT_INV_addr\(2) <= NOT \adc_dac|audio_control|addr\(2);
\adc_dac|audio_control|ALT_INV_addr\(0) <= NOT \adc_dac|audio_control|addr\(0);
\adc_dac|audio_control|ALT_INV_index[25]~0_combout\ <= NOT \adc_dac|audio_control|index[25]~0_combout\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~1_combout\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(4) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(4);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(3) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(3);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(4) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(4);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(3) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(3);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~1_combout\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(0) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(0);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(0) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(0);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(2) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(2);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(2) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(2);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(1) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(1);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(1) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(1);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a4~q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a3~q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(4) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(4);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(3) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(3);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~1_combout\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(0) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(0);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(2) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(2);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a2~q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(1) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(1);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a1~q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\;
\asp_dac|ALT_INV_data[14]~0_combout\ <= NOT \asp_dac|data[14]~0_combout\;
\asp_dac|ALT_INV_process_1~2_combout\ <= NOT \asp_dac|process_1~2_combout\;
\asp_dac|ALT_INV_enable_1~q\ <= NOT \asp_dac|enable_1~q\;
\asp_dac|ALT_INV_Equal3~1_combout\ <= NOT \asp_dac|Equal3~1_combout\;
\asp_dac|ALT_INV_Equal3~0_combout\ <= NOT \asp_dac|Equal3~0_combout\;
\asp_dac|ALT_INV_process_1~1_combout\ <= NOT \asp_dac|process_1~1_combout\;
\asp_dac|ALT_INV_process_1~0_combout\ <= NOT \asp_dac|process_1~0_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(31) <= NOT \tdma_min|interfaces:1:interface|recv.data\(31);
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(30) <= NOT \tdma_min|interfaces:1:interface|recv.data\(30);
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(29) <= NOT \tdma_min|interfaces:1:interface|recv.data\(29);
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(28) <= NOT \tdma_min|interfaces:1:interface|recv.data\(28);
\asp_dac|ALT_INV_enable_0~q\ <= NOT \asp_dac|enable_0~q\;
\tdma_min|interfaces:1:interface|ALT_INV_recv.data\(16) <= NOT \tdma_min|interfaces:1:interface|recv.data\(16);
\asp_dac|ALT_INV_Equal1~1_combout\ <= NOT \asp_dac|Equal1~1_combout\;
\asp_dac|ALT_INV_Equal1~0_combout\ <= NOT \asp_dac|Equal1~0_combout\;
\adc_dac|audio_dac|ALT_INV_channel_0\(12) <= NOT \adc_dac|audio_dac|channel_0\(12);
\adc_dac|audio_dac|ALT_INV_channel_1\(12) <= NOT \adc_dac|audio_dac|channel_1\(12);
\adc_dac|audio_dac|ALT_INV_shift\(11) <= NOT \adc_dac|audio_dac|shift\(11);
\adc_dac|audio_control|ALT_INV_WideNor1~1_combout\ <= NOT \adc_dac|audio_control|WideNor1~1_combout\;
\adc_dac|audio_control|ALT_INV_WideNor1~0_combout\ <= NOT \adc_dac|audio_control|WideNor1~0_combout\;
\adc_dac|audio_control|ALT_INV_Equal16~1_combout\ <= NOT \adc_dac|audio_control|Equal16~1_combout\;
\adc_dac|audio_control|ALT_INV_Equal14~0_combout\ <= NOT \adc_dac|audio_control|Equal14~0_combout\;
\adc_dac|audio_control|ALT_INV_Equal15~2_combout\ <= NOT \adc_dac|audio_control|Equal15~2_combout\;
\adc_dac|audio_control|ALT_INV_Equal15~1_combout\ <= NOT \adc_dac|audio_control|Equal15~1_combout\;
\adc_dac|audio_control|ALT_INV_Equal15~0_combout\ <= NOT \adc_dac|audio_control|Equal15~0_combout\;
\adc_dac|audio_control|ALT_INV_Equal9~10_combout\ <= NOT \adc_dac|audio_control|Equal9~10_combout\;
\adc_dac|audio_control|ALT_INV_Equal9~9_combout\ <= NOT \adc_dac|audio_control|Equal9~9_combout\;
\adc_dac|audio_control|ALT_INV_Equal9~8_combout\ <= NOT \adc_dac|audio_control|Equal9~8_combout\;
\adc_dac|audio_control|ALT_INV_Equal9~7_combout\ <= NOT \adc_dac|audio_control|Equal9~7_combout\;
\adc_dac|audio_control|ALT_INV_Selector41~0_combout\ <= NOT \adc_dac|audio_control|Selector41~0_combout\;
\adc_dac|audio_control|ALT_INV_Equal9~6_combout\ <= NOT \adc_dac|audio_control|Equal9~6_combout\;
\adc_dac|audio_control|ALT_INV_Equal16~0_combout\ <= NOT \adc_dac|audio_control|Equal16~0_combout\;
\adc_dac|audio_control|ALT_INV_Selector47~0_combout\ <= NOT \adc_dac|audio_control|Selector47~0_combout\;
\adc_dac|audio_control|ALT_INV_Equal13~1_combout\ <= NOT \adc_dac|audio_control|Equal13~1_combout\;
\adc_dac|audio_control|ALT_INV_Equal12~0_combout\ <= NOT \adc_dac|audio_control|Equal12~0_combout\;
\adc_dac|audio_control|ALT_INV_Equal13~0_combout\ <= NOT \adc_dac|audio_control|Equal13~0_combout\;
\adc_dac|audio_control|ALT_INV_Selector49~0_combout\ <= NOT \adc_dac|audio_control|Selector49~0_combout\;
\adc_dac|audio_control|ALT_INV_Equal9~5_combout\ <= NOT \adc_dac|audio_control|Equal9~5_combout\;
\adc_dac|audio_control|ALT_INV_Equal10~0_combout\ <= NOT \adc_dac|audio_control|Equal10~0_combout\;
\adc_dac|audio_control|ALT_INV_Equal11~0_combout\ <= NOT \adc_dac|audio_control|Equal11~0_combout\;
\adc_dac|audio_control|ALT_INV_Equal9~4_combout\ <= NOT \adc_dac|audio_control|Equal9~4_combout\;
\adc_dac|audio_control|ALT_INV_Equal9~3_combout\ <= NOT \adc_dac|audio_control|Equal9~3_combout\;
\adc_dac|audio_control|ALT_INV_Equal9~2_combout\ <= NOT \adc_dac|audio_control|Equal9~2_combout\;
\adc_dac|audio_control|ALT_INV_Equal8~5_combout\ <= NOT \adc_dac|audio_control|Equal8~5_combout\;
\adc_dac|audio_control|ALT_INV_Equal8~4_combout\ <= NOT \adc_dac|audio_control|Equal8~4_combout\;
\adc_dac|audio_control|ALT_INV_count\(4) <= NOT \adc_dac|audio_control|count\(4);
\adc_dac|audio_control|ALT_INV_count\(5) <= NOT \adc_dac|audio_control|count\(5);
\adc_dac|audio_control|ALT_INV_count\(6) <= NOT \adc_dac|audio_control|count\(6);
\adc_dac|audio_control|ALT_INV_count\(7) <= NOT \adc_dac|audio_control|count\(7);
\adc_dac|audio_control|ALT_INV_count\(8) <= NOT \adc_dac|audio_control|count\(8);
\adc_dac|audio_control|ALT_INV_count\(9) <= NOT \adc_dac|audio_control|count\(9);
\adc_dac|audio_control|ALT_INV_Equal8~3_combout\ <= NOT \adc_dac|audio_control|Equal8~3_combout\;
\adc_dac|audio_control|ALT_INV_count\(10) <= NOT \adc_dac|audio_control|count\(10);
\adc_dac|audio_control|ALT_INV_count\(11) <= NOT \adc_dac|audio_control|count\(11);
\adc_dac|audio_control|ALT_INV_count\(12) <= NOT \adc_dac|audio_control|count\(12);
\adc_dac|audio_control|ALT_INV_count\(13) <= NOT \adc_dac|audio_control|count\(13);
\adc_dac|audio_control|ALT_INV_count\(14) <= NOT \adc_dac|audio_control|count\(14);
\adc_dac|audio_control|ALT_INV_count\(15) <= NOT \adc_dac|audio_control|count\(15);
\adc_dac|audio_control|ALT_INV_Equal8~2_combout\ <= NOT \adc_dac|audio_control|Equal8~2_combout\;
\adc_dac|audio_control|ALT_INV_count\(17) <= NOT \adc_dac|audio_control|count\(17);
\adc_dac|audio_control|ALT_INV_count\(16) <= NOT \adc_dac|audio_control|count\(16);
\adc_dac|audio_control|ALT_INV_count\(0) <= NOT \adc_dac|audio_control|count\(0);
\adc_dac|audio_control|ALT_INV_count\(1) <= NOT \adc_dac|audio_control|count\(1);
\adc_dac|audio_control|ALT_INV_count\(2) <= NOT \adc_dac|audio_control|count\(2);
\adc_dac|audio_control|ALT_INV_count\(3) <= NOT \adc_dac|audio_control|count\(3);
\adc_dac|audio_control|ALT_INV_Equal8~1_combout\ <= NOT \adc_dac|audio_control|Equal8~1_combout\;
\adc_dac|audio_control|ALT_INV_count\(23) <= NOT \adc_dac|audio_control|count\(23);
\adc_dac|audio_control|ALT_INV_count\(22) <= NOT \adc_dac|audio_control|count\(22);
\adc_dac|audio_control|ALT_INV_count\(21) <= NOT \adc_dac|audio_control|count\(21);
\adc_dac|audio_control|ALT_INV_count\(20) <= NOT \adc_dac|audio_control|count\(20);
\adc_dac|audio_control|ALT_INV_count\(19) <= NOT \adc_dac|audio_control|count\(19);
\adc_dac|audio_control|ALT_INV_count\(18) <= NOT \adc_dac|audio_control|count\(18);
\adc_dac|audio_control|ALT_INV_Equal8~0_combout\ <= NOT \adc_dac|audio_control|Equal8~0_combout\;
\adc_dac|audio_control|ALT_INV_count\(29) <= NOT \adc_dac|audio_control|count\(29);
\adc_dac|audio_control|ALT_INV_count\(28) <= NOT \adc_dac|audio_control|count\(28);
\adc_dac|audio_control|ALT_INV_count\(27) <= NOT \adc_dac|audio_control|count\(27);
\adc_dac|audio_control|ALT_INV_count\(26) <= NOT \adc_dac|audio_control|count\(26);
\adc_dac|audio_control|ALT_INV_count\(25) <= NOT \adc_dac|audio_control|count\(25);
\adc_dac|audio_control|ALT_INV_count\(24) <= NOT \adc_dac|audio_control|count\(24);
\adc_dac|audio_control|ALT_INV_count\(30) <= NOT \adc_dac|audio_control|count\(30);
\adc_dac|audio_control|ALT_INV_Equal9~1_combout\ <= NOT \adc_dac|audio_control|Equal9~1_combout\;
\adc_dac|audio_control|ALT_INV_Equal9~0_combout\ <= NOT \adc_dac|audio_control|Equal9~0_combout\;
\adc_dac|audio_control|ALT_INV_state~12_combout\ <= NOT \adc_dac|audio_control|state~12_combout\;
\adc_dac|audio_control|ALT_INV_Selector37~0_combout\ <= NOT \adc_dac|audio_control|Selector37~0_combout\;
\adc_dac|audio_control|ALT_INV_bits\(10) <= NOT \adc_dac|audio_control|bits\(10);
\adc_dac|audio_control|ALT_INV_bits\(12) <= NOT \adc_dac|audio_control|bits\(12);
\adc_dac|audio_control|ALT_INV_bits\(11) <= NOT \adc_dac|audio_control|bits\(11);
\adc_dac|audio_control|ALT_INV_bits\(9) <= NOT \adc_dac|audio_control|bits\(9);
\adc_dac|audio_control|ALT_INV_Selector4~0_combout\ <= NOT \adc_dac|audio_control|Selector4~0_combout\;
\adc_dac|audio_control|ALT_INV_state.addr_out~q\ <= NOT \adc_dac|audio_control|state.addr_out~q\;
\adc_dac|audio_control|ALT_INV_Selector5~0_combout\ <= NOT \adc_dac|audio_control|Selector5~0_combout\;
\adc_dac|audio_control|ALT_INV_state.data_out~q\ <= NOT \adc_dac|audio_control|state.data_out~q\;
\adc_dac|audio_control|ALT_INV_Selector3~0_combout\ <= NOT \adc_dac|audio_control|Selector3~0_combout\;
\adc_dac|audio_control|ALT_INV_Equal5~5_combout\ <= NOT \adc_dac|audio_control|Equal5~5_combout\;
\adc_dac|audio_control|ALT_INV_Equal5~4_combout\ <= NOT \adc_dac|audio_control|Equal5~4_combout\;
\adc_dac|audio_control|ALT_INV_Equal5~3_combout\ <= NOT \adc_dac|audio_control|Equal5~3_combout\;
\adc_dac|audio_control|ALT_INV_Equal5~2_combout\ <= NOT \adc_dac|audio_control|Equal5~2_combout\;
\adc_dac|audio_control|ALT_INV_Equal5~1_combout\ <= NOT \adc_dac|audio_control|Equal5~1_combout\;
\adc_dac|audio_control|ALT_INV_Equal5~0_combout\ <= NOT \adc_dac|audio_control|Equal5~0_combout\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(3) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(3);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(4) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(4);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(2) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(2);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(1) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(1);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(0) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(0);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_msb_aeb~q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_lsb_aeb~q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|int_rdempty~combout\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrfull_eq_comp_msb_mux_reg~q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrfull_eq_comp_lsb_mux_reg~q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\;
\asp_dac|ALT_INV_put~q\ <= NOT \asp_dac|put~q\;
\adc_dac|audio_dac|ALT_INV_channel_0\(13) <= NOT \adc_dac|audio_dac|channel_0\(13);
\adc_dac|audio_dac|ALT_INV_channel_1\(13) <= NOT \adc_dac|audio_dac|channel_1\(13);
\adc_dac|audio_dac|ALT_INV_shift\(12) <= NOT \adc_dac|audio_dac|shift\(12);
\adc_dac|audio_control|ALT_INV_valid~q\ <= NOT \adc_dac|audio_control|valid~q\;
\adc_dac|audio_control|ALT_INV_state.data_ack~q\ <= NOT \adc_dac|audio_control|state.data_ack~q\;
\adc_dac|audio_control|ALT_INV_state.idle~q\ <= NOT \adc_dac|audio_control|state.idle~q\;
\adc_dac|audio_control|ALT_INV_state.addr_ack~q\ <= NOT \adc_dac|audio_control|state.addr_ack~q\;
\adc_dac|audio_control|ALT_INV_state.devi_ack~q\ <= NOT \adc_dac|audio_control|state.devi_ack~q\;
\adc_dac|audio_control|ALT_INV_sda_bit~q\ <= NOT \adc_dac|audio_control|sda_bit~q\;
\adc_dac|audio_dac|ALT_INV_new_data~q\ <= NOT \adc_dac|audio_dac|new_data~q\;
\adc_dac|audio_dac|ALT_INV_channel_0\(14) <= NOT \adc_dac|audio_dac|channel_0\(14);
\adc_dac|audio_dac|ALT_INV_channel_1\(14) <= NOT \adc_dac|audio_dac|channel_1\(14);
\adc_dac|audio_dac|ALT_INV_shift\(13) <= NOT \adc_dac|audio_dac|shift\(13);
\adc_dac|audio_control|ALT_INV_Selector38~0_combout\ <= NOT \adc_dac|audio_control|Selector38~0_combout\;
\adc_dac|audio_control|ALT_INV_state.stop~q\ <= NOT \adc_dac|audio_control|state.stop~q\;
\adc_dac|audio_control|ALT_INV_sda_clk~q\ <= NOT \adc_dac|audio_control|sda_clk~q\;
\adc_dac|audio_control|ALT_INV_Equal0~5_combout\ <= NOT \adc_dac|audio_control|Equal0~5_combout\;
\adc_dac|audio_control|ALT_INV_Equal0~4_combout\ <= NOT \adc_dac|audio_control|Equal0~4_combout\;
\adc_dac|audio_control|ALT_INV_Equal0~3_combout\ <= NOT \adc_dac|audio_control|Equal0~3_combout\;
\adc_dac|audio_control|ALT_INV_Equal0~2_combout\ <= NOT \adc_dac|audio_control|Equal0~2_combout\;
\adc_dac|audio_control|ALT_INV_Equal0~1_combout\ <= NOT \adc_dac|audio_control|Equal0~1_combout\;
\adc_dac|audio_control|ALT_INV_Equal0~0_combout\ <= NOT \adc_dac|audio_control|Equal0~0_combout\;
\adc_dac|audio_control|ALT_INV_tick\(0) <= NOT \adc_dac|audio_control|tick\(0);
\asp_example|ALT_INV_process_0~0_combout\ <= NOT \asp_example|process_0~0_combout\;
\asp_example|ALT_INV_edge~q\ <= NOT \asp_example|edge~q\;
\adc_dac|audio_dac|ALT_INV_channel_0\(15) <= NOT \adc_dac|audio_dac|channel_0\(15);
\adc_dac|audio_dac|ALT_INV_channel_1\(15) <= NOT \adc_dac|audio_dac|channel_1\(15);
\adc_dac|audio_dac|ALT_INV_shift\(14) <= NOT \adc_dac|audio_dac|shift\(14);
\adc_dac|audio_dac|ALT_INV_last~q\ <= NOT \adc_dac|audio_dac|last~q\;
\adc_dac|audio_control|ALT_INV_scl_clk~q\ <= NOT \adc_dac|audio_control|scl_clk~q\;
\asp_example|hs6|hs5|ALT_INV_Mux0~0_combout\ <= NOT \asp_example|hs6|hs5|Mux0~0_combout\;
\asp_example|ALT_INV_hexn\(23) <= NOT \asp_example|hexn\(23);
\asp_example|ALT_INV_hexn\(22) <= NOT \asp_example|hexn\(22);
\asp_example|ALT_INV_hexn\(21) <= NOT \asp_example|hexn\(21);
\asp_example|ALT_INV_hexn\(20) <= NOT \asp_example|hexn\(20);
\asp_example|hs6|hs4|ALT_INV_Mux0~0_combout\ <= NOT \asp_example|hs6|hs4|Mux0~0_combout\;
\asp_example|ALT_INV_hexn\(19) <= NOT \asp_example|hexn\(19);
\asp_example|ALT_INV_hexn\(18) <= NOT \asp_example|hexn\(18);
\asp_example|ALT_INV_hexn\(17) <= NOT \asp_example|hexn\(17);
\asp_example|ALT_INV_hexn\(16) <= NOT \asp_example|hexn\(16);
\asp_example|hs6|hs3|ALT_INV_Mux0~0_combout\ <= NOT \asp_example|hs6|hs3|Mux0~0_combout\;
\asp_example|ALT_INV_hexn\(15) <= NOT \asp_example|hexn\(15);
\asp_example|ALT_INV_hexn\(14) <= NOT \asp_example|hexn\(14);
\asp_example|ALT_INV_hexn\(13) <= NOT \asp_example|hexn\(13);
\asp_example|ALT_INV_hexn\(12) <= NOT \asp_example|hexn\(12);
\asp_example|hs6|hs2|ALT_INV_Mux0~0_combout\ <= NOT \asp_example|hs6|hs2|Mux0~0_combout\;
\asp_example|ALT_INV_hexn\(11) <= NOT \asp_example|hexn\(11);
\asp_example|ALT_INV_hexn\(10) <= NOT \asp_example|hexn\(10);
\asp_example|ALT_INV_hexn\(9) <= NOT \asp_example|hexn\(9);
\asp_example|ALT_INV_hexn\(8) <= NOT \asp_example|hexn\(8);
\asp_example|hs6|hs1|ALT_INV_Mux0~0_combout\ <= NOT \asp_example|hs6|hs1|Mux0~0_combout\;
\asp_example|ALT_INV_hexn\(7) <= NOT \asp_example|hexn\(7);
\asp_example|ALT_INV_hexn\(6) <= NOT \asp_example|hexn\(6);
\asp_example|ALT_INV_hexn\(5) <= NOT \asp_example|hexn\(5);
\asp_example|ALT_INV_hexn\(4) <= NOT \asp_example|hexn\(4);
\asp_example|hs6|hs0|ALT_INV_Mux0~0_combout\ <= NOT \asp_example|hs6|hs0|Mux0~0_combout\;
\asp_example|ALT_INV_hexn\(3) <= NOT \asp_example|hexn\(3);
\asp_example|ALT_INV_hexn\(2) <= NOT \asp_example|hexn\(2);
\asp_example|ALT_INV_hexn\(1) <= NOT \asp_example|hexn\(1);
\asp_example|ALT_INV_hexn\(0) <= NOT \asp_example|hexn\(0);
\adc_dac|audio_control|ALT_INV_Mux0~12_combout\ <= NOT \adc_dac|audio_control|Mux0~12_combout\;
\adc_dac|audio_control|ALT_INV_Mux0~8_combout\ <= NOT \adc_dac|audio_control|Mux0~8_combout\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(1) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(1);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(3) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(3);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(5) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(5);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(6) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(6);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(7) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(7);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(9) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(9);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(10) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(10);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(11) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(11);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(13) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(13);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(14) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(14);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(15) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(15);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(16) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(16);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(2) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(2);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(3) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(3);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(4) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(4);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(6) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(6);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(8) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(8);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(11) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(11);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(12) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(12);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(13) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(13);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(14) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(14);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(15) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(15);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(16) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(16);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(0) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0);
\asp_dp|ALT_INV_Add0~61_sumout\ <= NOT \asp_dp|Add0~61_sumout\;
\asp_dp|ALT_INV_Add4~61_sumout\ <= NOT \asp_dp|Add4~61_sumout\;
\asp_dp|ALT_INV_Add0~57_sumout\ <= NOT \asp_dp|Add0~57_sumout\;
\asp_dp|ALT_INV_Add4~57_sumout\ <= NOT \asp_dp|Add4~57_sumout\;
\asp_dp|ALT_INV_Add0~53_sumout\ <= NOT \asp_dp|Add0~53_sumout\;
\asp_dp|ALT_INV_Add4~53_sumout\ <= NOT \asp_dp|Add4~53_sumout\;
\asp_dp|ALT_INV_Add0~49_sumout\ <= NOT \asp_dp|Add0~49_sumout\;
\asp_dp|ALT_INV_Add4~49_sumout\ <= NOT \asp_dp|Add4~49_sumout\;
\asp_dp|ALT_INV_Add0~45_sumout\ <= NOT \asp_dp|Add0~45_sumout\;
\asp_dp|ALT_INV_Add4~45_sumout\ <= NOT \asp_dp|Add4~45_sumout\;
\asp_dp|ALT_INV_Add0~41_sumout\ <= NOT \asp_dp|Add0~41_sumout\;
\asp_dp|ALT_INV_Add4~41_sumout\ <= NOT \asp_dp|Add4~41_sumout\;
\asp_dp|ALT_INV_Add0~37_sumout\ <= NOT \asp_dp|Add0~37_sumout\;
\asp_dp|ALT_INV_Add4~37_sumout\ <= NOT \asp_dp|Add4~37_sumout\;
\asp_dp|ALT_INV_Add0~33_sumout\ <= NOT \asp_dp|Add0~33_sumout\;
\asp_dp|ALT_INV_Add4~33_sumout\ <= NOT \asp_dp|Add4~33_sumout\;
\asp_dp|ALT_INV_Add0~29_sumout\ <= NOT \asp_dp|Add0~29_sumout\;
\asp_dp|ALT_INV_Add4~29_sumout\ <= NOT \asp_dp|Add4~29_sumout\;
\asp_dp|ALT_INV_Add0~25_sumout\ <= NOT \asp_dp|Add0~25_sumout\;
\asp_dp|ALT_INV_Add4~25_sumout\ <= NOT \asp_dp|Add4~25_sumout\;
\asp_dp|ALT_INV_Add0~21_sumout\ <= NOT \asp_dp|Add0~21_sumout\;
\asp_dp|ALT_INV_Add4~21_sumout\ <= NOT \asp_dp|Add4~21_sumout\;
\asp_dp|ALT_INV_Add0~17_sumout\ <= NOT \asp_dp|Add0~17_sumout\;
\asp_dp|ALT_INV_Add4~17_sumout\ <= NOT \asp_dp|Add4~17_sumout\;
\asp_dp|ALT_INV_Add0~13_sumout\ <= NOT \asp_dp|Add0~13_sumout\;
\asp_dp|ALT_INV_Add4~13_sumout\ <= NOT \asp_dp|Add4~13_sumout\;
\asp_dp|ALT_INV_Add0~9_sumout\ <= NOT \asp_dp|Add0~9_sumout\;
\asp_dp|ALT_INV_Add4~9_sumout\ <= NOT \asp_dp|Add4~9_sumout\;
\asp_dp|ALT_INV_Add0~5_sumout\ <= NOT \asp_dp|Add0~5_sumout\;
\asp_dp|ALT_INV_Add4~5_sumout\ <= NOT \asp_dp|Add4~5_sumout\;
\asp_dp|ALT_INV_Add0~1_sumout\ <= NOT \asp_dp|Add0~1_sumout\;
\asp_dp|ALT_INV_Add4~1_sumout\ <= NOT \asp_dp|Add4~1_sumout\;
\asp_dp|ALT_INV_Add1~57_sumout\ <= NOT \asp_dp|Add1~57_sumout\;
\asp_dp|ALT_INV_Add1~53_sumout\ <= NOT \asp_dp|Add1~53_sumout\;
\asp_dp|ALT_INV_Add1~49_sumout\ <= NOT \asp_dp|Add1~49_sumout\;
\asp_dp|ALT_INV_Add1~45_sumout\ <= NOT \asp_dp|Add1~45_sumout\;
\asp_dp|ALT_INV_Add1~41_sumout\ <= NOT \asp_dp|Add1~41_sumout\;
\asp_dp|ALT_INV_Add1~37_sumout\ <= NOT \asp_dp|Add1~37_sumout\;
\asp_dp|ALT_INV_Add1~33_sumout\ <= NOT \asp_dp|Add1~33_sumout\;
\asp_dp|ALT_INV_Add1~29_sumout\ <= NOT \asp_dp|Add1~29_sumout\;
\asp_dp|ALT_INV_Add1~25_sumout\ <= NOT \asp_dp|Add1~25_sumout\;
\asp_dp|ALT_INV_Add1~21_sumout\ <= NOT \asp_dp|Add1~21_sumout\;
\asp_dp|ALT_INV_Add1~17_sumout\ <= NOT \asp_dp|Add1~17_sumout\;
\asp_dp|ALT_INV_Add1~13_sumout\ <= NOT \asp_dp|Add1~13_sumout\;
\asp_dp|ALT_INV_Add1~9_sumout\ <= NOT \asp_dp|Add1~9_sumout\;
\asp_dp|ALT_INV_Add1~5_sumout\ <= NOT \asp_dp|Add1~5_sumout\;
\asp_dp|ALT_INV_Add1~1_sumout\ <= NOT \asp_dp|Add1~1_sumout\;
\asp_example|ALT_INV_state\(0) <= NOT \asp_example|state\(0);
\asp_example|ALT_INV_state\(1) <= NOT \asp_example|state\(1);
\asp_example|ALT_INV_state\(2) <= NOT \asp_example|state\(2);
\asp_example|ALT_INV_state\(3) <= NOT \asp_example|state\(3);
\asp_adc|ALT_INV_tick_1\(4) <= NOT \asp_adc|tick_1\(4);
\asp_adc|ALT_INV_tick_1\(3) <= NOT \asp_adc|tick_1\(3);
\asp_adc|ALT_INV_tick_1\(2) <= NOT \asp_adc|tick_1\(2);
\asp_adc|ALT_INV_tick_1\(1) <= NOT \asp_adc|tick_1\(1);
\asp_adc|ALT_INV_tick_1\(0) <= NOT \asp_adc|tick_1\(0);
\asp_adc|ALT_INV_tick_1\(7) <= NOT \asp_adc|tick_1\(7);
\asp_adc|ALT_INV_tick_1\(6) <= NOT \asp_adc|tick_1\(6);
\asp_adc|ALT_INV_tick_1\(5) <= NOT \asp_adc|tick_1\(5);
\asp_adc|ALT_INV_tick_0\(5) <= NOT \asp_adc|tick_0\(5);
\asp_adc|ALT_INV_tick_0\(1) <= NOT \asp_adc|tick_0\(1);
\asp_adc|ALT_INV_tick_0\(7) <= NOT \asp_adc|tick_0\(7);
\asp_adc|ALT_INV_tick_0\(6) <= NOT \asp_adc|tick_0\(6);
\asp_adc|ALT_INV_tick_0\(4) <= NOT \asp_adc|tick_0\(4);
\asp_adc|ALT_INV_tick_0\(3) <= NOT \asp_adc|tick_0\(3);
\asp_adc|ALT_INV_tick_0\(2) <= NOT \asp_adc|tick_0\(2);
\asp_adc|ALT_INV_tick_0\(0) <= NOT \asp_adc|tick_0\(0);
\asp_example|ALT_INV_send.data\(31) <= NOT \asp_example|send.data\(31);
\asp_dp|ALT_INV_send.data\(31) <= NOT \asp_dp|send.data\(31);
\adc_dac|audio_control|ALT_INV_Mux0~4_combout\ <= NOT \adc_dac|audio_control|Mux0~4_combout\;
\asp_dac|ALT_INV_tick_1\(3) <= NOT \asp_dac|tick_1\(3);
\asp_dac|ALT_INV_tick_1\(4) <= NOT \asp_dac|tick_1\(4);
\asp_dac|ALT_INV_tick_1\(5) <= NOT \asp_dac|tick_1\(5);
\asp_dac|ALT_INV_tick_1\(7) <= NOT \asp_dac|tick_1\(7);
\asp_dac|ALT_INV_tick_1\(6) <= NOT \asp_dac|tick_1\(6);
\asp_dac|ALT_INV_tick_1\(1) <= NOT \asp_dac|tick_1\(1);
\asp_dac|ALT_INV_tick_1\(0) <= NOT \asp_dac|tick_1\(0);
\asp_dac|ALT_INV_tick_1\(2) <= NOT \asp_dac|tick_1\(2);
\asp_dac|ALT_INV_tick_0\(0) <= NOT \asp_dac|tick_0\(0);
\asp_dac|ALT_INV_tick_0\(7) <= NOT \asp_dac|tick_0\(7);
\asp_dac|ALT_INV_tick_0\(3) <= NOT \asp_dac|tick_0\(3);
\asp_dac|ALT_INV_tick_0\(6) <= NOT \asp_dac|tick_0\(6);
\asp_dac|ALT_INV_tick_0\(5) <= NOT \asp_dac|tick_0\(5);
\asp_dac|ALT_INV_tick_0\(4) <= NOT \asp_dac|tick_0\(4);
\asp_dac|ALT_INV_tick_0\(2) <= NOT \asp_dac|tick_0\(2);
\asp_dac|ALT_INV_tick_0\(1) <= NOT \asp_dac|tick_0\(1);
\adc_dac|audio_control|ALT_INV_Add2~121_sumout\ <= NOT \adc_dac|audio_control|Add2~121_sumout\;
\adc_dac|audio_control|ALT_INV_Add0~1_sumout\ <= NOT \adc_dac|audio_control|Add0~1_sumout\;
\adc_dac|audio_control|ALT_INV_tick\(8) <= NOT \adc_dac|audio_control|tick\(8);
\adc_dac|audio_control|ALT_INV_tick\(7) <= NOT \adc_dac|audio_control|tick\(7);
\adc_dac|audio_control|ALT_INV_tick\(28) <= NOT \adc_dac|audio_control|tick\(28);
\adc_dac|audio_control|ALT_INV_tick\(4) <= NOT \adc_dac|audio_control|tick\(4);
\adc_dac|audio_control|ALT_INV_tick\(3) <= NOT \adc_dac|audio_control|tick\(3);
\adc_dac|audio_control|ALT_INV_tick\(2) <= NOT \adc_dac|audio_control|tick\(2);
\adc_dac|audio_control|ALT_INV_tick\(22) <= NOT \adc_dac|audio_control|tick\(22);
\adc_dac|audio_control|ALT_INV_tick\(27) <= NOT \adc_dac|audio_control|tick\(27);
\adc_dac|audio_control|ALT_INV_tick\(26) <= NOT \adc_dac|audio_control|tick\(26);
\adc_dac|audio_control|ALT_INV_tick\(25) <= NOT \adc_dac|audio_control|tick\(25);
\adc_dac|audio_control|ALT_INV_tick\(24) <= NOT \adc_dac|audio_control|tick\(24);
\adc_dac|audio_control|ALT_INV_tick\(15) <= NOT \adc_dac|audio_control|tick\(15);
\adc_dac|audio_control|ALT_INV_tick\(14) <= NOT \adc_dac|audio_control|tick\(14);
\adc_dac|audio_control|ALT_INV_tick\(13) <= NOT \adc_dac|audio_control|tick\(13);
\adc_dac|audio_control|ALT_INV_tick\(12) <= NOT \adc_dac|audio_control|tick\(12);
\adc_dac|audio_control|ALT_INV_tick\(11) <= NOT \adc_dac|audio_control|tick\(11);
\adc_dac|audio_control|ALT_INV_tick\(10) <= NOT \adc_dac|audio_control|tick\(10);
\adc_dac|audio_control|ALT_INV_tick\(30) <= NOT \adc_dac|audio_control|tick\(30);
\adc_dac|audio_control|ALT_INV_tick\(20) <= NOT \adc_dac|audio_control|tick\(20);
\adc_dac|audio_control|ALT_INV_tick\(19) <= NOT \adc_dac|audio_control|tick\(19);
\adc_dac|audio_control|ALT_INV_tick\(16) <= NOT \adc_dac|audio_control|tick\(16);
\adc_dac|audio_control|ALT_INV_tick\(18) <= NOT \adc_dac|audio_control|tick\(18);
\adc_dac|audio_control|ALT_INV_tick\(17) <= NOT \adc_dac|audio_control|tick\(17);
\adc_dac|audio_control|ALT_INV_tick\(29) <= NOT \adc_dac|audio_control|tick\(29);
\adc_dac|audio_control|ALT_INV_tick\(23) <= NOT \adc_dac|audio_control|tick\(23);
\adc_dac|audio_control|ALT_INV_tick\(21) <= NOT \adc_dac|audio_control|tick\(21);
\adc_dac|audio_control|ALT_INV_tick\(9) <= NOT \adc_dac|audio_control|tick\(9);
\adc_dac|audio_control|ALT_INV_tick\(6) <= NOT \adc_dac|audio_control|tick\(6);
\adc_dac|audio_control|ALT_INV_tick\(1) <= NOT \adc_dac|audio_control|tick\(1);
\adc_dac|audio_control|ALT_INV_tick\(5) <= NOT \adc_dac|audio_control|tick\(5);
\adc_dac|audio_control|ALT_INV_scl_drive~q\ <= NOT \adc_dac|audio_control|scl_drive~q\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity8~DUPLICATE_q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~DUPLICATE_q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a2~DUPLICATE_q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a1~DUPLICATE_q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~DUPLICATE_q\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g[4]~DUPLICATE_q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g[4]~DUPLICATE_q\;
\tdma_min|interfaces:2:interface|ALT_INV_recv.data[30]~DUPLICATE_q\ <= NOT \tdma_min|interfaces:2:interface|recv.data[30]~DUPLICATE_q\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~DUPLICATE_q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE_q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity8~DUPLICATE_q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a4~DUPLICATE_q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~DUPLICATE_q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~DUPLICATE_q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE_q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a2~DUPLICATE_q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~DUPLICATE_q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~DUPLICATE_q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g[3]~DUPLICATE_q\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g[3]~DUPLICATE_q\;
\adc_dac|audio_control|ALT_INV_tick[0]~DUPLICATE_q\ <= NOT \adc_dac|audio_control|tick[0]~DUPLICATE_q\;
\adc_dac|audio_control|ALT_INV_index[12]~DUPLICATE_q\ <= NOT \adc_dac|audio_control|index[12]~DUPLICATE_q\;
\adc_dac|audio_control|ALT_INV_index[11]~DUPLICATE_q\ <= NOT \adc_dac|audio_control|index[11]~DUPLICATE_q\;
\adc_dac|audio_control|ALT_INV_index[7]~DUPLICATE_q\ <= NOT \adc_dac|audio_control|index[7]~DUPLICATE_q\;
\adc_dac|audio_control|ALT_INV_index[6]~DUPLICATE_q\ <= NOT \adc_dac|audio_control|index[6]~DUPLICATE_q\;
\adc_dac|audio_control|ALT_INV_index[16]~DUPLICATE_q\ <= NOT \adc_dac|audio_control|index[16]~DUPLICATE_q\;
\adc_dac|audio_control|ALT_INV_index[15]~DUPLICATE_q\ <= NOT \adc_dac|audio_control|index[15]~DUPLICATE_q\;
\adc_dac|audio_control|ALT_INV_index[22]~DUPLICATE_q\ <= NOT \adc_dac|audio_control|index[22]~DUPLICATE_q\;
\adc_dac|audio_control|ALT_INV_tick[7]~DUPLICATE_q\ <= NOT \adc_dac|audio_control|tick[7]~DUPLICATE_q\;
\adc_dac|audio_control|ALT_INV_tick[4]~DUPLICATE_q\ <= NOT \adc_dac|audio_control|tick[4]~DUPLICATE_q\;
\adc_dac|audio_control|ALT_INV_tick[2]~DUPLICATE_q\ <= NOT \adc_dac|audio_control|tick[2]~DUPLICATE_q\;
\adc_dac|audio_control|ALT_INV_tick[11]~DUPLICATE_q\ <= NOT \adc_dac|audio_control|tick[11]~DUPLICATE_q\;
\adc_dac|audio_control|ALT_INV_tick[17]~DUPLICATE_q\ <= NOT \adc_dac|audio_control|tick[17]~DUPLICATE_q\;
\adc_dac|audio_control|ALT_INV_tick[23]~DUPLICATE_q\ <= NOT \adc_dac|audio_control|tick[23]~DUPLICATE_q\;
\ALT_INV_AUD_ADCDAT~input_o\ <= NOT \AUD_ADCDAT~input_o\;
\ALT_INV_KEY[1]~input_o\ <= NOT \KEY[1]~input_o\;
\ALT_INV_KEY[2]~input_o\ <= NOT \KEY[2]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\ALT_INV_AUD_DACLRCK~input_o\ <= NOT \AUD_DACLRCK~input_o\;
\ALT_INV_AUD_ADCLRCK~input_o\ <= NOT \AUD_ADCLRCK~input_o\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~_wirecell_combout\ <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|int_rdempty~_wirecell_combout\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~_wirecell_combout\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~_wirecell_combout\;
\ALT_INV_~GND~combout\ <= NOT \~GND~combout\;
\adc_dac|audio_adc:audio_adc|ALT_INV_bits\(0) <= NOT \adc_dac|audio_adc:audio_adc|bits\(0);
\adc_dac|audio_adc:audio_adc|ALT_INV_bits\(2) <= NOT \adc_dac|audio_adc:audio_adc|bits\(2);
\adc_dac|audio_adc:audio_adc|ALT_INV_bits\(3) <= NOT \adc_dac|audio_adc:audio_adc|bits\(3);
\adc_dac|audio_adc:audio_adc|ALT_INV_bits\(4) <= NOT \adc_dac|audio_adc:audio_adc|bits\(4);
\adc_dac|audio_adc:audio_adc|ALT_INV_bits\(9) <= NOT \adc_dac|audio_adc:audio_adc|bits\(9);
\adc_dac|audio_adc:audio_adc|ALT_INV_bits\(13) <= NOT \adc_dac|audio_adc:audio_adc|bits\(13);
\adc_dac|audio_dac|ALT_INV_channel_0\(0) <= NOT \adc_dac|audio_dac|channel_0\(0);
\adc_dac|audio_dac|ALT_INV_channel_1\(0) <= NOT \adc_dac|audio_dac|channel_1\(0);
\adc_dac|audio_adc:audio_adc|ALT_INV_bits\(14) <= NOT \adc_dac|audio_adc:audio_adc|bits\(14);
\adc_dac|audio_dac|ALT_INV_channel_0\(1) <= NOT \adc_dac|audio_dac|channel_0\(1);
\adc_dac|audio_dac|ALT_INV_channel_1\(1) <= NOT \adc_dac|audio_dac|channel_1\(1);
\adc_dac|audio_dac|ALT_INV_shift\(0) <= NOT \adc_dac|audio_dac|shift\(0);
\adc_dac|audio_adc:audio_adc|ALT_INV_bits\(23) <= NOT \adc_dac|audio_adc:audio_adc|bits\(23);
\adc_dac|audio_adc:audio_adc|ALT_INV_bits\(22) <= NOT \adc_dac|audio_adc:audio_adc|bits\(22);
\adc_dac|audio_adc:audio_adc|ALT_INV_bits\(21) <= NOT \adc_dac|audio_adc:audio_adc|bits\(21);
\adc_dac|audio_adc:audio_adc|ALT_INV_bits\(19) <= NOT \adc_dac|audio_adc:audio_adc|bits\(19);
\adc_dac|audio_dac|ALT_INV_channel_0\(2) <= NOT \adc_dac|audio_dac|channel_0\(2);
\adc_dac|audio_dac|ALT_INV_channel_1\(2) <= NOT \adc_dac|audio_dac|channel_1\(2);
\adc_dac|audio_dac|ALT_INV_shift\(1) <= NOT \adc_dac|audio_dac|shift\(1);
\adc_dac|audio_adc:audio_adc|ALT_INV_bits\(25) <= NOT \adc_dac|audio_adc:audio_adc|bits\(25);
\adc_dac|audio_dac|ALT_INV_channel_0\(3) <= NOT \adc_dac|audio_dac|channel_0\(3);
\adc_dac|audio_dac|ALT_INV_channel_1\(3) <= NOT \adc_dac|audio_dac|channel_1\(3);
\adc_dac|audio_dac|ALT_INV_shift\(2) <= NOT \adc_dac|audio_dac|shift\(2);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\(0) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0);
\adc_dac|audio_dac|ALT_INV_channel_0\(4) <= NOT \adc_dac|audio_dac|channel_0\(4);
\adc_dac|audio_dac|ALT_INV_channel_1\(4) <= NOT \adc_dac|audio_dac|channel_1\(4);
\adc_dac|audio_dac|ALT_INV_shift\(3) <= NOT \adc_dac|audio_dac|shift\(3);
\tdma_min|interfaces:0:interface|ALT_INV_push[0]~27_combout\ <= NOT \tdma_min|interfaces:0:interface|push[0]~27_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[0]~27_combout\ <= NOT \tdma_min|interfaces:2:interface|push[0]~27_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[0]~27_combout\ <= NOT \tdma_min|interfaces:1:interface|push[0]~27_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[0]~27_combout\ <= NOT \tdma_min|interfaces:3:interface|push[0]~27_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[1]~26_combout\ <= NOT \tdma_min|interfaces:0:interface|push[1]~26_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[1]~26_combout\ <= NOT \tdma_min|interfaces:2:interface|push[1]~26_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[1]~26_combout\ <= NOT \tdma_min|interfaces:1:interface|push[1]~26_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[1]~26_combout\ <= NOT \tdma_min|interfaces:3:interface|push[1]~26_combout\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe15a\(4) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(4);
\adc_dac|audio_adc:audio_adc|ALT_INV_bits\(27) <= NOT \adc_dac|audio_adc:audio_adc|bits\(27);
\adc_dac|audio_dac|ALT_INV_channel_0\(5) <= NOT \adc_dac|audio_dac|channel_0\(5);
\adc_dac|audio_dac|ALT_INV_channel_1\(5) <= NOT \adc_dac|audio_dac|channel_1\(5);
\adc_dac|audio_dac|ALT_INV_shift\(4) <= NOT \adc_dac|audio_dac|shift\(4);
\tdma_min|interfaces:0:interface|ALT_INV_push[9]~25_combout\ <= NOT \tdma_min|interfaces:0:interface|push[9]~25_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[9]~25_combout\ <= NOT \tdma_min|interfaces:2:interface|push[9]~25_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[9]~25_combout\ <= NOT \tdma_min|interfaces:1:interface|push[9]~25_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[9]~25_combout\ <= NOT \tdma_min|interfaces:3:interface|push[9]~25_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[8]~24_combout\ <= NOT \tdma_min|interfaces:0:interface|push[8]~24_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[8]~24_combout\ <= NOT \tdma_min|interfaces:2:interface|push[8]~24_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[8]~24_combout\ <= NOT \tdma_min|interfaces:1:interface|push[8]~24_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[8]~24_combout\ <= NOT \tdma_min|interfaces:3:interface|push[8]~24_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[7]~23_combout\ <= NOT \tdma_min|interfaces:0:interface|push[7]~23_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[7]~23_combout\ <= NOT \tdma_min|interfaces:2:interface|push[7]~23_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[7]~23_combout\ <= NOT \tdma_min|interfaces:1:interface|push[7]~23_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[7]~23_combout\ <= NOT \tdma_min|interfaces:3:interface|push[7]~23_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[6]~22_combout\ <= NOT \tdma_min|interfaces:0:interface|push[6]~22_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[6]~22_combout\ <= NOT \tdma_min|interfaces:2:interface|push[6]~22_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[6]~22_combout\ <= NOT \tdma_min|interfaces:1:interface|push[6]~22_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[6]~22_combout\ <= NOT \tdma_min|interfaces:3:interface|push[6]~22_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[5]~21_combout\ <= NOT \tdma_min|interfaces:0:interface|push[5]~21_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[5]~21_combout\ <= NOT \tdma_min|interfaces:2:interface|push[5]~21_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[5]~21_combout\ <= NOT \tdma_min|interfaces:1:interface|push[5]~21_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[5]~21_combout\ <= NOT \tdma_min|interfaces:3:interface|push[5]~21_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[4]~20_combout\ <= NOT \tdma_min|interfaces:0:interface|push[4]~20_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[4]~20_combout\ <= NOT \tdma_min|interfaces:2:interface|push[4]~20_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[4]~20_combout\ <= NOT \tdma_min|interfaces:1:interface|push[4]~20_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[4]~20_combout\ <= NOT \tdma_min|interfaces:3:interface|push[4]~20_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[3]~19_combout\ <= NOT \tdma_min|interfaces:0:interface|push[3]~19_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[3]~19_combout\ <= NOT \tdma_min|interfaces:2:interface|push[3]~19_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[3]~19_combout\ <= NOT \tdma_min|interfaces:1:interface|push[3]~19_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[3]~19_combout\ <= NOT \tdma_min|interfaces:3:interface|push[3]~19_combout\;
\asp_dp|ALT_INV_left_hist[2][0]~q\ <= NOT \asp_dp|left_hist[2][0]~q\;
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(0) <= NOT \tdma_min|interfaces:3:interface|recv.data\(0);
\asp_dp|ALT_INV_right_hist[2][0]~q\ <= NOT \asp_dp|right_hist[2][0]~q\;
\asp_dp|ALT_INV_left_hist[2][1]~q\ <= NOT \asp_dp|left_hist[2][1]~q\;
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(1) <= NOT \tdma_min|interfaces:3:interface|recv.data\(1);
\asp_dp|ALT_INV_right_hist[2][1]~q\ <= NOT \asp_dp|right_hist[2][1]~q\;
\tdma_min|interfaces:0:interface|ALT_INV_push[2]~18_combout\ <= NOT \tdma_min|interfaces:0:interface|push[2]~18_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[2]~18_combout\ <= NOT \tdma_min|interfaces:2:interface|push[2]~18_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[2]~18_combout\ <= NOT \tdma_min|interfaces:1:interface|push[2]~18_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[2]~18_combout\ <= NOT \tdma_min|interfaces:3:interface|push[2]~18_combout\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe12a\(3) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(3);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity8~q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~q\;
\adc_dac|audio_adc:audio_adc|ALT_INV_bits\(28) <= NOT \adc_dac|audio_adc:audio_adc|bits\(28);
\tdma_min|interfaces:2:interface|ALT_INV_push[10]~17_combout\ <= NOT \tdma_min|interfaces:2:interface|push[10]~17_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[10]~17_combout\ <= NOT \tdma_min|interfaces:0:interface|push[10]~17_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[10]~17_combout\ <= NOT \tdma_min|interfaces:3:interface|push[10]~17_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[10]~17_combout\ <= NOT \tdma_min|interfaces:1:interface|push[10]~17_combout\;
\adc_dac|audio_dac|ALT_INV_channel_0\(6) <= NOT \adc_dac|audio_dac|channel_0\(6);
\adc_dac|audio_dac|ALT_INV_channel_1\(6) <= NOT \adc_dac|audio_dac|channel_1\(6);
\adc_dac|audio_dac|ALT_INV_shift\(5) <= NOT \adc_dac|audio_dac|shift\(5);
\asp_dp|ALT_INV_left_hist[2][12]~q\ <= NOT \asp_dp|left_hist[2][12]~q\;
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(12) <= NOT \tdma_min|interfaces:3:interface|recv.data\(12);
\asp_dp|ALT_INV_right_hist[2][12]~q\ <= NOT \asp_dp|right_hist[2][12]~q\;
\asp_dp|ALT_INV_left_hist[2][11]~q\ <= NOT \asp_dp|left_hist[2][11]~q\;
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(11) <= NOT \tdma_min|interfaces:3:interface|recv.data\(11);
\asp_dp|ALT_INV_right_hist[2][11]~q\ <= NOT \asp_dp|right_hist[2][11]~q\;
\asp_dp|ALT_INV_left_hist[2][10]~q\ <= NOT \asp_dp|left_hist[2][10]~q\;
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(10) <= NOT \tdma_min|interfaces:3:interface|recv.data\(10);
\asp_dp|ALT_INV_right_hist[2][10]~q\ <= NOT \asp_dp|right_hist[2][10]~q\;
\asp_dp|ALT_INV_left_hist[2][9]~q\ <= NOT \asp_dp|left_hist[2][9]~q\;
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(9) <= NOT \tdma_min|interfaces:3:interface|recv.data\(9);
\asp_dp|ALT_INV_right_hist[2][9]~q\ <= NOT \asp_dp|right_hist[2][9]~q\;
\asp_dp|ALT_INV_left_hist[2][8]~q\ <= NOT \asp_dp|left_hist[2][8]~q\;
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(8) <= NOT \tdma_min|interfaces:3:interface|recv.data\(8);
\asp_dp|ALT_INV_right_hist[2][8]~q\ <= NOT \asp_dp|right_hist[2][8]~q\;
\asp_dp|ALT_INV_left_hist[2][7]~q\ <= NOT \asp_dp|left_hist[2][7]~q\;
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(7) <= NOT \tdma_min|interfaces:3:interface|recv.data\(7);
\asp_dp|ALT_INV_right_hist[2][7]~q\ <= NOT \asp_dp|right_hist[2][7]~q\;
\asp_dp|ALT_INV_left_hist[2][6]~q\ <= NOT \asp_dp|left_hist[2][6]~q\;
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(6) <= NOT \tdma_min|interfaces:3:interface|recv.data\(6);
\asp_dp|ALT_INV_right_hist[2][6]~q\ <= NOT \asp_dp|right_hist[2][6]~q\;
\asp_dp|ALT_INV_left_hist[2][5]~q\ <= NOT \asp_dp|left_hist[2][5]~q\;
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(5) <= NOT \tdma_min|interfaces:3:interface|recv.data\(5);
\asp_dp|ALT_INV_right_hist[2][5]~q\ <= NOT \asp_dp|right_hist[2][5]~q\;
\asp_dp|ALT_INV_left_hist[2][4]~q\ <= NOT \asp_dp|left_hist[2][4]~q\;
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(4) <= NOT \tdma_min|interfaces:3:interface|recv.data\(4);
\asp_dp|ALT_INV_right_hist[2][4]~q\ <= NOT \asp_dp|right_hist[2][4]~q\;
\asp_dp|ALT_INV_left_hist[2][3]~q\ <= NOT \asp_dp|left_hist[2][3]~q\;
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(3) <= NOT \tdma_min|interfaces:3:interface|recv.data\(3);
\asp_dp|ALT_INV_right_hist[2][3]~q\ <= NOT \asp_dp|right_hist[2][3]~q\;
\asp_dp|ALT_INV_Add1~64_combout\ <= NOT \asp_dp|Add1~64_combout\;
\asp_dp|ALT_INV_WideOr0~combout\ <= NOT \asp_dp|WideOr0~combout\;
\asp_dp|ALT_INV_left_hist[2][2]~q\ <= NOT \asp_dp|left_hist[2][2]~q\;
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(2) <= NOT \tdma_min|interfaces:3:interface|recv.data\(2);
\asp_dp|ALT_INV_right_hist[2][2]~q\ <= NOT \asp_dp|right_hist[2][2]~q\;
\asp_dp|ALT_INV_left_hist[2][14]~q\ <= NOT \asp_dp|left_hist[2][14]~q\;
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(14) <= NOT \tdma_min|interfaces:3:interface|recv.data\(14);
\asp_dp|ALT_INV_right_hist[2][14]~q\ <= NOT \asp_dp|right_hist[2][14]~q\;
\asp_dp|ALT_INV_left_hist[2][15]~q\ <= NOT \asp_dp|left_hist[2][15]~q\;
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(15) <= NOT \tdma_min|interfaces:3:interface|recv.data\(15);
\asp_dp|ALT_INV_right_hist[2][15]~q\ <= NOT \asp_dp|right_hist[2][15]~q\;
\asp_dp|ALT_INV_left_hist[2][13]~q\ <= NOT \asp_dp|left_hist[2][13]~q\;
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(13) <= NOT \tdma_min|interfaces:3:interface|recv.data\(13);
\asp_dp|ALT_INV_right_hist[2][13]~q\ <= NOT \asp_dp|right_hist[2][13]~q\;
\tdma_min|interfaces:3:interface|ALT_INV_push[21]~16_combout\ <= NOT \tdma_min|interfaces:3:interface|push[21]~16_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[21]~16_combout\ <= NOT \tdma_min|interfaces:1:interface|push[21]~16_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[21]~16_combout\ <= NOT \tdma_min|interfaces:2:interface|push[21]~16_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[21]~16_combout\ <= NOT \tdma_min|interfaces:0:interface|push[21]~16_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[20]~15_combout\ <= NOT \tdma_min|interfaces:3:interface|push[20]~15_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[20]~15_combout\ <= NOT \tdma_min|interfaces:1:interface|push[20]~15_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[20]~15_combout\ <= NOT \tdma_min|interfaces:2:interface|push[20]~15_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[20]~15_combout\ <= NOT \tdma_min|interfaces:0:interface|push[20]~15_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[23]~14_combout\ <= NOT \tdma_min|interfaces:3:interface|push[23]~14_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[23]~14_combout\ <= NOT \tdma_min|interfaces:1:interface|push[23]~14_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[23]~14_combout\ <= NOT \tdma_min|interfaces:2:interface|push[23]~14_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[23]~14_combout\ <= NOT \tdma_min|interfaces:0:interface|push[23]~14_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[22]~13_combout\ <= NOT \tdma_min|interfaces:3:interface|push[22]~13_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[22]~13_combout\ <= NOT \tdma_min|interfaces:1:interface|push[22]~13_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[22]~13_combout\ <= NOT \tdma_min|interfaces:2:interface|push[22]~13_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[22]~13_combout\ <= NOT \tdma_min|interfaces:0:interface|push[22]~13_combout\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~1_combout\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(4) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(4);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(3) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(3);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(4) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(4);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(3) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(3);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~1_combout\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(0) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(0);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(0) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(0);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(2) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(2);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(2) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(2);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(1) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(1);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(1) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(1);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a4~q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a3~q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(3) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(3);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(4) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(4);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~1_combout\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~0_combout\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(0) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(0);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(2) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(2);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a2~q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(1) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(1);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a1~q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\;
\adc_dac|audio_adc:audio_adc|ALT_INV_process_0~0_combout\ <= NOT \adc_dac|audio_adc:audio_adc|process_0~0_combout\;
\adc_dac|audio_adc:audio_adc|ALT_INV_last~q\ <= NOT \adc_dac|audio_adc:audio_adc|last~q\;
\tdma_min|interfaces:2:interface|ALT_INV_push[11]~12_combout\ <= NOT \tdma_min|interfaces:2:interface|push[11]~12_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[11]~12_combout\ <= NOT \tdma_min|interfaces:0:interface|push[11]~12_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[11]~12_combout\ <= NOT \tdma_min|interfaces:3:interface|push[11]~12_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[11]~12_combout\ <= NOT \tdma_min|interfaces:1:interface|push[11]~12_combout\;
\adc_dac|audio_dac|ALT_INV_channel_0\(7) <= NOT \adc_dac|audio_dac|channel_0\(7);
\adc_dac|audio_dac|ALT_INV_channel_1\(7) <= NOT \adc_dac|audio_dac|channel_1\(7);
\adc_dac|audio_dac|ALT_INV_shift\(6) <= NOT \adc_dac|audio_dac|shift\(6);
\tdma_min|interfaces:0:interface|ALT_INV_recv.data\(21) <= NOT \tdma_min|interfaces:0:interface|recv.data\(21);
\tdma_min|interfaces:0:interface|ALT_INV_recv.data\(20) <= NOT \tdma_min|interfaces:0:interface|recv.data\(20);
\asp_adc|ALT_INV_rate_1\(1) <= NOT \asp_adc|rate_1\(1);
\asp_adc|ALT_INV_rate_1\(0) <= NOT \asp_adc|rate_1\(0);
\asp_adc|ALT_INV_rate_0\(1) <= NOT \asp_adc|rate_0\(1);
\asp_adc|ALT_INV_rate_0\(0) <= NOT \asp_adc|rate_0\(0);
\tdma_min|interfaces:0:interface|ALT_INV_recv.data\(31) <= NOT \tdma_min|interfaces:0:interface|recv.data\(31);
\tdma_min|interfaces:0:interface|ALT_INV_recv.data\(30) <= NOT \tdma_min|interfaces:0:interface|recv.data\(30);
\tdma_min|interfaces:0:interface|ALT_INV_recv.data\(29) <= NOT \tdma_min|interfaces:0:interface|recv.data\(29);
\tdma_min|interfaces:0:interface|ALT_INV_recv.data\(28) <= NOT \tdma_min|interfaces:0:interface|recv.data\(28);
\tdma_min|interfaces:0:interface|ALT_INV_recv.data\(16) <= NOT \tdma_min|interfaces:0:interface|recv.data\(16);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~0_combout\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(3) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(3);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(4) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(4);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(2) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(2);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(1) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(1);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(0) <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(0);
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~combout\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_msb_aeb~q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_lsb_aeb~q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrfull_eq_comp_msb_mux_reg~q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\;
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrfull_eq_comp_lsb_mux_reg~q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\;
\adc_dac|audio_adc:audio_adc|ALT_INV_fifo_put~q\ <= NOT \adc_dac|audio_adc:audio_adc|fifo_put~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:2:interface|ALT_INV_push[12]~11_combout\ <= NOT \tdma_min|interfaces:2:interface|push[12]~11_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[12]~11_combout\ <= NOT \tdma_min|interfaces:0:interface|push[12]~11_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[12]~11_combout\ <= NOT \tdma_min|interfaces:3:interface|push[12]~11_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[12]~11_combout\ <= NOT \tdma_min|interfaces:1:interface|push[12]~11_combout\;
\adc_dac|audio_dac|ALT_INV_channel_0\(8) <= NOT \adc_dac|audio_dac|channel_0\(8);
\adc_dac|audio_dac|ALT_INV_channel_1\(8) <= NOT \adc_dac|audio_dac|channel_1\(8);
\adc_dac|audio_dac|ALT_INV_shift\(7) <= NOT \adc_dac|audio_dac|shift\(7);
\adc_dac|audio_control|ALT_INV_Selector50~0_combout\ <= NOT \adc_dac|audio_control|Selector50~0_combout\;
\adc_dac|audio_control|ALT_INV_Selector49~1_combout\ <= NOT \adc_dac|audio_control|Selector49~1_combout\;
\asp_dp|ALT_INV_LessThan0~2_combout\ <= NOT \asp_dp|LessThan0~2_combout\;
\asp_dp|ALT_INV_LessThan0~1_combout\ <= NOT \asp_dp|LessThan0~1_combout\;
\asp_dp|ALT_INV_LessThan0~0_combout\ <= NOT \asp_dp|LessThan0~0_combout\;
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\(4) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\(1) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\;
\asp_example|ALT_INV_send~1_combout\ <= NOT \asp_example|send~1_combout\;
\asp_example|ALT_INV_send~0_combout\ <= NOT \asp_example|send~0_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(29) <= NOT \tdma_min|interfaces:2:interface|recv.data\(29);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(28) <= NOT \tdma_min|interfaces:2:interface|recv.data\(28);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(16) <= NOT \tdma_min|interfaces:2:interface|recv.data\(16);
\tdma_min|interfaces:2:interface|ALT_INV_recv.data\(31) <= NOT \tdma_min|interfaces:2:interface|recv.data\(31);
\asp_example|ALT_INV_WideNor0~0_combout\ <= NOT \asp_example|WideNor0~0_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~1_combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\asp_adc|ALT_INV_addr_1\(1) <= NOT \asp_adc|addr_1\(1);
\asp_adc|ALT_INV_addr_0\(1) <= NOT \asp_adc|addr_0\(1);
\asp_adc|ALT_INV_addr_1\(0) <= NOT \asp_adc|addr_1\(0);
\asp_adc|ALT_INV_addr_0\(0) <= NOT \asp_adc|addr_0\(0);
\asp_adc|ALT_INV_addr_1\(3) <= NOT \asp_adc|addr_1\(3);
\asp_adc|ALT_INV_addr_0\(3) <= NOT \asp_adc|addr_0\(3);
\asp_adc|ALT_INV_addr_1\(2) <= NOT \asp_adc|addr_1\(2);
\asp_adc|ALT_INV_addr_0\(2) <= NOT \asp_adc|addr_0\(2);
\asp_adc|ALT_INV_Equal2~2_combout\ <= NOT \asp_adc|Equal2~2_combout\;
\asp_adc|ALT_INV_Equal1~2_combout\ <= NOT \asp_adc|Equal1~2_combout\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\;
\asp_adc|ALT_INV_send.data[2]~0_combout\ <= NOT \asp_adc|send.data[2]~0_combout\;
\asp_adc|ALT_INV_Equal2~1_combout\ <= NOT \asp_adc|Equal2~1_combout\;
\asp_adc|ALT_INV_Equal2~0_combout\ <= NOT \asp_adc|Equal2~0_combout\;
\asp_adc|ALT_INV_process_1~1_combout\ <= NOT \asp_adc|process_1~1_combout\;
\asp_adc|ALT_INV_enable_1~q\ <= NOT \asp_adc|enable_1~q\;
\asp_adc|ALT_INV_Equal1~1_combout\ <= NOT \asp_adc|Equal1~1_combout\;
\asp_adc|ALT_INV_Equal1~0_combout\ <= NOT \asp_adc|Equal1~0_combout\;
\asp_adc|ALT_INV_process_1~0_combout\ <= NOT \asp_adc|process_1~0_combout\;
\asp_adc|ALT_INV_enable_0~q\ <= NOT \asp_adc|enable_0~q\;
\asp_adc|ALT_INV_new_data~q\ <= NOT \asp_adc|new_data~q\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~3_combout\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16) <= NOT \tdma_min|interfaces:3:interface|recv.data\(16);
\asp_dp|ALT_INV_Equal0~0_combout\ <= NOT \asp_dp|Equal0~0_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(30) <= NOT \tdma_min|interfaces:3:interface|recv.data\(30);
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(29) <= NOT \tdma_min|interfaces:3:interface|recv.data\(29);
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(28) <= NOT \tdma_min|interfaces:3:interface|recv.data\(28);
\tdma_min|interfaces:3:interface|ALT_INV_recv.data\(31) <= NOT \tdma_min|interfaces:3:interface|recv.data\(31);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~1_combout\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4);
\tdma_min|interfaces:2:interface|ALT_INV_push[19]~10_combout\ <= NOT \tdma_min|interfaces:2:interface|push[19]~10_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[19]~10_combout\ <= NOT \tdma_min|interfaces:0:interface|push[19]~10_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[19]~10_combout\ <= NOT \tdma_min|interfaces:3:interface|push[19]~10_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[19]~10_combout\ <= NOT \tdma_min|interfaces:1:interface|push[19]~10_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[18]~9_combout\ <= NOT \tdma_min|interfaces:2:interface|push[18]~9_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[18]~9_combout\ <= NOT \tdma_min|interfaces:0:interface|push[18]~9_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[18]~9_combout\ <= NOT \tdma_min|interfaces:3:interface|push[18]~9_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[18]~9_combout\ <= NOT \tdma_min|interfaces:1:interface|push[18]~9_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[13]~8_combout\ <= NOT \tdma_min|interfaces:2:interface|push[13]~8_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[13]~8_combout\ <= NOT \tdma_min|interfaces:0:interface|push[13]~8_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[13]~8_combout\ <= NOT \tdma_min|interfaces:3:interface|push[13]~8_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[13]~8_combout\ <= NOT \tdma_min|interfaces:1:interface|push[13]~8_combout\;
\adc_dac|audio_dac|ALT_INV_channel_0\(9) <= NOT \adc_dac|audio_dac|channel_0\(9);
\adc_dac|audio_dac|ALT_INV_channel_1\(9) <= NOT \adc_dac|audio_dac|channel_1\(9);
\adc_dac|audio_dac|ALT_INV_shift\(8) <= NOT \adc_dac|audio_dac|shift\(8);
\adc_dac|audio_control|ALT_INV_data\(2) <= NOT \adc_dac|audio_control|data\(2);
\adc_dac|audio_control|ALT_INV_data\(0) <= NOT \adc_dac|audio_control|data\(0);
\adc_dac|audio_control|ALT_INV_data\(3) <= NOT \adc_dac|audio_control|data\(3);
\adc_dac|audio_control|ALT_INV_data\(1) <= NOT \adc_dac|audio_control|data\(1);
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe15a\(4) <= NOT \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(4);
\tdma_min|interfaces:2:interface|ALT_INV_push[17]~7_combout\ <= NOT \tdma_min|interfaces:2:interface|push[17]~7_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[17]~7_combout\ <= NOT \tdma_min|interfaces:0:interface|push[17]~7_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[17]~7_combout\ <= NOT \tdma_min|interfaces:3:interface|push[17]~7_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[17]~7_combout\ <= NOT \tdma_min|interfaces:1:interface|push[17]~7_combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\;
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ <= NOT \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_will_be_1~0_combout\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~0_combout\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\;
\asp_adc|ALT_INV_send.data\(31) <= NOT \asp_adc|send.data\(31);
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ <= NOT \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\;
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\ <= NOT \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0) <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0);
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\;
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\ <= NOT \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\;
\tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\ <= NOT \tdma_min|interfaces:1:interface|Equal0~1_combout\;
\tdma_min|interfaces:2:interface|ALT_INV_push[14]~6_combout\ <= NOT \tdma_min|interfaces:2:interface|push[14]~6_combout\;
\tdma_min|interfaces:0:interface|ALT_INV_push[14]~6_combout\ <= NOT \tdma_min|interfaces:0:interface|push[14]~6_combout\;
\tdma_min|interfaces:3:interface|ALT_INV_push[14]~6_combout\ <= NOT \tdma_min|interfaces:3:interface|push[14]~6_combout\;
\tdma_min|interfaces:1:interface|ALT_INV_push[14]~6_combout\ <= NOT \tdma_min|interfaces:1:interface|push[14]~6_combout\;
\adc_dac|audio_dac|ALT_INV_channel_0\(10) <= NOT \adc_dac|audio_dac|channel_0\(10);
\adc_dac|audio_dac|ALT_INV_channel_1\(10) <= NOT \adc_dac|audio_dac|channel_1\(10);
\adc_dac|audio_dac|ALT_INV_shift\(9) <= NOT \adc_dac|audio_dac|shift\(9);
\adc_dac|audio_control|ALT_INV_data\(6) <= NOT \adc_dac|audio_control|data\(6);
\adc_dac|audio_control|ALT_INV_bits\(2) <= NOT \adc_dac|audio_control|bits\(2);
\adc_dac|audio_control|ALT_INV_bits\(0) <= NOT \adc_dac|audio_control|bits\(0);
\adc_dac|audio_control|ALT_INV_bits\(3) <= NOT \adc_dac|audio_control|bits\(3);
\adc_dac|audio_control|ALT_INV_bits\(1) <= NOT \adc_dac|audio_control|bits\(1);
\adc_dac|audio_control|ALT_INV_data\(4) <= NOT \adc_dac|audio_control|data\(4);
\adc_dac|audio_control|ALT_INV_data\(7) <= NOT \adc_dac|audio_control|data\(7);
\adc_dac|audio_control|ALT_INV_data\(5) <= NOT \adc_dac|audio_control|data\(5);
\adc_dac|audio_control|ALT_INV_Selector45~0_combout\ <= NOT \adc_dac|audio_control|Selector45~0_combout\;
\adc_dac|audio_control|ALT_INV_Selector39~0_combout\ <= NOT \adc_dac|audio_control|Selector39~0_combout\;
\adc_dac|audio_control|ALT_INV_Selector42~3_combout\ <= NOT \adc_dac|audio_control|Selector42~3_combout\;

-- Location: IOOBUF_X12_Y81_N19
\FPGA_I2C_SCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \adc_dac|audio_control|scl~1_combout\,
	devoe => ww_devoe,
	o => ww_FPGA_I2C_SCLK);

-- Location: IOOBUF_X16_Y81_N2
\AUD_DACDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \adc_dac|audio_dac|shift\(15),
	devoe => ww_devoe,
	o => ww_AUD_DACDAT);

-- Location: IOOBUF_X2_Y81_N76
\AUD_XCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_AUD_XCK);

-- Location: IOOBUF_X52_Y0_N2
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SW[0]~input_o\,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X52_Y0_N19
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SW[1]~input_o\,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X60_Y0_N2
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SW[2]~input_o\,
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X80_Y0_N2
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SW[3]~input_o\,
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X60_Y0_N19
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SW[4]~input_o\,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X80_Y0_N19
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SW[5]~input_o\,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X84_Y0_N2
\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SW[6]~input_o\,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X89_Y6_N5
\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SW[7]~input_o\,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X89_Y8_N5
\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SW[8]~input_o\,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X89_Y6_N22
\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SW[9]~input_o\,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs0|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs0|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs0|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs0|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs0|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs0|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs0|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs1|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs1|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs1|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs1|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs1|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs1|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs1|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y9_N22
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs2|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X89_Y23_N39
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs2|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y23_N56
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs2|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X89_Y20_N79
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs2|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y25_N39
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs2|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N96
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs2|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X89_Y25_N56
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs2|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs3|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X89_Y16_N22
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs3|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y4_N45
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs3|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y4_N62
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs3|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X89_Y21_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs3|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X89_Y11_N62
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs3|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y9_N5
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs3|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs4|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y13_N5
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs4|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y13_N22
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs4|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X89_Y8_N22
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs4|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X89_Y15_N22
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs4|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X89_Y15_N5
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs4|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X89_Y20_N45
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs4|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X89_Y20_N62
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs5|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X89_Y21_N56
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs5|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X89_Y25_N22
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs5|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X89_Y23_N22
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs5|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X89_Y9_N56
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs5|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X89_Y23_N5
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs5|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X89_Y9_N39
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \asp_example|hs6|hs5|ALT_INV_Mux0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X12_Y81_N2
\FPGA_I2C_SDAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \adc_dac|audio_control|sda~1_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => FPGA_I2C_SDAT);

-- Location: IOOBUF_X8_Y81_N19
\AUD_ADCLRCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => AUD_ADCLRCK);

-- Location: IOOBUF_X16_Y81_N19
\AUD_BCLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => AUD_BCLK);

-- Location: IOOBUF_X24_Y81_N2
\AUD_DACLRCK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => AUD_DACLRCK);

-- Location: IOIBUF_X89_Y25_N4
\CLOCK3_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK3_50,
	o => \CLOCK3_50~input_o\);

-- Location: CLKCTRL_G9
\CLOCK3_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK3_50~input_o\,
	outclk => \CLOCK3_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X29_Y45_N3
\adc_dac|audio_control|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~9_sumout\ = SUM(( \adc_dac|audio_control|tick\(1) ) + ( GND ) + ( \adc_dac|audio_control|Add0~2\ ))
-- \adc_dac|audio_control|Add0~10\ = CARRY(( \adc_dac|audio_control|tick\(1) ) + ( GND ) + ( \adc_dac|audio_control|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick\(1),
	cin => \adc_dac|audio_control|Add0~2\,
	sumout => \adc_dac|audio_control|Add0~9_sumout\,
	cout => \adc_dac|audio_control|Add0~10\);

-- Location: LABCELL_X29_Y45_N6
\adc_dac|audio_control|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~101_sumout\ = SUM(( \adc_dac|audio_control|tick\(2) ) + ( GND ) + ( \adc_dac|audio_control|Add0~10\ ))
-- \adc_dac|audio_control|Add0~102\ = CARRY(( \adc_dac|audio_control|tick\(2) ) + ( GND ) + ( \adc_dac|audio_control|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_tick\(2),
	cin => \adc_dac|audio_control|Add0~10\,
	sumout => \adc_dac|audio_control|Add0~101_sumout\,
	cout => \adc_dac|audio_control|Add0~102\);

-- Location: FF_X27_Y45_N8
\adc_dac|audio_control|tick[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|tick~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(0));

-- Location: LABCELL_X27_Y45_N33
\adc_dac|audio_control|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal3~0_combout\ = ( \adc_dac|audio_control|tick\(6) & ( (\adc_dac|audio_control|tick\(5) & (!\adc_dac|audio_control|tick\(0) & (\adc_dac|audio_control|Equal0~5_combout\ & !\adc_dac|audio_control|tick\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick\(5),
	datab => \adc_dac|audio_control|ALT_INV_tick\(0),
	datac => \adc_dac|audio_control|ALT_INV_Equal0~5_combout\,
	datad => \adc_dac|audio_control|ALT_INV_tick\(1),
	dataf => \adc_dac|audio_control|ALT_INV_tick\(6),
	combout => \adc_dac|audio_control|Equal3~0_combout\);

-- Location: FF_X29_Y45_N8
\adc_dac|audio_control|tick[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~101_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(2));

-- Location: LABCELL_X29_Y45_N9
\adc_dac|audio_control|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~105_sumout\ = SUM(( \adc_dac|audio_control|tick\(3) ) + ( GND ) + ( \adc_dac|audio_control|Add0~102\ ))
-- \adc_dac|audio_control|Add0~106\ = CARRY(( \adc_dac|audio_control|tick\(3) ) + ( GND ) + ( \adc_dac|audio_control|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick\(3),
	cin => \adc_dac|audio_control|Add0~102\,
	sumout => \adc_dac|audio_control|Add0~105_sumout\,
	cout => \adc_dac|audio_control|Add0~106\);

-- Location: FF_X29_Y45_N10
\adc_dac|audio_control|tick[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~105_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(3));

-- Location: LABCELL_X29_Y45_N12
\adc_dac|audio_control|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~109_sumout\ = SUM(( \adc_dac|audio_control|tick\(4) ) + ( GND ) + ( \adc_dac|audio_control|Add0~106\ ))
-- \adc_dac|audio_control|Add0~110\ = CARRY(( \adc_dac|audio_control|tick\(4) ) + ( GND ) + ( \adc_dac|audio_control|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_tick\(4),
	cin => \adc_dac|audio_control|Add0~106\,
	sumout => \adc_dac|audio_control|Add0~109_sumout\,
	cout => \adc_dac|audio_control|Add0~110\);

-- Location: FF_X29_Y45_N14
\adc_dac|audio_control|tick[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~109_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(4));

-- Location: LABCELL_X29_Y45_N15
\adc_dac|audio_control|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~5_sumout\ = SUM(( \adc_dac|audio_control|tick\(5) ) + ( GND ) + ( \adc_dac|audio_control|Add0~110\ ))
-- \adc_dac|audio_control|Add0~6\ = CARRY(( \adc_dac|audio_control|tick\(5) ) + ( GND ) + ( \adc_dac|audio_control|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_tick\(5),
	cin => \adc_dac|audio_control|Add0~110\,
	sumout => \adc_dac|audio_control|Add0~5_sumout\,
	cout => \adc_dac|audio_control|Add0~6\);

-- Location: FF_X29_Y45_N16
\adc_dac|audio_control|tick[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~5_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(5));

-- Location: LABCELL_X29_Y45_N18
\adc_dac|audio_control|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~13_sumout\ = SUM(( \adc_dac|audio_control|tick\(6) ) + ( GND ) + ( \adc_dac|audio_control|Add0~6\ ))
-- \adc_dac|audio_control|Add0~14\ = CARRY(( \adc_dac|audio_control|tick\(6) ) + ( GND ) + ( \adc_dac|audio_control|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_tick\(6),
	cin => \adc_dac|audio_control|Add0~6\,
	sumout => \adc_dac|audio_control|Add0~13_sumout\,
	cout => \adc_dac|audio_control|Add0~14\);

-- Location: FF_X29_Y45_N19
\adc_dac|audio_control|tick[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~13_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(6));

-- Location: LABCELL_X29_Y45_N21
\adc_dac|audio_control|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~117_sumout\ = SUM(( \adc_dac|audio_control|tick\(7) ) + ( GND ) + ( \adc_dac|audio_control|Add0~14\ ))
-- \adc_dac|audio_control|Add0~118\ = CARRY(( \adc_dac|audio_control|tick\(7) ) + ( GND ) + ( \adc_dac|audio_control|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick\(7),
	cin => \adc_dac|audio_control|Add0~14\,
	sumout => \adc_dac|audio_control|Add0~117_sumout\,
	cout => \adc_dac|audio_control|Add0~118\);

-- Location: FF_X29_Y45_N23
\adc_dac|audio_control|tick[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~117_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(7));

-- Location: LABCELL_X29_Y45_N24
\adc_dac|audio_control|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~121_sumout\ = SUM(( \adc_dac|audio_control|tick\(8) ) + ( GND ) + ( \adc_dac|audio_control|Add0~118\ ))
-- \adc_dac|audio_control|Add0~122\ = CARRY(( \adc_dac|audio_control|tick\(8) ) + ( GND ) + ( \adc_dac|audio_control|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_tick\(8),
	cin => \adc_dac|audio_control|Add0~118\,
	sumout => \adc_dac|audio_control|Add0~121_sumout\,
	cout => \adc_dac|audio_control|Add0~122\);

-- Location: FF_X29_Y45_N25
\adc_dac|audio_control|tick[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~121_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(8));

-- Location: LABCELL_X29_Y45_N27
\adc_dac|audio_control|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~17_sumout\ = SUM(( \adc_dac|audio_control|tick\(9) ) + ( GND ) + ( \adc_dac|audio_control|Add0~122\ ))
-- \adc_dac|audio_control|Add0~18\ = CARRY(( \adc_dac|audio_control|tick\(9) ) + ( GND ) + ( \adc_dac|audio_control|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_tick\(9),
	cin => \adc_dac|audio_control|Add0~122\,
	sumout => \adc_dac|audio_control|Add0~17_sumout\,
	cout => \adc_dac|audio_control|Add0~18\);

-- Location: FF_X29_Y45_N28
\adc_dac|audio_control|tick[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~17_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(9));

-- Location: LABCELL_X29_Y45_N30
\adc_dac|audio_control|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~57_sumout\ = SUM(( \adc_dac|audio_control|tick\(10) ) + ( GND ) + ( \adc_dac|audio_control|Add0~18\ ))
-- \adc_dac|audio_control|Add0~58\ = CARRY(( \adc_dac|audio_control|tick\(10) ) + ( GND ) + ( \adc_dac|audio_control|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_tick\(10),
	cin => \adc_dac|audio_control|Add0~18\,
	sumout => \adc_dac|audio_control|Add0~57_sumout\,
	cout => \adc_dac|audio_control|Add0~58\);

-- Location: FF_X29_Y45_N31
\adc_dac|audio_control|tick[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~57_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(10));

-- Location: LABCELL_X29_Y45_N33
\adc_dac|audio_control|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~61_sumout\ = SUM(( \adc_dac|audio_control|tick\(11) ) + ( GND ) + ( \adc_dac|audio_control|Add0~58\ ))
-- \adc_dac|audio_control|Add0~62\ = CARRY(( \adc_dac|audio_control|tick\(11) ) + ( GND ) + ( \adc_dac|audio_control|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick\(11),
	cin => \adc_dac|audio_control|Add0~58\,
	sumout => \adc_dac|audio_control|Add0~61_sumout\,
	cout => \adc_dac|audio_control|Add0~62\);

-- Location: FF_X29_Y45_N35
\adc_dac|audio_control|tick[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~61_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(11));

-- Location: LABCELL_X29_Y45_N36
\adc_dac|audio_control|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~65_sumout\ = SUM(( \adc_dac|audio_control|tick\(12) ) + ( GND ) + ( \adc_dac|audio_control|Add0~62\ ))
-- \adc_dac|audio_control|Add0~66\ = CARRY(( \adc_dac|audio_control|tick\(12) ) + ( GND ) + ( \adc_dac|audio_control|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_tick\(12),
	cin => \adc_dac|audio_control|Add0~62\,
	sumout => \adc_dac|audio_control|Add0~65_sumout\,
	cout => \adc_dac|audio_control|Add0~66\);

-- Location: FF_X29_Y45_N37
\adc_dac|audio_control|tick[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~65_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(12));

-- Location: LABCELL_X29_Y45_N39
\adc_dac|audio_control|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~69_sumout\ = SUM(( \adc_dac|audio_control|tick\(13) ) + ( GND ) + ( \adc_dac|audio_control|Add0~66\ ))
-- \adc_dac|audio_control|Add0~70\ = CARRY(( \adc_dac|audio_control|tick\(13) ) + ( GND ) + ( \adc_dac|audio_control|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick\(13),
	cin => \adc_dac|audio_control|Add0~66\,
	sumout => \adc_dac|audio_control|Add0~69_sumout\,
	cout => \adc_dac|audio_control|Add0~70\);

-- Location: FF_X29_Y45_N40
\adc_dac|audio_control|tick[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~69_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(13));

-- Location: LABCELL_X29_Y45_N42
\adc_dac|audio_control|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~73_sumout\ = SUM(( \adc_dac|audio_control|tick\(14) ) + ( GND ) + ( \adc_dac|audio_control|Add0~70\ ))
-- \adc_dac|audio_control|Add0~74\ = CARRY(( \adc_dac|audio_control|tick\(14) ) + ( GND ) + ( \adc_dac|audio_control|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_tick\(14),
	cin => \adc_dac|audio_control|Add0~70\,
	sumout => \adc_dac|audio_control|Add0~73_sumout\,
	cout => \adc_dac|audio_control|Add0~74\);

-- Location: FF_X29_Y45_N43
\adc_dac|audio_control|tick[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~73_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(14));

-- Location: LABCELL_X29_Y45_N45
\adc_dac|audio_control|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~77_sumout\ = SUM(( \adc_dac|audio_control|tick\(15) ) + ( GND ) + ( \adc_dac|audio_control|Add0~74\ ))
-- \adc_dac|audio_control|Add0~78\ = CARRY(( \adc_dac|audio_control|tick\(15) ) + ( GND ) + ( \adc_dac|audio_control|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick\(15),
	cin => \adc_dac|audio_control|Add0~74\,
	sumout => \adc_dac|audio_control|Add0~77_sumout\,
	cout => \adc_dac|audio_control|Add0~78\);

-- Location: FF_X29_Y45_N46
\adc_dac|audio_control|tick[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~77_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(15));

-- Location: LABCELL_X29_Y45_N48
\adc_dac|audio_control|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~41_sumout\ = SUM(( \adc_dac|audio_control|tick\(16) ) + ( GND ) + ( \adc_dac|audio_control|Add0~78\ ))
-- \adc_dac|audio_control|Add0~42\ = CARRY(( \adc_dac|audio_control|tick\(16) ) + ( GND ) + ( \adc_dac|audio_control|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_tick\(16),
	cin => \adc_dac|audio_control|Add0~78\,
	sumout => \adc_dac|audio_control|Add0~41_sumout\,
	cout => \adc_dac|audio_control|Add0~42\);

-- Location: FF_X29_Y45_N49
\adc_dac|audio_control|tick[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~41_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(16));

-- Location: LABCELL_X29_Y45_N51
\adc_dac|audio_control|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~33_sumout\ = SUM(( \adc_dac|audio_control|tick\(17) ) + ( GND ) + ( \adc_dac|audio_control|Add0~42\ ))
-- \adc_dac|audio_control|Add0~34\ = CARRY(( \adc_dac|audio_control|tick\(17) ) + ( GND ) + ( \adc_dac|audio_control|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick\(17),
	cin => \adc_dac|audio_control|Add0~42\,
	sumout => \adc_dac|audio_control|Add0~33_sumout\,
	cout => \adc_dac|audio_control|Add0~34\);

-- Location: FF_X29_Y45_N53
\adc_dac|audio_control|tick[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~33_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(17));

-- Location: LABCELL_X29_Y45_N54
\adc_dac|audio_control|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~37_sumout\ = SUM(( \adc_dac|audio_control|tick\(18) ) + ( GND ) + ( \adc_dac|audio_control|Add0~34\ ))
-- \adc_dac|audio_control|Add0~38\ = CARRY(( \adc_dac|audio_control|tick\(18) ) + ( GND ) + ( \adc_dac|audio_control|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_tick\(18),
	cin => \adc_dac|audio_control|Add0~34\,
	sumout => \adc_dac|audio_control|Add0~37_sumout\,
	cout => \adc_dac|audio_control|Add0~38\);

-- Location: FF_X29_Y45_N55
\adc_dac|audio_control|tick[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~37_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(18));

-- Location: LABCELL_X29_Y45_N57
\adc_dac|audio_control|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~45_sumout\ = SUM(( \adc_dac|audio_control|tick\(19) ) + ( GND ) + ( \adc_dac|audio_control|Add0~38\ ))
-- \adc_dac|audio_control|Add0~46\ = CARRY(( \adc_dac|audio_control|tick\(19) ) + ( GND ) + ( \adc_dac|audio_control|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick\(19),
	cin => \adc_dac|audio_control|Add0~38\,
	sumout => \adc_dac|audio_control|Add0~45_sumout\,
	cout => \adc_dac|audio_control|Add0~46\);

-- Location: FF_X29_Y45_N58
\adc_dac|audio_control|tick[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~45_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(19));

-- Location: LABCELL_X29_Y44_N0
\adc_dac|audio_control|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~49_sumout\ = SUM(( \adc_dac|audio_control|tick\(20) ) + ( GND ) + ( \adc_dac|audio_control|Add0~46\ ))
-- \adc_dac|audio_control|Add0~50\ = CARRY(( \adc_dac|audio_control|tick\(20) ) + ( GND ) + ( \adc_dac|audio_control|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_tick\(20),
	cin => \adc_dac|audio_control|Add0~46\,
	sumout => \adc_dac|audio_control|Add0~49_sumout\,
	cout => \adc_dac|audio_control|Add0~50\);

-- Location: FF_X29_Y44_N1
\adc_dac|audio_control|tick[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~49_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(20));

-- Location: LABCELL_X29_Y44_N3
\adc_dac|audio_control|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~21_sumout\ = SUM(( \adc_dac|audio_control|tick\(21) ) + ( GND ) + ( \adc_dac|audio_control|Add0~50\ ))
-- \adc_dac|audio_control|Add0~22\ = CARRY(( \adc_dac|audio_control|tick\(21) ) + ( GND ) + ( \adc_dac|audio_control|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick\(21),
	cin => \adc_dac|audio_control|Add0~50\,
	sumout => \adc_dac|audio_control|Add0~21_sumout\,
	cout => \adc_dac|audio_control|Add0~22\);

-- Location: FF_X29_Y44_N5
\adc_dac|audio_control|tick[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~21_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(21));

-- Location: LABCELL_X29_Y44_N6
\adc_dac|audio_control|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~97_sumout\ = SUM(( \adc_dac|audio_control|tick\(22) ) + ( GND ) + ( \adc_dac|audio_control|Add0~22\ ))
-- \adc_dac|audio_control|Add0~98\ = CARRY(( \adc_dac|audio_control|tick\(22) ) + ( GND ) + ( \adc_dac|audio_control|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_tick\(22),
	cin => \adc_dac|audio_control|Add0~22\,
	sumout => \adc_dac|audio_control|Add0~97_sumout\,
	cout => \adc_dac|audio_control|Add0~98\);

-- Location: FF_X29_Y44_N8
\adc_dac|audio_control|tick[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~97_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(22));

-- Location: LABCELL_X29_Y44_N9
\adc_dac|audio_control|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~25_sumout\ = SUM(( \adc_dac|audio_control|tick[23]~DUPLICATE_q\ ) + ( GND ) + ( \adc_dac|audio_control|Add0~98\ ))
-- \adc_dac|audio_control|Add0~26\ = CARRY(( \adc_dac|audio_control|tick[23]~DUPLICATE_q\ ) + ( GND ) + ( \adc_dac|audio_control|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick[23]~DUPLICATE_q\,
	cin => \adc_dac|audio_control|Add0~98\,
	sumout => \adc_dac|audio_control|Add0~25_sumout\,
	cout => \adc_dac|audio_control|Add0~26\);

-- Location: FF_X29_Y44_N10
\adc_dac|audio_control|tick[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~25_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick[23]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y44_N12
\adc_dac|audio_control|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~81_sumout\ = SUM(( \adc_dac|audio_control|tick\(24) ) + ( GND ) + ( \adc_dac|audio_control|Add0~26\ ))
-- \adc_dac|audio_control|Add0~82\ = CARRY(( \adc_dac|audio_control|tick\(24) ) + ( GND ) + ( \adc_dac|audio_control|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_tick\(24),
	cin => \adc_dac|audio_control|Add0~26\,
	sumout => \adc_dac|audio_control|Add0~81_sumout\,
	cout => \adc_dac|audio_control|Add0~82\);

-- Location: FF_X29_Y44_N14
\adc_dac|audio_control|tick[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~81_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(24));

-- Location: LABCELL_X29_Y44_N15
\adc_dac|audio_control|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~85_sumout\ = SUM(( \adc_dac|audio_control|tick\(25) ) + ( GND ) + ( \adc_dac|audio_control|Add0~82\ ))
-- \adc_dac|audio_control|Add0~86\ = CARRY(( \adc_dac|audio_control|tick\(25) ) + ( GND ) + ( \adc_dac|audio_control|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_tick\(25),
	cin => \adc_dac|audio_control|Add0~82\,
	sumout => \adc_dac|audio_control|Add0~85_sumout\,
	cout => \adc_dac|audio_control|Add0~86\);

-- Location: FF_X29_Y44_N16
\adc_dac|audio_control|tick[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~85_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(25));

-- Location: LABCELL_X29_Y44_N18
\adc_dac|audio_control|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~89_sumout\ = SUM(( \adc_dac|audio_control|tick\(26) ) + ( GND ) + ( \adc_dac|audio_control|Add0~86\ ))
-- \adc_dac|audio_control|Add0~90\ = CARRY(( \adc_dac|audio_control|tick\(26) ) + ( GND ) + ( \adc_dac|audio_control|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_tick\(26),
	cin => \adc_dac|audio_control|Add0~86\,
	sumout => \adc_dac|audio_control|Add0~89_sumout\,
	cout => \adc_dac|audio_control|Add0~90\);

-- Location: FF_X29_Y44_N19
\adc_dac|audio_control|tick[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~89_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(26));

-- Location: LABCELL_X29_Y44_N21
\adc_dac|audio_control|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~93_sumout\ = SUM(( \adc_dac|audio_control|tick\(27) ) + ( GND ) + ( \adc_dac|audio_control|Add0~90\ ))
-- \adc_dac|audio_control|Add0~94\ = CARRY(( \adc_dac|audio_control|tick\(27) ) + ( GND ) + ( \adc_dac|audio_control|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick\(27),
	cin => \adc_dac|audio_control|Add0~90\,
	sumout => \adc_dac|audio_control|Add0~93_sumout\,
	cout => \adc_dac|audio_control|Add0~94\);

-- Location: FF_X29_Y44_N23
\adc_dac|audio_control|tick[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~93_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(27));

-- Location: LABCELL_X29_Y44_N24
\adc_dac|audio_control|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~113_sumout\ = SUM(( \adc_dac|audio_control|tick\(28) ) + ( GND ) + ( \adc_dac|audio_control|Add0~94\ ))
-- \adc_dac|audio_control|Add0~114\ = CARRY(( \adc_dac|audio_control|tick\(28) ) + ( GND ) + ( \adc_dac|audio_control|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_tick\(28),
	cin => \adc_dac|audio_control|Add0~94\,
	sumout => \adc_dac|audio_control|Add0~113_sumout\,
	cout => \adc_dac|audio_control|Add0~114\);

-- Location: FF_X29_Y44_N25
\adc_dac|audio_control|tick[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~113_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(28));

-- Location: LABCELL_X29_Y44_N27
\adc_dac|audio_control|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~29_sumout\ = SUM(( \adc_dac|audio_control|tick\(29) ) + ( GND ) + ( \adc_dac|audio_control|Add0~114\ ))
-- \adc_dac|audio_control|Add0~30\ = CARRY(( \adc_dac|audio_control|tick\(29) ) + ( GND ) + ( \adc_dac|audio_control|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick\(29),
	cin => \adc_dac|audio_control|Add0~114\,
	sumout => \adc_dac|audio_control|Add0~29_sumout\,
	cout => \adc_dac|audio_control|Add0~30\);

-- Location: FF_X29_Y44_N29
\adc_dac|audio_control|tick[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~29_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(29));

-- Location: FF_X29_Y44_N11
\adc_dac|audio_control|tick[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~25_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(23));

-- Location: LABCELL_X29_Y44_N36
\adc_dac|audio_control|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal0~0_combout\ = ( !\adc_dac|audio_control|tick\(23) & ( (!\adc_dac|audio_control|tick\(29) & !\adc_dac|audio_control|tick\(21)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_tick\(29),
	datad => \adc_dac|audio_control|ALT_INV_tick\(21),
	dataf => \adc_dac|audio_control|ALT_INV_tick\(23),
	combout => \adc_dac|audio_control|Equal0~0_combout\);

-- Location: LABCELL_X29_Y44_N30
\adc_dac|audio_control|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~53_sumout\ = SUM(( \adc_dac|audio_control|tick\(30) ) + ( GND ) + ( \adc_dac|audio_control|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_tick\(30),
	cin => \adc_dac|audio_control|Add0~30\,
	sumout => \adc_dac|audio_control|Add0~53_sumout\);

-- Location: FF_X29_Y44_N32
\adc_dac|audio_control|tick[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~53_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(30));

-- Location: FF_X29_Y45_N52
\adc_dac|audio_control|tick[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~33_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick[17]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y44_N42
\adc_dac|audio_control|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal0~1_combout\ = ( !\adc_dac|audio_control|tick[17]~DUPLICATE_q\ & ( !\adc_dac|audio_control|tick\(16) & ( (!\adc_dac|audio_control|tick\(18) & (!\adc_dac|audio_control|tick\(30) & (!\adc_dac|audio_control|tick\(20) & 
-- !\adc_dac|audio_control|tick\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick\(18),
	datab => \adc_dac|audio_control|ALT_INV_tick\(30),
	datac => \adc_dac|audio_control|ALT_INV_tick\(20),
	datad => \adc_dac|audio_control|ALT_INV_tick\(19),
	datae => \adc_dac|audio_control|ALT_INV_tick[17]~DUPLICATE_q\,
	dataf => \adc_dac|audio_control|ALT_INV_tick\(16),
	combout => \adc_dac|audio_control|Equal0~1_combout\);

-- Location: FF_X29_Y45_N7
\adc_dac|audio_control|tick[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~101_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick[2]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y44_N48
\adc_dac|audio_control|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal0~3_combout\ = ( !\adc_dac|audio_control|tick\(27) & ( !\adc_dac|audio_control|tick\(22) & ( (\adc_dac|audio_control|tick[2]~DUPLICATE_q\ & (!\adc_dac|audio_control|tick\(24) & (!\adc_dac|audio_control|tick\(26) & 
-- !\adc_dac|audio_control|tick\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick[2]~DUPLICATE_q\,
	datab => \adc_dac|audio_control|ALT_INV_tick\(24),
	datac => \adc_dac|audio_control|ALT_INV_tick\(26),
	datad => \adc_dac|audio_control|ALT_INV_tick\(25),
	datae => \adc_dac|audio_control|ALT_INV_tick\(27),
	dataf => \adc_dac|audio_control|ALT_INV_tick\(22),
	combout => \adc_dac|audio_control|Equal0~3_combout\);

-- Location: FF_X29_Y45_N22
\adc_dac|audio_control|tick[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~117_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick[7]~DUPLICATE_q\);

-- Location: FF_X29_Y45_N13
\adc_dac|audio_control|tick[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~109_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick[4]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y44_N39
\adc_dac|audio_control|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal0~4_combout\ = ( !\adc_dac|audio_control|tick\(8) & ( (\adc_dac|audio_control|tick\(3) & (!\adc_dac|audio_control|tick[7]~DUPLICATE_q\ & (!\adc_dac|audio_control|tick\(28) & \adc_dac|audio_control|tick[4]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick\(3),
	datab => \adc_dac|audio_control|ALT_INV_tick[7]~DUPLICATE_q\,
	datac => \adc_dac|audio_control|ALT_INV_tick\(28),
	datad => \adc_dac|audio_control|ALT_INV_tick[4]~DUPLICATE_q\,
	dataf => \adc_dac|audio_control|ALT_INV_tick\(8),
	combout => \adc_dac|audio_control|Equal0~4_combout\);

-- Location: FF_X29_Y45_N34
\adc_dac|audio_control|tick[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~61_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick[11]~DUPLICATE_q\);

-- Location: LABCELL_X27_Y45_N42
\adc_dac|audio_control|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal0~2_combout\ = ( !\adc_dac|audio_control|tick\(15) & ( !\adc_dac|audio_control|tick\(12) & ( (!\adc_dac|audio_control|tick\(13) & (!\adc_dac|audio_control|tick\(14) & (!\adc_dac|audio_control|tick\(10) & 
-- !\adc_dac|audio_control|tick[11]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick\(13),
	datab => \adc_dac|audio_control|ALT_INV_tick\(14),
	datac => \adc_dac|audio_control|ALT_INV_tick\(10),
	datad => \adc_dac|audio_control|ALT_INV_tick[11]~DUPLICATE_q\,
	datae => \adc_dac|audio_control|ALT_INV_tick\(15),
	dataf => \adc_dac|audio_control|ALT_INV_tick\(12),
	combout => \adc_dac|audio_control|Equal0~2_combout\);

-- Location: LABCELL_X29_Y44_N54
\adc_dac|audio_control|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal0~5_combout\ = ( !\adc_dac|audio_control|tick\(9) & ( \adc_dac|audio_control|Equal0~2_combout\ & ( (\adc_dac|audio_control|Equal0~0_combout\ & (\adc_dac|audio_control|Equal0~1_combout\ & 
-- (\adc_dac|audio_control|Equal0~3_combout\ & \adc_dac|audio_control|Equal0~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal0~0_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal0~1_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal0~3_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Equal0~4_combout\,
	datae => \adc_dac|audio_control|ALT_INV_tick\(9),
	dataf => \adc_dac|audio_control|ALT_INV_Equal0~2_combout\,
	combout => \adc_dac|audio_control|Equal0~5_combout\);

-- Location: LABCELL_X29_Y45_N0
\adc_dac|audio_control|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add0~1_sumout\ = SUM(( !\adc_dac|audio_control|tick[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \adc_dac|audio_control|Add0~2\ = CARRY(( !\adc_dac|audio_control|tick[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_tick[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \adc_dac|audio_control|Add0~1_sumout\,
	cout => \adc_dac|audio_control|Add0~2\);

-- Location: LABCELL_X27_Y45_N6
\adc_dac|audio_control|tick~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|tick~0_combout\ = ( \adc_dac|audio_control|tick\(0) & ( \adc_dac|audio_control|tick\(6) & ( !\adc_dac|audio_control|Add0~1_sumout\ ) ) ) # ( !\adc_dac|audio_control|tick\(0) & ( \adc_dac|audio_control|tick\(6) & ( 
-- !\adc_dac|audio_control|Add0~1_sumout\ $ (((!\adc_dac|audio_control|tick\(1) & (\adc_dac|audio_control|Equal0~5_combout\ & \adc_dac|audio_control|tick\(5))))) ) ) ) # ( \adc_dac|audio_control|tick\(0) & ( !\adc_dac|audio_control|tick\(6) & ( 
-- !\adc_dac|audio_control|Add0~1_sumout\ ) ) ) # ( !\adc_dac|audio_control|tick\(0) & ( !\adc_dac|audio_control|tick\(6) & ( !\adc_dac|audio_control|Add0~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111101000000101111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick\(1),
	datab => \adc_dac|audio_control|ALT_INV_Equal0~5_combout\,
	datac => \adc_dac|audio_control|ALT_INV_tick\(5),
	datad => \adc_dac|audio_control|ALT_INV_Add0~1_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_tick\(0),
	dataf => \adc_dac|audio_control|ALT_INV_tick\(6),
	combout => \adc_dac|audio_control|tick~0_combout\);

-- Location: FF_X27_Y45_N7
\adc_dac|audio_control|tick[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|tick~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick[0]~DUPLICATE_q\);

-- Location: FF_X29_Y45_N5
\adc_dac|audio_control|tick[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_control|Add0~9_sumout\,
	sclr => \adc_dac|audio_control|Equal3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|tick\(1));

-- Location: LABCELL_X27_Y45_N18
\adc_dac|audio_control|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector0~0_combout\ = ( \adc_dac|audio_control|tick\(5) & ( \adc_dac|audio_control|tick\(6) & ( (\adc_dac|audio_control|scl_clk~q\ & (((!\adc_dac|audio_control|Equal0~5_combout\) # (\adc_dac|audio_control|tick[0]~DUPLICATE_q\)) # 
-- (\adc_dac|audio_control|tick\(1)))) ) ) ) # ( !\adc_dac|audio_control|tick\(5) & ( \adc_dac|audio_control|tick\(6) & ( ((!\adc_dac|audio_control|tick\(1) & (\adc_dac|audio_control|Equal0~5_combout\ & !\adc_dac|audio_control|tick[0]~DUPLICATE_q\))) # 
-- (\adc_dac|audio_control|scl_clk~q\) ) ) ) # ( \adc_dac|audio_control|tick\(5) & ( !\adc_dac|audio_control|tick\(6) & ( ((\adc_dac|audio_control|tick\(1) & (\adc_dac|audio_control|Equal0~5_combout\ & \adc_dac|audio_control|tick[0]~DUPLICATE_q\))) # 
-- (\adc_dac|audio_control|scl_clk~q\) ) ) ) # ( !\adc_dac|audio_control|tick\(5) & ( !\adc_dac|audio_control|tick\(6) & ( (\adc_dac|audio_control|scl_clk~q\ & ((!\adc_dac|audio_control|tick\(1)) # ((!\adc_dac|audio_control|Equal0~5_combout\) # 
-- (\adc_dac|audio_control|tick[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101111000000011111111100100000111111110000000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick\(1),
	datab => \adc_dac|audio_control|ALT_INV_Equal0~5_combout\,
	datac => \adc_dac|audio_control|ALT_INV_tick[0]~DUPLICATE_q\,
	datad => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	datae => \adc_dac|audio_control|ALT_INV_tick\(5),
	dataf => \adc_dac|audio_control|ALT_INV_tick\(6),
	combout => \adc_dac|audio_control|Selector0~0_combout\);

-- Location: FF_X24_Y44_N59
\adc_dac|audio_control|scl_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~input_o\,
	asdata => \adc_dac|audio_control|Selector0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|scl_clk~q\);

-- Location: LABCELL_X27_Y45_N24
\adc_dac|audio_control|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector1~0_combout\ = ( \adc_dac|audio_control|tick\(5) & ( \adc_dac|audio_control|tick\(6) & ( (\adc_dac|audio_control|sda_clk~q\ & (((!\adc_dac|audio_control|Equal0~5_combout\) # (\adc_dac|audio_control|tick[0]~DUPLICATE_q\)) # 
-- (\adc_dac|audio_control|tick\(1)))) ) ) ) # ( !\adc_dac|audio_control|tick\(5) & ( \adc_dac|audio_control|tick\(6) & ( (\adc_dac|audio_control|sda_clk~q\ & (((!\adc_dac|audio_control|Equal0~5_combout\) # (\adc_dac|audio_control|tick[0]~DUPLICATE_q\)) # 
-- (\adc_dac|audio_control|tick\(1)))) ) ) ) # ( \adc_dac|audio_control|tick\(5) & ( !\adc_dac|audio_control|tick\(6) & ( ((\adc_dac|audio_control|tick\(1) & (\adc_dac|audio_control|Equal0~5_combout\ & \adc_dac|audio_control|tick[0]~DUPLICATE_q\))) # 
-- (\adc_dac|audio_control|sda_clk~q\) ) ) ) # ( !\adc_dac|audio_control|tick\(5) & ( !\adc_dac|audio_control|tick\(6) & ( ((\adc_dac|audio_control|tick\(1) & (\adc_dac|audio_control|Equal0~5_combout\ & !\adc_dac|audio_control|tick[0]~DUPLICATE_q\))) # 
-- (\adc_dac|audio_control|sda_clk~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011111111000000011111111100000000110111110000000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_tick\(1),
	datab => \adc_dac|audio_control|ALT_INV_Equal0~5_combout\,
	datac => \adc_dac|audio_control|ALT_INV_tick[0]~DUPLICATE_q\,
	datad => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	datae => \adc_dac|audio_control|ALT_INV_tick\(5),
	dataf => \adc_dac|audio_control|ALT_INV_tick\(6),
	combout => \adc_dac|audio_control|Selector1~0_combout\);

-- Location: FF_X28_Y44_N59
\adc_dac|audio_control|sda_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK3_50~input_o\,
	asdata => \adc_dac|audio_control|Selector1~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|sda_clk~q\);

-- Location: MLABCELL_X28_Y45_N0
\adc_dac|audio_control|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~9_sumout\ = SUM(( \adc_dac|audio_control|index\(0) ) + ( VCC ) + ( !VCC ))
-- \adc_dac|audio_control|Add1~10\ = CARRY(( \adc_dac|audio_control|index\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_index\(0),
	cin => GND,
	sumout => \adc_dac|audio_control|Add1~9_sumout\,
	cout => \adc_dac|audio_control|Add1~10\);

-- Location: FF_X24_Y45_N11
\adc_dac|audio_control|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~117_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(3));

-- Location: LABCELL_X24_Y45_N0
\adc_dac|audio_control|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~81_sumout\ = SUM(( \adc_dac|audio_control|count\(0) ) + ( VCC ) + ( !VCC ))
-- \adc_dac|audio_control|Add2~82\ = CARRY(( \adc_dac|audio_control|count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_count\(0),
	cin => GND,
	sumout => \adc_dac|audio_control|Add2~81_sumout\,
	cout => \adc_dac|audio_control|Add2~82\);

-- Location: LABCELL_X24_Y45_N9
\adc_dac|audio_control|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~117_sumout\ = SUM(( \adc_dac|audio_control|count\(3) ) + ( GND ) + ( \adc_dac|audio_control|Add2~90\ ))
-- \adc_dac|audio_control|Add2~118\ = CARRY(( \adc_dac|audio_control|count\(3) ) + ( GND ) + ( \adc_dac|audio_control|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_count\(3),
	cin => \adc_dac|audio_control|Add2~90\,
	sumout => \adc_dac|audio_control|Add2~117_sumout\,
	cout => \adc_dac|audio_control|Add2~118\);

-- Location: LABCELL_X24_Y45_N12
\adc_dac|audio_control|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~101_sumout\ = SUM(( \adc_dac|audio_control|count\(4) ) + ( GND ) + ( \adc_dac|audio_control|Add2~118\ ))
-- \adc_dac|audio_control|Add2~102\ = CARRY(( \adc_dac|audio_control|count\(4) ) + ( GND ) + ( \adc_dac|audio_control|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_count\(4),
	cin => \adc_dac|audio_control|Add2~118\,
	sumout => \adc_dac|audio_control|Add2~101_sumout\,
	cout => \adc_dac|audio_control|Add2~102\);

-- Location: FF_X24_Y45_N14
\adc_dac|audio_control|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~101_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(4));

-- Location: LABCELL_X24_Y45_N15
\adc_dac|audio_control|Add2~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~121_sumout\ = SUM(( \adc_dac|audio_control|count\(5) ) + ( GND ) + ( \adc_dac|audio_control|Add2~102\ ))
-- \adc_dac|audio_control|Add2~122\ = CARRY(( \adc_dac|audio_control|count\(5) ) + ( GND ) + ( \adc_dac|audio_control|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_count\(5),
	cin => \adc_dac|audio_control|Add2~102\,
	sumout => \adc_dac|audio_control|Add2~121_sumout\,
	cout => \adc_dac|audio_control|Add2~122\);

-- Location: FF_X24_Y45_N17
\adc_dac|audio_control|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~121_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(5));

-- Location: LABCELL_X24_Y45_N18
\adc_dac|audio_control|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~105_sumout\ = SUM(( \adc_dac|audio_control|count\(6) ) + ( GND ) + ( \adc_dac|audio_control|Add2~122\ ))
-- \adc_dac|audio_control|Add2~106\ = CARRY(( \adc_dac|audio_control|count\(6) ) + ( GND ) + ( \adc_dac|audio_control|Add2~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_count\(6),
	cin => \adc_dac|audio_control|Add2~122\,
	sumout => \adc_dac|audio_control|Add2~105_sumout\,
	cout => \adc_dac|audio_control|Add2~106\);

-- Location: FF_X24_Y45_N20
\adc_dac|audio_control|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~105_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(6));

-- Location: LABCELL_X24_Y45_N21
\adc_dac|audio_control|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~113_sumout\ = SUM(( \adc_dac|audio_control|count\(7) ) + ( GND ) + ( \adc_dac|audio_control|Add2~106\ ))
-- \adc_dac|audio_control|Add2~114\ = CARRY(( \adc_dac|audio_control|count\(7) ) + ( GND ) + ( \adc_dac|audio_control|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_count\(7),
	cin => \adc_dac|audio_control|Add2~106\,
	sumout => \adc_dac|audio_control|Add2~113_sumout\,
	cout => \adc_dac|audio_control|Add2~114\);

-- Location: FF_X24_Y45_N23
\adc_dac|audio_control|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~113_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(7));

-- Location: LABCELL_X24_Y45_N24
\adc_dac|audio_control|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~109_sumout\ = SUM(( \adc_dac|audio_control|count\(8) ) + ( GND ) + ( \adc_dac|audio_control|Add2~114\ ))
-- \adc_dac|audio_control|Add2~110\ = CARRY(( \adc_dac|audio_control|count\(8) ) + ( GND ) + ( \adc_dac|audio_control|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_count\(8),
	cin => \adc_dac|audio_control|Add2~114\,
	sumout => \adc_dac|audio_control|Add2~109_sumout\,
	cout => \adc_dac|audio_control|Add2~110\);

-- Location: FF_X24_Y45_N26
\adc_dac|audio_control|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~109_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(8));

-- Location: LABCELL_X24_Y45_N27
\adc_dac|audio_control|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~93_sumout\ = SUM(( \adc_dac|audio_control|count\(9) ) + ( GND ) + ( \adc_dac|audio_control|Add2~110\ ))
-- \adc_dac|audio_control|Add2~94\ = CARRY(( \adc_dac|audio_control|count\(9) ) + ( GND ) + ( \adc_dac|audio_control|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_count\(9),
	cin => \adc_dac|audio_control|Add2~110\,
	sumout => \adc_dac|audio_control|Add2~93_sumout\,
	cout => \adc_dac|audio_control|Add2~94\);

-- Location: FF_X24_Y45_N29
\adc_dac|audio_control|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~93_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(9));

-- Location: LABCELL_X24_Y45_N30
\adc_dac|audio_control|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~97_sumout\ = SUM(( \adc_dac|audio_control|count\(10) ) + ( GND ) + ( \adc_dac|audio_control|Add2~94\ ))
-- \adc_dac|audio_control|Add2~98\ = CARRY(( \adc_dac|audio_control|count\(10) ) + ( GND ) + ( \adc_dac|audio_control|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_count\(10),
	cin => \adc_dac|audio_control|Add2~94\,
	sumout => \adc_dac|audio_control|Add2~97_sumout\,
	cout => \adc_dac|audio_control|Add2~98\);

-- Location: FF_X24_Y45_N32
\adc_dac|audio_control|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~97_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(10));

-- Location: LABCELL_X24_Y45_N33
\adc_dac|audio_control|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~21_sumout\ = SUM(( \adc_dac|audio_control|count\(11) ) + ( GND ) + ( \adc_dac|audio_control|Add2~98\ ))
-- \adc_dac|audio_control|Add2~22\ = CARRY(( \adc_dac|audio_control|count\(11) ) + ( GND ) + ( \adc_dac|audio_control|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_count\(11),
	cin => \adc_dac|audio_control|Add2~98\,
	sumout => \adc_dac|audio_control|Add2~21_sumout\,
	cout => \adc_dac|audio_control|Add2~22\);

-- Location: FF_X24_Y45_N35
\adc_dac|audio_control|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(11));

-- Location: LABCELL_X24_Y45_N36
\adc_dac|audio_control|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~25_sumout\ = SUM(( \adc_dac|audio_control|count\(12) ) + ( GND ) + ( \adc_dac|audio_control|Add2~22\ ))
-- \adc_dac|audio_control|Add2~26\ = CARRY(( \adc_dac|audio_control|count\(12) ) + ( GND ) + ( \adc_dac|audio_control|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_count\(12),
	cin => \adc_dac|audio_control|Add2~22\,
	sumout => \adc_dac|audio_control|Add2~25_sumout\,
	cout => \adc_dac|audio_control|Add2~26\);

-- Location: FF_X24_Y45_N38
\adc_dac|audio_control|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(12));

-- Location: LABCELL_X24_Y45_N39
\adc_dac|audio_control|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~29_sumout\ = SUM(( \adc_dac|audio_control|count\(13) ) + ( GND ) + ( \adc_dac|audio_control|Add2~26\ ))
-- \adc_dac|audio_control|Add2~30\ = CARRY(( \adc_dac|audio_control|count\(13) ) + ( GND ) + ( \adc_dac|audio_control|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_count\(13),
	cin => \adc_dac|audio_control|Add2~26\,
	sumout => \adc_dac|audio_control|Add2~29_sumout\,
	cout => \adc_dac|audio_control|Add2~30\);

-- Location: FF_X24_Y45_N41
\adc_dac|audio_control|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(13));

-- Location: LABCELL_X24_Y45_N42
\adc_dac|audio_control|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~33_sumout\ = SUM(( \adc_dac|audio_control|count\(14) ) + ( GND ) + ( \adc_dac|audio_control|Add2~30\ ))
-- \adc_dac|audio_control|Add2~34\ = CARRY(( \adc_dac|audio_control|count\(14) ) + ( GND ) + ( \adc_dac|audio_control|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_count\(14),
	cin => \adc_dac|audio_control|Add2~30\,
	sumout => \adc_dac|audio_control|Add2~33_sumout\,
	cout => \adc_dac|audio_control|Add2~34\);

-- Location: FF_X24_Y45_N44
\adc_dac|audio_control|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(14));

-- Location: LABCELL_X24_Y45_N45
\adc_dac|audio_control|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~65_sumout\ = SUM(( \adc_dac|audio_control|count\(15) ) + ( GND ) + ( \adc_dac|audio_control|Add2~34\ ))
-- \adc_dac|audio_control|Add2~66\ = CARRY(( \adc_dac|audio_control|count\(15) ) + ( GND ) + ( \adc_dac|audio_control|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_count\(15),
	cin => \adc_dac|audio_control|Add2~34\,
	sumout => \adc_dac|audio_control|Add2~65_sumout\,
	cout => \adc_dac|audio_control|Add2~66\);

-- Location: FF_X24_Y45_N47
\adc_dac|audio_control|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~65_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(15));

-- Location: LABCELL_X24_Y45_N48
\adc_dac|audio_control|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~37_sumout\ = SUM(( \adc_dac|audio_control|count\(16) ) + ( GND ) + ( \adc_dac|audio_control|Add2~66\ ))
-- \adc_dac|audio_control|Add2~38\ = CARRY(( \adc_dac|audio_control|count\(16) ) + ( GND ) + ( \adc_dac|audio_control|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_count\(16),
	cin => \adc_dac|audio_control|Add2~66\,
	sumout => \adc_dac|audio_control|Add2~37_sumout\,
	cout => \adc_dac|audio_control|Add2~38\);

-- Location: FF_X24_Y45_N50
\adc_dac|audio_control|count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(16));

-- Location: LABCELL_X24_Y45_N51
\adc_dac|audio_control|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~41_sumout\ = SUM(( \adc_dac|audio_control|count\(17) ) + ( GND ) + ( \adc_dac|audio_control|Add2~38\ ))
-- \adc_dac|audio_control|Add2~42\ = CARRY(( \adc_dac|audio_control|count\(17) ) + ( GND ) + ( \adc_dac|audio_control|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_count\(17),
	cin => \adc_dac|audio_control|Add2~38\,
	sumout => \adc_dac|audio_control|Add2~41_sumout\,
	cout => \adc_dac|audio_control|Add2~42\);

-- Location: FF_X24_Y45_N53
\adc_dac|audio_control|count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(17));

-- Location: LABCELL_X24_Y45_N54
\adc_dac|audio_control|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~69_sumout\ = SUM(( \adc_dac|audio_control|count\(18) ) + ( GND ) + ( \adc_dac|audio_control|Add2~42\ ))
-- \adc_dac|audio_control|Add2~70\ = CARRY(( \adc_dac|audio_control|count\(18) ) + ( GND ) + ( \adc_dac|audio_control|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_count\(18),
	cin => \adc_dac|audio_control|Add2~42\,
	sumout => \adc_dac|audio_control|Add2~69_sumout\,
	cout => \adc_dac|audio_control|Add2~70\);

-- Location: FF_X24_Y45_N56
\adc_dac|audio_control|count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~69_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(18));

-- Location: LABCELL_X24_Y45_N57
\adc_dac|audio_control|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~73_sumout\ = SUM(( \adc_dac|audio_control|count\(19) ) + ( GND ) + ( \adc_dac|audio_control|Add2~70\ ))
-- \adc_dac|audio_control|Add2~74\ = CARRY(( \adc_dac|audio_control|count\(19) ) + ( GND ) + ( \adc_dac|audio_control|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_count\(19),
	cin => \adc_dac|audio_control|Add2~70\,
	sumout => \adc_dac|audio_control|Add2~73_sumout\,
	cout => \adc_dac|audio_control|Add2~74\);

-- Location: FF_X24_Y45_N59
\adc_dac|audio_control|count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~73_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(19));

-- Location: LABCELL_X24_Y44_N0
\adc_dac|audio_control|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~77_sumout\ = SUM(( \adc_dac|audio_control|count\(20) ) + ( GND ) + ( \adc_dac|audio_control|Add2~74\ ))
-- \adc_dac|audio_control|Add2~78\ = CARRY(( \adc_dac|audio_control|count\(20) ) + ( GND ) + ( \adc_dac|audio_control|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_count\(20),
	cin => \adc_dac|audio_control|Add2~74\,
	sumout => \adc_dac|audio_control|Add2~77_sumout\,
	cout => \adc_dac|audio_control|Add2~78\);

-- Location: FF_X24_Y44_N2
\adc_dac|audio_control|count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~77_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(20));

-- Location: LABCELL_X24_Y44_N3
\adc_dac|audio_control|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~45_sumout\ = SUM(( \adc_dac|audio_control|count\(21) ) + ( GND ) + ( \adc_dac|audio_control|Add2~78\ ))
-- \adc_dac|audio_control|Add2~46\ = CARRY(( \adc_dac|audio_control|count\(21) ) + ( GND ) + ( \adc_dac|audio_control|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_count\(21),
	cin => \adc_dac|audio_control|Add2~78\,
	sumout => \adc_dac|audio_control|Add2~45_sumout\,
	cout => \adc_dac|audio_control|Add2~46\);

-- Location: FF_X24_Y44_N5
\adc_dac|audio_control|count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~45_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(21));

-- Location: LABCELL_X24_Y44_N6
\adc_dac|audio_control|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~1_sumout\ = SUM(( \adc_dac|audio_control|count\(22) ) + ( GND ) + ( \adc_dac|audio_control|Add2~46\ ))
-- \adc_dac|audio_control|Add2~2\ = CARRY(( \adc_dac|audio_control|count\(22) ) + ( GND ) + ( \adc_dac|audio_control|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_count\(22),
	cin => \adc_dac|audio_control|Add2~46\,
	sumout => \adc_dac|audio_control|Add2~1_sumout\,
	cout => \adc_dac|audio_control|Add2~2\);

-- Location: FF_X24_Y44_N8
\adc_dac|audio_control|count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(22));

-- Location: LABCELL_X24_Y44_N9
\adc_dac|audio_control|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~5_sumout\ = SUM(( \adc_dac|audio_control|count\(23) ) + ( GND ) + ( \adc_dac|audio_control|Add2~2\ ))
-- \adc_dac|audio_control|Add2~6\ = CARRY(( \adc_dac|audio_control|count\(23) ) + ( GND ) + ( \adc_dac|audio_control|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_count\(23),
	cin => \adc_dac|audio_control|Add2~2\,
	sumout => \adc_dac|audio_control|Add2~5_sumout\,
	cout => \adc_dac|audio_control|Add2~6\);

-- Location: FF_X24_Y44_N11
\adc_dac|audio_control|count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(23));

-- Location: LABCELL_X24_Y44_N12
\adc_dac|audio_control|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~9_sumout\ = SUM(( \adc_dac|audio_control|count\(24) ) + ( GND ) + ( \adc_dac|audio_control|Add2~6\ ))
-- \adc_dac|audio_control|Add2~10\ = CARRY(( \adc_dac|audio_control|count\(24) ) + ( GND ) + ( \adc_dac|audio_control|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_count\(24),
	cin => \adc_dac|audio_control|Add2~6\,
	sumout => \adc_dac|audio_control|Add2~9_sumout\,
	cout => \adc_dac|audio_control|Add2~10\);

-- Location: FF_X24_Y44_N14
\adc_dac|audio_control|count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(24));

-- Location: LABCELL_X24_Y44_N15
\adc_dac|audio_control|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~49_sumout\ = SUM(( \adc_dac|audio_control|count\(25) ) + ( GND ) + ( \adc_dac|audio_control|Add2~10\ ))
-- \adc_dac|audio_control|Add2~50\ = CARRY(( \adc_dac|audio_control|count\(25) ) + ( GND ) + ( \adc_dac|audio_control|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_count\(25),
	cin => \adc_dac|audio_control|Add2~10\,
	sumout => \adc_dac|audio_control|Add2~49_sumout\,
	cout => \adc_dac|audio_control|Add2~50\);

-- Location: FF_X24_Y44_N17
\adc_dac|audio_control|count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~49_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(25));

-- Location: LABCELL_X24_Y44_N18
\adc_dac|audio_control|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~13_sumout\ = SUM(( \adc_dac|audio_control|count\(26) ) + ( GND ) + ( \adc_dac|audio_control|Add2~50\ ))
-- \adc_dac|audio_control|Add2~14\ = CARRY(( \adc_dac|audio_control|count\(26) ) + ( GND ) + ( \adc_dac|audio_control|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_count\(26),
	cin => \adc_dac|audio_control|Add2~50\,
	sumout => \adc_dac|audio_control|Add2~13_sumout\,
	cout => \adc_dac|audio_control|Add2~14\);

-- Location: FF_X24_Y44_N20
\adc_dac|audio_control|count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(26));

-- Location: LABCELL_X24_Y44_N21
\adc_dac|audio_control|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~17_sumout\ = SUM(( \adc_dac|audio_control|count\(27) ) + ( GND ) + ( \adc_dac|audio_control|Add2~14\ ))
-- \adc_dac|audio_control|Add2~18\ = CARRY(( \adc_dac|audio_control|count\(27) ) + ( GND ) + ( \adc_dac|audio_control|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_count\(27),
	cin => \adc_dac|audio_control|Add2~14\,
	sumout => \adc_dac|audio_control|Add2~17_sumout\,
	cout => \adc_dac|audio_control|Add2~18\);

-- Location: FF_X24_Y44_N23
\adc_dac|audio_control|count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(27));

-- Location: LABCELL_X24_Y44_N24
\adc_dac|audio_control|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~53_sumout\ = SUM(( \adc_dac|audio_control|count\(28) ) + ( GND ) + ( \adc_dac|audio_control|Add2~18\ ))
-- \adc_dac|audio_control|Add2~54\ = CARRY(( \adc_dac|audio_control|count\(28) ) + ( GND ) + ( \adc_dac|audio_control|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_count\(28),
	cin => \adc_dac|audio_control|Add2~18\,
	sumout => \adc_dac|audio_control|Add2~53_sumout\,
	cout => \adc_dac|audio_control|Add2~54\);

-- Location: FF_X24_Y44_N26
\adc_dac|audio_control|count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~53_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(28));

-- Location: LABCELL_X24_Y44_N27
\adc_dac|audio_control|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~57_sumout\ = SUM(( \adc_dac|audio_control|count\(29) ) + ( GND ) + ( \adc_dac|audio_control|Add2~54\ ))
-- \adc_dac|audio_control|Add2~58\ = CARRY(( \adc_dac|audio_control|count\(29) ) + ( GND ) + ( \adc_dac|audio_control|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_count\(29),
	cin => \adc_dac|audio_control|Add2~54\,
	sumout => \adc_dac|audio_control|Add2~57_sumout\,
	cout => \adc_dac|audio_control|Add2~58\);

-- Location: FF_X24_Y44_N29
\adc_dac|audio_control|count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~57_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(29));

-- Location: LABCELL_X24_Y44_N30
\adc_dac|audio_control|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~61_sumout\ = SUM(( \adc_dac|audio_control|count\(30) ) + ( GND ) + ( \adc_dac|audio_control|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_count\(30),
	cin => \adc_dac|audio_control|Add2~58\,
	sumout => \adc_dac|audio_control|Add2~61_sumout\);

-- Location: FF_X24_Y44_N32
\adc_dac|audio_control|count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~61_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(30));

-- Location: MLABCELL_X25_Y45_N3
\adc_dac|audio_control|Equal8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal8~4_combout\ = ( \adc_dac|audio_control|count\(8) & ( !\adc_dac|audio_control|count\(4) & ( (\adc_dac|audio_control|count\(7) & (\adc_dac|audio_control|count\(5) & (!\adc_dac|audio_control|count\(9) & 
-- \adc_dac|audio_control|count\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_count\(7),
	datab => \adc_dac|audio_control|ALT_INV_count\(5),
	datac => \adc_dac|audio_control|ALT_INV_count\(9),
	datad => \adc_dac|audio_control|ALT_INV_count\(6),
	datae => \adc_dac|audio_control|ALT_INV_count\(8),
	dataf => \adc_dac|audio_control|ALT_INV_count\(4),
	combout => \adc_dac|audio_control|Equal8~4_combout\);

-- Location: LABCELL_X27_Y45_N0
\adc_dac|audio_control|Equal8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal8~2_combout\ = ( !\adc_dac|audio_control|count\(17) & ( !\adc_dac|audio_control|count\(3) & ( (!\adc_dac|audio_control|count\(1) & (!\adc_dac|audio_control|count\(2) & (!\adc_dac|audio_control|count\(0) & 
-- !\adc_dac|audio_control|count\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_count\(1),
	datab => \adc_dac|audio_control|ALT_INV_count\(2),
	datac => \adc_dac|audio_control|ALT_INV_count\(0),
	datad => \adc_dac|audio_control|ALT_INV_count\(16),
	datae => \adc_dac|audio_control|ALT_INV_count\(17),
	dataf => \adc_dac|audio_control|ALT_INV_count\(3),
	combout => \adc_dac|audio_control|Equal8~2_combout\);

-- Location: LABCELL_X24_Y44_N54
\adc_dac|audio_control|Equal8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal8~0_combout\ = ( !\adc_dac|audio_control|count\(29) & ( !\adc_dac|audio_control|count\(26) & ( (!\adc_dac|audio_control|count\(28) & (!\adc_dac|audio_control|count\(24) & (!\adc_dac|audio_control|count\(27) & 
-- !\adc_dac|audio_control|count\(25)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_count\(28),
	datab => \adc_dac|audio_control|ALT_INV_count\(24),
	datac => \adc_dac|audio_control|ALT_INV_count\(27),
	datad => \adc_dac|audio_control|ALT_INV_count\(25),
	datae => \adc_dac|audio_control|ALT_INV_count\(29),
	dataf => \adc_dac|audio_control|ALT_INV_count\(26),
	combout => \adc_dac|audio_control|Equal8~0_combout\);

-- Location: LABCELL_X27_Y45_N36
\adc_dac|audio_control|Equal8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal8~3_combout\ = ( !\adc_dac|audio_control|count\(13) & ( !\adc_dac|audio_control|count\(11) & ( (!\adc_dac|audio_control|count\(10) & (!\adc_dac|audio_control|count\(14) & (!\adc_dac|audio_control|count\(15) & 
-- !\adc_dac|audio_control|count\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_count\(10),
	datab => \adc_dac|audio_control|ALT_INV_count\(14),
	datac => \adc_dac|audio_control|ALT_INV_count\(15),
	datad => \adc_dac|audio_control|ALT_INV_count\(12),
	datae => \adc_dac|audio_control|ALT_INV_count\(13),
	dataf => \adc_dac|audio_control|ALT_INV_count\(11),
	combout => \adc_dac|audio_control|Equal8~3_combout\);

-- Location: LABCELL_X24_Y44_N48
\adc_dac|audio_control|Equal8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal8~1_combout\ = ( !\adc_dac|audio_control|count\(18) & ( !\adc_dac|audio_control|count\(19) & ( (!\adc_dac|audio_control|count\(21) & (!\adc_dac|audio_control|count\(22) & (!\adc_dac|audio_control|count\(20) & 
-- !\adc_dac|audio_control|count\(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_count\(21),
	datab => \adc_dac|audio_control|ALT_INV_count\(22),
	datac => \adc_dac|audio_control|ALT_INV_count\(20),
	datad => \adc_dac|audio_control|ALT_INV_count\(23),
	datae => \adc_dac|audio_control|ALT_INV_count\(18),
	dataf => \adc_dac|audio_control|ALT_INV_count\(19),
	combout => \adc_dac|audio_control|Equal8~1_combout\);

-- Location: LABCELL_X27_Y45_N12
\adc_dac|audio_control|Equal8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal8~5_combout\ = ( \adc_dac|audio_control|Equal8~3_combout\ & ( \adc_dac|audio_control|Equal8~1_combout\ & ( (!\adc_dac|audio_control|count\(30) & (\adc_dac|audio_control|Equal8~4_combout\ & 
-- (\adc_dac|audio_control|Equal8~2_combout\ & \adc_dac|audio_control|Equal8~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_count\(30),
	datab => \adc_dac|audio_control|ALT_INV_Equal8~4_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal8~2_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Equal8~0_combout\,
	datae => \adc_dac|audio_control|ALT_INV_Equal8~3_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal8~1_combout\,
	combout => \adc_dac|audio_control|Equal8~5_combout\);

-- Location: LABCELL_X23_Y44_N30
\adc_dac|audio_control|count~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|count~0_combout\ = ( !\adc_dac|audio_control|Equal8~5_combout\ & ( \adc_dac|audio_control|Add2~81_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_Add2~81_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal8~5_combout\,
	combout => \adc_dac|audio_control|count~0_combout\);

-- Location: FF_X23_Y44_N31
\adc_dac|audio_control|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|count~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(0));

-- Location: LABCELL_X24_Y45_N3
\adc_dac|audio_control|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~85_sumout\ = SUM(( \adc_dac|audio_control|count\(1) ) + ( GND ) + ( \adc_dac|audio_control|Add2~82\ ))
-- \adc_dac|audio_control|Add2~86\ = CARRY(( \adc_dac|audio_control|count\(1) ) + ( GND ) + ( \adc_dac|audio_control|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_count\(1),
	cin => \adc_dac|audio_control|Add2~82\,
	sumout => \adc_dac|audio_control|Add2~85_sumout\,
	cout => \adc_dac|audio_control|Add2~86\);

-- Location: FF_X24_Y45_N5
\adc_dac|audio_control|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~85_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(1));

-- Location: LABCELL_X24_Y45_N6
\adc_dac|audio_control|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add2~89_sumout\ = SUM(( \adc_dac|audio_control|count\(2) ) + ( GND ) + ( \adc_dac|audio_control|Add2~86\ ))
-- \adc_dac|audio_control|Add2~90\ = CARRY(( \adc_dac|audio_control|count\(2) ) + ( GND ) + ( \adc_dac|audio_control|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_count\(2),
	cin => \adc_dac|audio_control|Add2~86\,
	sumout => \adc_dac|audio_control|Add2~89_sumout\,
	cout => \adc_dac|audio_control|Add2~90\);

-- Location: FF_X24_Y45_N8
\adc_dac|audio_control|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|Add2~89_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|count\(2));

-- Location: LABCELL_X24_Y43_N45
\adc_dac|audio_control|Equal12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal12~0_combout\ = ( !\adc_dac|audio_control|Add2~105_sumout\ & ( (!\adc_dac|audio_control|Add2~117_sumout\ & \adc_dac|audio_control|Add2~121_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Add2~117_sumout\,
	datab => \adc_dac|audio_control|ALT_INV_Add2~121_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~105_sumout\,
	combout => \adc_dac|audio_control|Equal12~0_combout\);

-- Location: LABCELL_X23_Y43_N0
\adc_dac|audio_control|Equal9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal9~0_combout\ = ( !\adc_dac|audio_control|Add2~41_sumout\ & ( !\adc_dac|audio_control|Add2~25_sumout\ & ( (!\adc_dac|audio_control|Add2~29_sumout\ & (!\adc_dac|audio_control|Add2~37_sumout\ & 
-- (!\adc_dac|audio_control|Add2~21_sumout\ & !\adc_dac|audio_control|Add2~33_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Add2~29_sumout\,
	datab => \adc_dac|audio_control|ALT_INV_Add2~37_sumout\,
	datac => \adc_dac|audio_control|ALT_INV_Add2~21_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~33_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Add2~41_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~25_sumout\,
	combout => \adc_dac|audio_control|Equal9~0_combout\);

-- Location: LABCELL_X24_Y44_N45
\adc_dac|audio_control|Equal9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal9~1_combout\ = ( !\adc_dac|audio_control|Add2~17_sumout\ & ( \adc_dac|audio_control|Equal9~0_combout\ & ( (!\adc_dac|audio_control|Add2~9_sumout\ & (!\adc_dac|audio_control|Add2~5_sumout\ & 
-- (!\adc_dac|audio_control|Add2~1_sumout\ & !\adc_dac|audio_control|Add2~13_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Add2~9_sumout\,
	datab => \adc_dac|audio_control|ALT_INV_Add2~5_sumout\,
	datac => \adc_dac|audio_control|ALT_INV_Add2~1_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~13_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Add2~17_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal9~0_combout\,
	combout => \adc_dac|audio_control|Equal9~1_combout\);

-- Location: LABCELL_X24_Y43_N36
\adc_dac|audio_control|Equal13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal13~0_combout\ = ( !\adc_dac|audio_control|Add2~101_sumout\ & ( (\adc_dac|audio_control|Add2~113_sumout\ & !\adc_dac|audio_control|Add2~109_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_Add2~113_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~109_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~101_sumout\,
	combout => \adc_dac|audio_control|Equal13~0_combout\);

-- Location: LABCELL_X24_Y43_N42
\adc_dac|audio_control|Equal13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal13~1_combout\ = ( \adc_dac|audio_control|Add2~105_sumout\ & ( (\adc_dac|audio_control|Add2~117_sumout\ & !\adc_dac|audio_control|Add2~121_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Add2~117_sumout\,
	datab => \adc_dac|audio_control|ALT_INV_Add2~121_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~105_sumout\,
	combout => \adc_dac|audio_control|Equal13~1_combout\);

-- Location: LABCELL_X23_Y44_N36
\adc_dac|audio_control|Equal9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal9~2_combout\ = ( !\adc_dac|audio_control|Add2~97_sumout\ & ( !\adc_dac|audio_control|Add2~85_sumout\ & ( (!\adc_dac|audio_control|Add2~93_sumout\ & (!\adc_dac|audio_control|Add2~89_sumout\ & 
-- ((!\adc_dac|audio_control|Add2~81_sumout\) # (\adc_dac|audio_control|Equal8~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal8~5_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Add2~93_sumout\,
	datac => \adc_dac|audio_control|ALT_INV_Add2~89_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~81_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Add2~97_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~85_sumout\,
	combout => \adc_dac|audio_control|Equal9~2_combout\);

-- Location: LABCELL_X23_Y44_N42
\adc_dac|audio_control|Equal9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal9~3_combout\ = ( !\adc_dac|audio_control|Add2~65_sumout\ & ( (\adc_dac|audio_control|Equal9~2_combout\ & (!\adc_dac|audio_control|Add2~77_sumout\ & (!\adc_dac|audio_control|Add2~69_sumout\ & 
-- !\adc_dac|audio_control|Add2~73_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal9~2_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Add2~77_sumout\,
	datac => \adc_dac|audio_control|ALT_INV_Add2~69_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~73_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~65_sumout\,
	combout => \adc_dac|audio_control|Equal9~3_combout\);

-- Location: LABCELL_X23_Y44_N48
\adc_dac|audio_control|Equal9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal9~4_combout\ = ( !\adc_dac|audio_control|Add2~57_sumout\ & ( \adc_dac|audio_control|Equal9~3_combout\ & ( (!\adc_dac|audio_control|Add2~49_sumout\ & (!\adc_dac|audio_control|Add2~61_sumout\ & 
-- (!\adc_dac|audio_control|Add2~45_sumout\ & !\adc_dac|audio_control|Add2~53_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Add2~49_sumout\,
	datab => \adc_dac|audio_control|ALT_INV_Add2~61_sumout\,
	datac => \adc_dac|audio_control|ALT_INV_Add2~45_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~53_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Add2~57_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal9~3_combout\,
	combout => \adc_dac|audio_control|Equal9~4_combout\);

-- Location: LABCELL_X24_Y43_N48
\adc_dac|audio_control|Selector47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector47~0_combout\ = ( \adc_dac|audio_control|Equal9~4_combout\ & ( (\adc_dac|audio_control|Equal9~1_combout\ & (\adc_dac|audio_control|Equal13~0_combout\ & ((\adc_dac|audio_control|Equal13~1_combout\) # 
-- (\adc_dac|audio_control|Equal12~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000110000000100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal12~0_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal9~1_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal13~0_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Equal13~1_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal9~4_combout\,
	combout => \adc_dac|audio_control|Selector47~0_combout\);

-- Location: LABCELL_X24_Y43_N57
\adc_dac|audio_control|Equal15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal15~0_combout\ = ( !\adc_dac|audio_control|Add2~105_sumout\ & ( (\adc_dac|audio_control|Add2~101_sumout\ & \adc_dac|audio_control|Add2~109_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_Add2~101_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~109_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~105_sumout\,
	combout => \adc_dac|audio_control|Equal15~0_combout\);

-- Location: LABCELL_X24_Y43_N12
\adc_dac|audio_control|WideNor1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|WideNor1~1_combout\ = ( \adc_dac|audio_control|Add2~113_sumout\ & ( \adc_dac|audio_control|Add2~117_sumout\ & ( (\adc_dac|audio_control|Equal15~0_combout\ & (\adc_dac|audio_control|Equal9~1_combout\ & 
-- (\adc_dac|audio_control|Equal9~4_combout\ & \adc_dac|audio_control|Add2~121_sumout\))) ) ) ) # ( \adc_dac|audio_control|Add2~113_sumout\ & ( !\adc_dac|audio_control|Add2~117_sumout\ & ( (\adc_dac|audio_control|Equal15~0_combout\ & 
-- (\adc_dac|audio_control|Equal9~1_combout\ & (\adc_dac|audio_control|Equal9~4_combout\ & !\adc_dac|audio_control|Add2~121_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal15~0_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal9~1_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal9~4_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~121_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Add2~113_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~117_sumout\,
	combout => \adc_dac|audio_control|WideNor1~1_combout\);

-- Location: LABCELL_X23_Y43_N42
\adc_dac|audio_control|Equal9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal9~6_combout\ = ( !\adc_dac|audio_control|Add2~109_sumout\ & ( (!\adc_dac|audio_control|Add2~101_sumout\ & !\adc_dac|audio_control|Add2~105_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000000000000000000011001100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_Add2~101_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~105_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Add2~109_sumout\,
	combout => \adc_dac|audio_control|Equal9~6_combout\);

-- Location: LABCELL_X24_Y43_N30
\adc_dac|audio_control|Equal9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal9~5_combout\ = ( !\adc_dac|audio_control|Add2~113_sumout\ & ( (\adc_dac|audio_control|Add2~117_sumout\ & \adc_dac|audio_control|Add2~121_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Add2~117_sumout\,
	datab => \adc_dac|audio_control|ALT_INV_Add2~121_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~113_sumout\,
	combout => \adc_dac|audio_control|Equal9~5_combout\);

-- Location: LABCELL_X23_Y43_N39
\adc_dac|audio_control|Equal16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal16~0_combout\ = ( \adc_dac|audio_control|Add2~105_sumout\ & ( (!\adc_dac|audio_control|Add2~101_sumout\ & \adc_dac|audio_control|Add2~109_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_Add2~101_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~109_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~105_sumout\,
	combout => \adc_dac|audio_control|Equal16~0_combout\);

-- Location: LABCELL_X23_Y43_N36
\adc_dac|audio_control|Selector41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector41~0_combout\ = ( \adc_dac|audio_control|Equal16~0_combout\ & ( (\adc_dac|audio_control|Equal9~4_combout\ & (\adc_dac|audio_control|Equal9~1_combout\ & \adc_dac|audio_control|Equal9~5_combout\)) ) ) # ( 
-- !\adc_dac|audio_control|Equal16~0_combout\ & ( (\adc_dac|audio_control|Equal9~4_combout\ & (\adc_dac|audio_control|Equal9~6_combout\ & (\adc_dac|audio_control|Equal9~1_combout\ & \adc_dac|audio_control|Equal9~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal9~4_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal9~6_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal9~1_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Equal9~5_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal16~0_combout\,
	combout => \adc_dac|audio_control|Selector41~0_combout\);

-- Location: LABCELL_X23_Y44_N33
\adc_dac|audio_control|Equal9~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal9~8_combout\ = ( !\adc_dac|audio_control|Add2~85_sumout\ & ( !\adc_dac|audio_control|Add2~89_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Add2~89_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~85_sumout\,
	combout => \adc_dac|audio_control|Equal9~8_combout\);

-- Location: LABCELL_X23_Y44_N24
\adc_dac|audio_control|Equal9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal9~9_combout\ = ( !\adc_dac|audio_control|Add2~97_sumout\ & ( \adc_dac|audio_control|Equal8~5_combout\ & ( (!\adc_dac|audio_control|Add2~65_sumout\ & (!\adc_dac|audio_control|Add2~93_sumout\ & 
-- \adc_dac|audio_control|Equal9~8_combout\)) ) ) ) # ( !\adc_dac|audio_control|Add2~97_sumout\ & ( !\adc_dac|audio_control|Equal8~5_combout\ & ( (!\adc_dac|audio_control|Add2~65_sumout\ & (!\adc_dac|audio_control|Add2~93_sumout\ & 
-- (\adc_dac|audio_control|Equal9~8_combout\ & !\adc_dac|audio_control|Add2~81_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000001000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Add2~65_sumout\,
	datab => \adc_dac|audio_control|ALT_INV_Add2~93_sumout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal9~8_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~81_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Add2~97_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal8~5_combout\,
	combout => \adc_dac|audio_control|Equal9~9_combout\);

-- Location: LABCELL_X23_Y44_N0
\adc_dac|audio_control|Equal9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal9~10_combout\ = ( !\adc_dac|audio_control|Add2~73_sumout\ & ( !\adc_dac|audio_control|Add2~69_sumout\ & ( (!\adc_dac|audio_control|Add2~49_sumout\ & (!\adc_dac|audio_control|Add2~77_sumout\ & 
-- (!\adc_dac|audio_control|Add2~45_sumout\ & \adc_dac|audio_control|Equal9~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Add2~49_sumout\,
	datab => \adc_dac|audio_control|ALT_INV_Add2~77_sumout\,
	datac => \adc_dac|audio_control|ALT_INV_Add2~45_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Equal9~9_combout\,
	datae => \adc_dac|audio_control|ALT_INV_Add2~73_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~69_sumout\,
	combout => \adc_dac|audio_control|Equal9~10_combout\);

-- Location: LABCELL_X23_Y44_N45
\adc_dac|audio_control|Equal9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal9~7_combout\ = ( !\adc_dac|audio_control|Add2~53_sumout\ & ( !\adc_dac|audio_control|Add2~57_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \adc_dac|audio_control|ALT_INV_Add2~57_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~53_sumout\,
	combout => \adc_dac|audio_control|Equal9~7_combout\);

-- Location: LABCELL_X24_Y43_N51
\adc_dac|audio_control|Equal15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal15~1_combout\ = ( !\adc_dac|audio_control|Add2~113_sumout\ & ( (!\adc_dac|audio_control|Add2~121_sumout\ & \adc_dac|audio_control|Add2~117_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_Add2~121_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~117_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~113_sumout\,
	combout => \adc_dac|audio_control|Equal15~1_combout\);

-- Location: LABCELL_X24_Y43_N3
\adc_dac|audio_control|Equal15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal15~2_combout\ = ( \adc_dac|audio_control|Equal15~0_combout\ & ( \adc_dac|audio_control|Equal15~1_combout\ & ( (\adc_dac|audio_control|Equal9~10_combout\ & (\adc_dac|audio_control|Equal9~1_combout\ & 
-- (!\adc_dac|audio_control|Add2~61_sumout\ & \adc_dac|audio_control|Equal9~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal9~10_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal9~1_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Add2~61_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Equal9~7_combout\,
	datae => \adc_dac|audio_control|ALT_INV_Equal15~0_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal15~1_combout\,
	combout => \adc_dac|audio_control|Equal15~2_combout\);

-- Location: LABCELL_X24_Y43_N9
\adc_dac|audio_control|Equal14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal14~0_combout\ = ( \adc_dac|audio_control|Add2~113_sumout\ & ( (\adc_dac|audio_control|Add2~121_sumout\ & !\adc_dac|audio_control|Add2~117_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_Add2~121_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~117_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~113_sumout\,
	combout => \adc_dac|audio_control|Equal14~0_combout\);

-- Location: LABCELL_X24_Y43_N33
\adc_dac|audio_control|Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal10~0_combout\ = ( !\adc_dac|audio_control|Add2~113_sumout\ & ( (!\adc_dac|audio_control|Add2~117_sumout\ & !\adc_dac|audio_control|Add2~121_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Add2~117_sumout\,
	datab => \adc_dac|audio_control|ALT_INV_Add2~121_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~113_sumout\,
	combout => \adc_dac|audio_control|Equal10~0_combout\);

-- Location: LABCELL_X24_Y43_N39
\adc_dac|audio_control|Equal16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal16~1_combout\ = ( \adc_dac|audio_control|Equal10~0_combout\ & ( \adc_dac|audio_control|Equal16~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal16~0_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal10~0_combout\,
	combout => \adc_dac|audio_control|Equal16~1_combout\);

-- Location: LABCELL_X27_Y45_N48
\adc_dac|audio_control|Equal11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal11~0_combout\ = ( \adc_dac|audio_control|Add2~105_sumout\ & ( !\adc_dac|audio_control|Add2~109_sumout\ & ( \adc_dac|audio_control|Add2~101_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_Add2~101_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Add2~105_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~109_sumout\,
	combout => \adc_dac|audio_control|Equal11~0_combout\);

-- Location: LABCELL_X24_Y43_N6
\adc_dac|audio_control|WideNor1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|WideNor1~0_combout\ = ( \adc_dac|audio_control|Equal11~0_combout\ & ( (\adc_dac|audio_control|Equal9~4_combout\ & (\adc_dac|audio_control|Equal9~1_combout\ & ((\adc_dac|audio_control|Equal16~1_combout\) # 
-- (\adc_dac|audio_control|Equal14~0_combout\)))) ) ) # ( !\adc_dac|audio_control|Equal11~0_combout\ & ( (\adc_dac|audio_control|Equal9~4_combout\ & (\adc_dac|audio_control|Equal16~1_combout\ & \adc_dac|audio_control|Equal9~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000101010000000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal9~4_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal14~0_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal16~1_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Equal9~1_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal11~0_combout\,
	combout => \adc_dac|audio_control|WideNor1~0_combout\);

-- Location: LABCELL_X27_Y44_N21
\adc_dac|audio_control|Selector49~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector49~0_combout\ = ( \adc_dac|audio_control|Equal9~5_combout\ & ( \adc_dac|audio_control|Equal9~1_combout\ & ( (\adc_dac|audio_control|Equal9~4_combout\ & \adc_dac|audio_control|Equal11~0_combout\) ) ) ) # ( 
-- !\adc_dac|audio_control|Equal9~5_combout\ & ( \adc_dac|audio_control|Equal9~1_combout\ & ( (\adc_dac|audio_control|Equal9~4_combout\ & (\adc_dac|audio_control|Equal11~0_combout\ & \adc_dac|audio_control|Equal10~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal9~4_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal11~0_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal10~0_combout\,
	datae => \adc_dac|audio_control|ALT_INV_Equal9~5_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal9~1_combout\,
	combout => \adc_dac|audio_control|Selector49~0_combout\);

-- Location: MLABCELL_X25_Y44_N48
\adc_dac|audio_control|WideNor1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|WideNor1~combout\ = ( \adc_dac|audio_control|WideNor1~0_combout\ & ( \adc_dac|audio_control|Selector49~0_combout\ ) ) # ( !\adc_dac|audio_control|WideNor1~0_combout\ & ( \adc_dac|audio_control|Selector49~0_combout\ ) ) # ( 
-- \adc_dac|audio_control|WideNor1~0_combout\ & ( !\adc_dac|audio_control|Selector49~0_combout\ ) ) # ( !\adc_dac|audio_control|WideNor1~0_combout\ & ( !\adc_dac|audio_control|Selector49~0_combout\ & ( (((\adc_dac|audio_control|Equal15~2_combout\) # 
-- (\adc_dac|audio_control|Selector41~0_combout\)) # (\adc_dac|audio_control|WideNor1~1_combout\)) # (\adc_dac|audio_control|Selector47~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Selector47~0_combout\,
	datab => \adc_dac|audio_control|ALT_INV_WideNor1~1_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Selector41~0_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Equal15~2_combout\,
	datae => \adc_dac|audio_control|ALT_INV_WideNor1~0_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Selector49~0_combout\,
	combout => \adc_dac|audio_control|WideNor1~combout\);

-- Location: FF_X25_Y44_N49
\adc_dac|audio_control|valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|WideNor1~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|valid~q\);

-- Location: LABCELL_X27_Y44_N54
\adc_dac|audio_control|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector2~0_combout\ = (!\adc_dac|audio_control|state.stop~q\ & ((\adc_dac|audio_control|valid~q\) # (\adc_dac|audio_control|state.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110001001100010011000100110001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_state.idle~q\,
	datab => \adc_dac|audio_control|ALT_INV_state.stop~q\,
	datac => \adc_dac|audio_control|ALT_INV_valid~q\,
	combout => \adc_dac|audio_control|Selector2~0_combout\);

-- Location: FF_X27_Y44_N38
\adc_dac|audio_control|state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	asdata => \adc_dac|audio_control|Selector2~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|state.idle~q\);

-- Location: LABCELL_X27_Y44_N39
\adc_dac|audio_control|state~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|state~11_combout\ = ( \adc_dac|audio_control|valid~q\ & ( !\adc_dac|audio_control|state.idle~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \adc_dac|audio_control|ALT_INV_state.idle~q\,
	dataf => \adc_dac|audio_control|ALT_INV_valid~q\,
	combout => \adc_dac|audio_control|state~11_combout\);

-- Location: FF_X28_Y44_N41
\adc_dac|audio_control|state.start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	asdata => \adc_dac|audio_control|state~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|state.start~q\);

-- Location: MLABCELL_X28_Y45_N12
\adc_dac|audio_control|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~5_sumout\ = SUM(( \adc_dac|audio_control|index\(4) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~2\ ))
-- \adc_dac|audio_control|Add1~6\ = CARRY(( \adc_dac|audio_control|index\(4) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_index\(4),
	cin => \adc_dac|audio_control|Add1~2\,
	sumout => \adc_dac|audio_control|Add1~5_sumout\,
	cout => \adc_dac|audio_control|Add1~6\);

-- Location: MLABCELL_X28_Y45_N15
\adc_dac|audio_control|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~93_sumout\ = SUM(( \adc_dac|audio_control|index\(5) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~6\ ))
-- \adc_dac|audio_control|Add1~94\ = CARRY(( \adc_dac|audio_control|index\(5) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_index\(5),
	cin => \adc_dac|audio_control|Add1~6\,
	sumout => \adc_dac|audio_control|Add1~93_sumout\,
	cout => \adc_dac|audio_control|Add1~94\);

-- Location: LABCELL_X33_Y52_N12
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X28_Y45_N16
\adc_dac|audio_control|index[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~93_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(5));

-- Location: MLABCELL_X28_Y45_N18
\adc_dac|audio_control|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~97_sumout\ = SUM(( \adc_dac|audio_control|index\(6) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~94\ ))
-- \adc_dac|audio_control|Add1~98\ = CARRY(( \adc_dac|audio_control|index\(6) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_index\(6),
	cin => \adc_dac|audio_control|Add1~94\,
	sumout => \adc_dac|audio_control|Add1~97_sumout\,
	cout => \adc_dac|audio_control|Add1~98\);

-- Location: FF_X28_Y45_N20
\adc_dac|audio_control|index[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~97_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(6));

-- Location: MLABCELL_X28_Y45_N21
\adc_dac|audio_control|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~101_sumout\ = SUM(( \adc_dac|audio_control|index\(7) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~98\ ))
-- \adc_dac|audio_control|Add1~102\ = CARRY(( \adc_dac|audio_control|index\(7) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(7),
	cin => \adc_dac|audio_control|Add1~98\,
	sumout => \adc_dac|audio_control|Add1~101_sumout\,
	cout => \adc_dac|audio_control|Add1~102\);

-- Location: FF_X28_Y45_N23
\adc_dac|audio_control|index[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~101_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(7));

-- Location: MLABCELL_X28_Y45_N24
\adc_dac|audio_control|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~105_sumout\ = SUM(( \adc_dac|audio_control|index\(8) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~102\ ))
-- \adc_dac|audio_control|Add1~106\ = CARRY(( \adc_dac|audio_control|index\(8) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_index\(8),
	cin => \adc_dac|audio_control|Add1~102\,
	sumout => \adc_dac|audio_control|Add1~105_sumout\,
	cout => \adc_dac|audio_control|Add1~106\);

-- Location: FF_X28_Y45_N25
\adc_dac|audio_control|index[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~105_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(8));

-- Location: MLABCELL_X28_Y45_N27
\adc_dac|audio_control|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~109_sumout\ = SUM(( \adc_dac|audio_control|index\(9) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~106\ ))
-- \adc_dac|audio_control|Add1~110\ = CARRY(( \adc_dac|audio_control|index\(9) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_index\(9),
	cin => \adc_dac|audio_control|Add1~106\,
	sumout => \adc_dac|audio_control|Add1~109_sumout\,
	cout => \adc_dac|audio_control|Add1~110\);

-- Location: FF_X28_Y45_N28
\adc_dac|audio_control|index[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~109_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(9));

-- Location: MLABCELL_X28_Y45_N30
\adc_dac|audio_control|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~113_sumout\ = SUM(( \adc_dac|audio_control|index\(10) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~110\ ))
-- \adc_dac|audio_control|Add1~114\ = CARRY(( \adc_dac|audio_control|index\(10) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_index\(10),
	cin => \adc_dac|audio_control|Add1~110\,
	sumout => \adc_dac|audio_control|Add1~113_sumout\,
	cout => \adc_dac|audio_control|Add1~114\);

-- Location: FF_X28_Y45_N31
\adc_dac|audio_control|index[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~113_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(10));

-- Location: MLABCELL_X28_Y45_N33
\adc_dac|audio_control|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~117_sumout\ = SUM(( \adc_dac|audio_control|index\(11) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~114\ ))
-- \adc_dac|audio_control|Add1~118\ = CARRY(( \adc_dac|audio_control|index\(11) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(11),
	cin => \adc_dac|audio_control|Add1~114\,
	sumout => \adc_dac|audio_control|Add1~117_sumout\,
	cout => \adc_dac|audio_control|Add1~118\);

-- Location: FF_X28_Y45_N35
\adc_dac|audio_control|index[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~117_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(11));

-- Location: MLABCELL_X28_Y45_N36
\adc_dac|audio_control|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~121_sumout\ = SUM(( \adc_dac|audio_control|index\(12) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~118\ ))
-- \adc_dac|audio_control|Add1~122\ = CARRY(( \adc_dac|audio_control|index\(12) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_index\(12),
	cin => \adc_dac|audio_control|Add1~118\,
	sumout => \adc_dac|audio_control|Add1~121_sumout\,
	cout => \adc_dac|audio_control|Add1~122\);

-- Location: FF_X28_Y45_N38
\adc_dac|audio_control|index[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~121_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(12));

-- Location: MLABCELL_X28_Y45_N39
\adc_dac|audio_control|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~21_sumout\ = SUM(( \adc_dac|audio_control|index\(13) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~122\ ))
-- \adc_dac|audio_control|Add1~22\ = CARRY(( \adc_dac|audio_control|index\(13) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_index\(13),
	cin => \adc_dac|audio_control|Add1~122\,
	sumout => \adc_dac|audio_control|Add1~21_sumout\,
	cout => \adc_dac|audio_control|Add1~22\);

-- Location: FF_X28_Y45_N40
\adc_dac|audio_control|index[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~21_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(13));

-- Location: MLABCELL_X28_Y45_N42
\adc_dac|audio_control|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~69_sumout\ = SUM(( \adc_dac|audio_control|index\(14) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~22\ ))
-- \adc_dac|audio_control|Add1~70\ = CARRY(( \adc_dac|audio_control|index\(14) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_index\(14),
	cin => \adc_dac|audio_control|Add1~22\,
	sumout => \adc_dac|audio_control|Add1~69_sumout\,
	cout => \adc_dac|audio_control|Add1~70\);

-- Location: FF_X28_Y45_N43
\adc_dac|audio_control|index[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~69_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(14));

-- Location: MLABCELL_X28_Y45_N45
\adc_dac|audio_control|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~73_sumout\ = SUM(( \adc_dac|audio_control|index\(15) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~70\ ))
-- \adc_dac|audio_control|Add1~74\ = CARRY(( \adc_dac|audio_control|index\(15) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_index\(15),
	cin => \adc_dac|audio_control|Add1~70\,
	sumout => \adc_dac|audio_control|Add1~73_sumout\,
	cout => \adc_dac|audio_control|Add1~74\);

-- Location: FF_X28_Y45_N47
\adc_dac|audio_control|index[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~73_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(15));

-- Location: MLABCELL_X28_Y45_N48
\adc_dac|audio_control|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~77_sumout\ = SUM(( \adc_dac|audio_control|index\(16) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~74\ ))
-- \adc_dac|audio_control|Add1~78\ = CARRY(( \adc_dac|audio_control|index\(16) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_index\(16),
	cin => \adc_dac|audio_control|Add1~74\,
	sumout => \adc_dac|audio_control|Add1~77_sumout\,
	cout => \adc_dac|audio_control|Add1~78\);

-- Location: FF_X28_Y45_N50
\adc_dac|audio_control|index[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~77_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(16));

-- Location: MLABCELL_X28_Y45_N51
\adc_dac|audio_control|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~81_sumout\ = SUM(( \adc_dac|audio_control|index\(17) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~78\ ))
-- \adc_dac|audio_control|Add1~82\ = CARRY(( \adc_dac|audio_control|index\(17) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_index\(17),
	cin => \adc_dac|audio_control|Add1~78\,
	sumout => \adc_dac|audio_control|Add1~81_sumout\,
	cout => \adc_dac|audio_control|Add1~82\);

-- Location: FF_X28_Y45_N52
\adc_dac|audio_control|index[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~81_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(17));

-- Location: MLABCELL_X28_Y45_N54
\adc_dac|audio_control|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~85_sumout\ = SUM(( \adc_dac|audio_control|index\(18) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~82\ ))
-- \adc_dac|audio_control|Add1~86\ = CARRY(( \adc_dac|audio_control|index\(18) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_index\(18),
	cin => \adc_dac|audio_control|Add1~82\,
	sumout => \adc_dac|audio_control|Add1~85_sumout\,
	cout => \adc_dac|audio_control|Add1~86\);

-- Location: FF_X28_Y45_N55
\adc_dac|audio_control|index[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~85_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(18));

-- Location: MLABCELL_X28_Y45_N57
\adc_dac|audio_control|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~89_sumout\ = SUM(( \adc_dac|audio_control|index\(19) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~86\ ))
-- \adc_dac|audio_control|Add1~90\ = CARRY(( \adc_dac|audio_control|index\(19) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(19),
	cin => \adc_dac|audio_control|Add1~86\,
	sumout => \adc_dac|audio_control|Add1~89_sumout\,
	cout => \adc_dac|audio_control|Add1~90\);

-- Location: FF_X28_Y45_N58
\adc_dac|audio_control|index[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~89_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(19));

-- Location: MLABCELL_X28_Y44_N0
\adc_dac|audio_control|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~45_sumout\ = SUM(( \adc_dac|audio_control|index\(20) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~90\ ))
-- \adc_dac|audio_control|Add1~46\ = CARRY(( \adc_dac|audio_control|index\(20) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_index\(20),
	cin => \adc_dac|audio_control|Add1~90\,
	sumout => \adc_dac|audio_control|Add1~45_sumout\,
	cout => \adc_dac|audio_control|Add1~46\);

-- Location: FF_X28_Y44_N2
\adc_dac|audio_control|index[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~45_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(20));

-- Location: MLABCELL_X28_Y44_N3
\adc_dac|audio_control|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~49_sumout\ = SUM(( \adc_dac|audio_control|index\(21) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~46\ ))
-- \adc_dac|audio_control|Add1~50\ = CARRY(( \adc_dac|audio_control|index\(21) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(21),
	cin => \adc_dac|audio_control|Add1~46\,
	sumout => \adc_dac|audio_control|Add1~49_sumout\,
	cout => \adc_dac|audio_control|Add1~50\);

-- Location: FF_X28_Y44_N5
\adc_dac|audio_control|index[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~49_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(21));

-- Location: MLABCELL_X28_Y44_N6
\adc_dac|audio_control|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~53_sumout\ = SUM(( \adc_dac|audio_control|index[22]~DUPLICATE_q\ ) + ( VCC ) + ( \adc_dac|audio_control|Add1~50\ ))
-- \adc_dac|audio_control|Add1~54\ = CARRY(( \adc_dac|audio_control|index[22]~DUPLICATE_q\ ) + ( VCC ) + ( \adc_dac|audio_control|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_index[22]~DUPLICATE_q\,
	cin => \adc_dac|audio_control|Add1~50\,
	sumout => \adc_dac|audio_control|Add1~53_sumout\,
	cout => \adc_dac|audio_control|Add1~54\);

-- Location: FF_X28_Y44_N8
\adc_dac|audio_control|index[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~53_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index[22]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y44_N9
\adc_dac|audio_control|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~57_sumout\ = SUM(( \adc_dac|audio_control|index\(23) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~54\ ))
-- \adc_dac|audio_control|Add1~58\ = CARRY(( \adc_dac|audio_control|index\(23) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_index\(23),
	cin => \adc_dac|audio_control|Add1~54\,
	sumout => \adc_dac|audio_control|Add1~57_sumout\,
	cout => \adc_dac|audio_control|Add1~58\);

-- Location: FF_X28_Y44_N11
\adc_dac|audio_control|index[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~57_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(23));

-- Location: MLABCELL_X28_Y44_N12
\adc_dac|audio_control|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~61_sumout\ = SUM(( \adc_dac|audio_control|index\(24) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~58\ ))
-- \adc_dac|audio_control|Add1~62\ = CARRY(( \adc_dac|audio_control|index\(24) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_index\(24),
	cin => \adc_dac|audio_control|Add1~58\,
	sumout => \adc_dac|audio_control|Add1~61_sumout\,
	cout => \adc_dac|audio_control|Add1~62\);

-- Location: FF_X28_Y44_N14
\adc_dac|audio_control|index[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~61_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(24));

-- Location: MLABCELL_X28_Y44_N15
\adc_dac|audio_control|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~65_sumout\ = SUM(( \adc_dac|audio_control|index\(25) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~62\ ))
-- \adc_dac|audio_control|Add1~66\ = CARRY(( \adc_dac|audio_control|index\(25) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_index\(25),
	cin => \adc_dac|audio_control|Add1~62\,
	sumout => \adc_dac|audio_control|Add1~65_sumout\,
	cout => \adc_dac|audio_control|Add1~66\);

-- Location: FF_X28_Y44_N17
\adc_dac|audio_control|index[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~65_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(25));

-- Location: MLABCELL_X28_Y44_N18
\adc_dac|audio_control|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~25_sumout\ = SUM(( \adc_dac|audio_control|index\(26) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~66\ ))
-- \adc_dac|audio_control|Add1~26\ = CARRY(( \adc_dac|audio_control|index\(26) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_index\(26),
	cin => \adc_dac|audio_control|Add1~66\,
	sumout => \adc_dac|audio_control|Add1~25_sumout\,
	cout => \adc_dac|audio_control|Add1~26\);

-- Location: FF_X28_Y44_N20
\adc_dac|audio_control|index[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~25_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(26));

-- Location: MLABCELL_X28_Y44_N21
\adc_dac|audio_control|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~29_sumout\ = SUM(( \adc_dac|audio_control|index\(27) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~26\ ))
-- \adc_dac|audio_control|Add1~30\ = CARRY(( \adc_dac|audio_control|index\(27) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(27),
	cin => \adc_dac|audio_control|Add1~26\,
	sumout => \adc_dac|audio_control|Add1~29_sumout\,
	cout => \adc_dac|audio_control|Add1~30\);

-- Location: FF_X28_Y44_N23
\adc_dac|audio_control|index[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~29_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(27));

-- Location: MLABCELL_X28_Y44_N24
\adc_dac|audio_control|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~33_sumout\ = SUM(( \adc_dac|audio_control|index\(28) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~30\ ))
-- \adc_dac|audio_control|Add1~34\ = CARRY(( \adc_dac|audio_control|index\(28) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_index\(28),
	cin => \adc_dac|audio_control|Add1~30\,
	sumout => \adc_dac|audio_control|Add1~33_sumout\,
	cout => \adc_dac|audio_control|Add1~34\);

-- Location: FF_X28_Y44_N25
\adc_dac|audio_control|index[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~33_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(28));

-- Location: MLABCELL_X28_Y44_N27
\adc_dac|audio_control|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~37_sumout\ = SUM(( \adc_dac|audio_control|index\(29) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~34\ ))
-- \adc_dac|audio_control|Add1~38\ = CARRY(( \adc_dac|audio_control|index\(29) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(29),
	cin => \adc_dac|audio_control|Add1~34\,
	sumout => \adc_dac|audio_control|Add1~37_sumout\,
	cout => \adc_dac|audio_control|Add1~38\);

-- Location: FF_X28_Y44_N29
\adc_dac|audio_control|index[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~37_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(29));

-- Location: MLABCELL_X28_Y44_N30
\adc_dac|audio_control|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~41_sumout\ = SUM(( \adc_dac|audio_control|index\(30) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_index\(30),
	cin => \adc_dac|audio_control|Add1~38\,
	sumout => \adc_dac|audio_control|Add1~41_sumout\);

-- Location: FF_X28_Y44_N31
\adc_dac|audio_control|index[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~41_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(30));

-- Location: MLABCELL_X28_Y44_N42
\adc_dac|audio_control|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal5~0_combout\ = ( !\adc_dac|audio_control|index\(26) & ( (!\adc_dac|audio_control|index\(29) & (!\adc_dac|audio_control|index\(28) & (!\adc_dac|audio_control|index\(30) & !\adc_dac|audio_control|index\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(29),
	datab => \adc_dac|audio_control|ALT_INV_index\(28),
	datac => \adc_dac|audio_control|ALT_INV_index\(30),
	datad => \adc_dac|audio_control|ALT_INV_index\(27),
	dataf => \adc_dac|audio_control|ALT_INV_index\(26),
	combout => \adc_dac|audio_control|Equal5~0_combout\);

-- Location: FF_X28_Y45_N19
\adc_dac|audio_control|index[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~97_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index[6]~DUPLICATE_q\);

-- Location: FF_X28_Y45_N22
\adc_dac|audio_control|index[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~101_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index[7]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y44_N48
\adc_dac|audio_control|Equal5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal5~3_combout\ = ( !\adc_dac|audio_control|index\(0) & ( !\adc_dac|audio_control|index\(5) & ( (!\adc_dac|audio_control|index\(1) & (!\adc_dac|audio_control|index[6]~DUPLICATE_q\ & (!\adc_dac|audio_control|index\(2) & 
-- !\adc_dac|audio_control|index[7]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(1),
	datab => \adc_dac|audio_control|ALT_INV_index[6]~DUPLICATE_q\,
	datac => \adc_dac|audio_control|ALT_INV_index\(2),
	datad => \adc_dac|audio_control|ALT_INV_index[7]~DUPLICATE_q\,
	datae => \adc_dac|audio_control|ALT_INV_index\(0),
	dataf => \adc_dac|audio_control|ALT_INV_index\(5),
	combout => \adc_dac|audio_control|Equal5~3_combout\);

-- Location: FF_X28_Y45_N34
\adc_dac|audio_control|index[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~117_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index[11]~DUPLICATE_q\);

-- Location: FF_X28_Y45_N37
\adc_dac|audio_control|index[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~121_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index[12]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y45_N36
\adc_dac|audio_control|Equal5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal5~4_combout\ = ( !\adc_dac|audio_control|index\(9) & ( !\adc_dac|audio_control|index\(8) & ( (!\adc_dac|audio_control|index\(10) & (!\adc_dac|audio_control|index[11]~DUPLICATE_q\ & 
-- !\adc_dac|audio_control|index[12]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(10),
	datab => \adc_dac|audio_control|ALT_INV_index[11]~DUPLICATE_q\,
	datac => \adc_dac|audio_control|ALT_INV_index[12]~DUPLICATE_q\,
	datae => \adc_dac|audio_control|ALT_INV_index\(9),
	dataf => \adc_dac|audio_control|ALT_INV_index\(8),
	combout => \adc_dac|audio_control|Equal5~4_combout\);

-- Location: FF_X28_Y44_N7
\adc_dac|audio_control|index[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~53_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(22));

-- Location: MLABCELL_X28_Y44_N54
\adc_dac|audio_control|Equal5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal5~1_combout\ = ( !\adc_dac|audio_control|index\(20) & ( !\adc_dac|audio_control|index\(25) & ( (!\adc_dac|audio_control|index\(22) & (!\adc_dac|audio_control|index\(23) & (!\adc_dac|audio_control|index\(21) & 
-- !\adc_dac|audio_control|index\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(22),
	datab => \adc_dac|audio_control|ALT_INV_index\(23),
	datac => \adc_dac|audio_control|ALT_INV_index\(21),
	datad => \adc_dac|audio_control|ALT_INV_index\(24),
	datae => \adc_dac|audio_control|ALT_INV_index\(20),
	dataf => \adc_dac|audio_control|ALT_INV_index\(25),
	combout => \adc_dac|audio_control|Equal5~1_combout\);

-- Location: FF_X28_Y45_N46
\adc_dac|audio_control|index[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~73_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index[15]~DUPLICATE_q\);

-- Location: FF_X28_Y45_N49
\adc_dac|audio_control|index[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~77_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index[16]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y45_N33
\adc_dac|audio_control|Equal5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal5~2_combout\ = ( !\adc_dac|audio_control|index[16]~DUPLICATE_q\ & ( !\adc_dac|audio_control|index\(14) & ( (!\adc_dac|audio_control|index\(17) & (!\adc_dac|audio_control|index\(18) & (!\adc_dac|audio_control|index\(19) & 
-- !\adc_dac|audio_control|index[15]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(17),
	datab => \adc_dac|audio_control|ALT_INV_index\(18),
	datac => \adc_dac|audio_control|ALT_INV_index\(19),
	datad => \adc_dac|audio_control|ALT_INV_index[15]~DUPLICATE_q\,
	datae => \adc_dac|audio_control|ALT_INV_index[16]~DUPLICATE_q\,
	dataf => \adc_dac|audio_control|ALT_INV_index\(14),
	combout => \adc_dac|audio_control|Equal5~2_combout\);

-- Location: MLABCELL_X28_Y44_N36
\adc_dac|audio_control|Equal5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal5~5_combout\ = ( \adc_dac|audio_control|Equal5~1_combout\ & ( \adc_dac|audio_control|Equal5~2_combout\ & ( (!\adc_dac|audio_control|index\(13) & (\adc_dac|audio_control|Equal5~0_combout\ & 
-- (\adc_dac|audio_control|Equal5~3_combout\ & \adc_dac|audio_control|Equal5~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(13),
	datab => \adc_dac|audio_control|ALT_INV_Equal5~0_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal5~3_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Equal5~4_combout\,
	datae => \adc_dac|audio_control|ALT_INV_Equal5~1_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal5~2_combout\,
	combout => \adc_dac|audio_control|Equal5~5_combout\);

-- Location: LABCELL_X27_Y44_N45
\adc_dac|audio_control|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector3~0_combout\ = ( \adc_dac|audio_control|index\(3) & ( \adc_dac|audio_control|state.devi_out~q\ ) ) # ( !\adc_dac|audio_control|index\(3) & ( (\adc_dac|audio_control|state.devi_out~q\ & ((!\adc_dac|audio_control|index\(4)) # 
-- (!\adc_dac|audio_control|Equal5~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(4),
	datab => \adc_dac|audio_control|ALT_INV_Equal5~5_combout\,
	datac => \adc_dac|audio_control|ALT_INV_state.devi_out~q\,
	dataf => \adc_dac|audio_control|ALT_INV_index\(3),
	combout => \adc_dac|audio_control|Selector3~0_combout\);

-- Location: MLABCELL_X28_Y44_N45
\adc_dac|audio_control|state.devi_out~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|state.devi_out~feeder_combout\ = \adc_dac|audio_control|Selector3~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_Selector3~0_combout\,
	combout => \adc_dac|audio_control|state.devi_out~feeder_combout\);

-- Location: FF_X28_Y44_N46
\adc_dac|audio_control|state.devi_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|state.devi_out~feeder_combout\,
	asdata => VCC,
	sload => \adc_dac|audio_control|state.start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|state.devi_out~q\);

-- Location: LABCELL_X27_Y44_N24
\adc_dac|audio_control|state~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|state~12_combout\ = ( \adc_dac|audio_control|state.devi_out~q\ & ( (\adc_dac|audio_control|index\(4) & (\adc_dac|audio_control|Equal5~5_combout\ & !\adc_dac|audio_control|index\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(4),
	datab => \adc_dac|audio_control|ALT_INV_Equal5~5_combout\,
	datac => \adc_dac|audio_control|ALT_INV_index\(3),
	dataf => \adc_dac|audio_control|ALT_INV_state.devi_out~q\,
	combout => \adc_dac|audio_control|state~12_combout\);

-- Location: FF_X27_Y44_N26
\adc_dac|audio_control|state.devi_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|state.devi_ack~q\);

-- Location: LABCELL_X27_Y44_N27
\adc_dac|audio_control|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector4~0_combout\ = ( \adc_dac|audio_control|state.devi_ack~q\ ) # ( !\adc_dac|audio_control|state.devi_ack~q\ & ( (\adc_dac|audio_control|state.addr_out~q\ & (((!\adc_dac|audio_control|Equal5~5_combout\) # 
-- (!\adc_dac|audio_control|index\(3))) # (\adc_dac|audio_control|index\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001101000011110000110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(4),
	datab => \adc_dac|audio_control|ALT_INV_Equal5~5_combout\,
	datac => \adc_dac|audio_control|ALT_INV_state.addr_out~q\,
	datad => \adc_dac|audio_control|ALT_INV_index\(3),
	dataf => \adc_dac|audio_control|ALT_INV_state.devi_ack~q\,
	combout => \adc_dac|audio_control|Selector4~0_combout\);

-- Location: FF_X27_Y44_N14
\adc_dac|audio_control|state.addr_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	asdata => \adc_dac|audio_control|Selector4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|state.addr_out~q\);

-- Location: LABCELL_X27_Y44_N30
\adc_dac|audio_control|state~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|state~13_combout\ = ( \adc_dac|audio_control|state.addr_out~q\ & ( (!\adc_dac|audio_control|index\(4) & (\adc_dac|audio_control|Equal5~5_combout\ & \adc_dac|audio_control|index\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(4),
	datab => \adc_dac|audio_control|ALT_INV_Equal5~5_combout\,
	datac => \adc_dac|audio_control|ALT_INV_index\(3),
	dataf => \adc_dac|audio_control|ALT_INV_state.addr_out~q\,
	combout => \adc_dac|audio_control|state~13_combout\);

-- Location: FF_X27_Y44_N32
\adc_dac|audio_control|state.addr_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|state.addr_ack~q\);

-- Location: LABCELL_X27_Y44_N42
\adc_dac|audio_control|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector5~0_combout\ = ( \adc_dac|audio_control|state.addr_ack~q\ ) # ( !\adc_dac|audio_control|state.addr_ack~q\ & ( (\adc_dac|audio_control|state.data_out~q\ & (((!\adc_dac|audio_control|Equal5~5_combout\) # 
-- (\adc_dac|audio_control|index\(3))) # (\adc_dac|audio_control|index\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001111000011010000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(4),
	datab => \adc_dac|audio_control|ALT_INV_Equal5~5_combout\,
	datac => \adc_dac|audio_control|ALT_INV_state.data_out~q\,
	datad => \adc_dac|audio_control|ALT_INV_index\(3),
	dataf => \adc_dac|audio_control|ALT_INV_state.addr_ack~q\,
	combout => \adc_dac|audio_control|Selector5~0_combout\);

-- Location: FF_X28_Y44_N53
\adc_dac|audio_control|state.data_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	asdata => \adc_dac|audio_control|Selector5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|state.data_out~q\);

-- Location: LABCELL_X27_Y44_N12
\adc_dac|audio_control|index[25]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|index[25]~0_combout\ = ( \adc_dac|audio_control|state.addr_out~q\ & ( \adc_dac|audio_control|index\(3) & ( (!\adc_dac|audio_control|index\(4) & (!\adc_dac|audio_control|state.devi_out~q\ & (!\adc_dac|audio_control|state.data_out~q\ 
-- & \adc_dac|audio_control|Equal5~5_combout\))) ) ) ) # ( \adc_dac|audio_control|state.addr_out~q\ & ( !\adc_dac|audio_control|index\(3) & ( (\adc_dac|audio_control|Equal5~5_combout\ & ((!\adc_dac|audio_control|index\(4) & 
-- (!\adc_dac|audio_control|state.devi_out~q\ & \adc_dac|audio_control|state.data_out~q\)) # (\adc_dac|audio_control|index\(4) & (\adc_dac|audio_control|state.devi_out~q\)))) ) ) ) # ( !\adc_dac|audio_control|state.addr_out~q\ & ( 
-- !\adc_dac|audio_control|index\(3) & ( (\adc_dac|audio_control|state.data_out~q\ & (\adc_dac|audio_control|Equal5~5_combout\ & (!\adc_dac|audio_control|index\(4) $ (\adc_dac|audio_control|state.devi_out~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001001000000000001100100000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(4),
	datab => \adc_dac|audio_control|ALT_INV_state.devi_out~q\,
	datac => \adc_dac|audio_control|ALT_INV_state.data_out~q\,
	datad => \adc_dac|audio_control|ALT_INV_Equal5~5_combout\,
	datae => \adc_dac|audio_control|ALT_INV_state.addr_out~q\,
	dataf => \adc_dac|audio_control|ALT_INV_index\(3),
	combout => \adc_dac|audio_control|index[25]~0_combout\);

-- Location: LABCELL_X27_Y44_N36
\adc_dac|audio_control|index[25]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|index[25]~1_combout\ = ( !\adc_dac|audio_control|state.stop~q\ & ( (!\adc_dac|audio_control|index[25]~0_combout\ & (!\adc_dac|audio_control|state.data_ack~q\ & (!\adc_dac|audio_control|state~12_combout\ & 
-- \adc_dac|audio_control|state.idle~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index[25]~0_combout\,
	datab => \adc_dac|audio_control|ALT_INV_state.data_ack~q\,
	datac => \adc_dac|audio_control|ALT_INV_state~12_combout\,
	datad => \adc_dac|audio_control|ALT_INV_state.idle~q\,
	dataf => \adc_dac|audio_control|ALT_INV_state.stop~q\,
	combout => \adc_dac|audio_control|index[25]~1_combout\);

-- Location: FF_X28_Y45_N2
\adc_dac|audio_control|index[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~9_sumout\,
	asdata => VCC,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(0));

-- Location: MLABCELL_X28_Y45_N3
\adc_dac|audio_control|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~17_sumout\ = SUM(( \adc_dac|audio_control|index\(1) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~10\ ))
-- \adc_dac|audio_control|Add1~18\ = CARRY(( \adc_dac|audio_control|index\(1) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(1),
	cin => \adc_dac|audio_control|Add1~10\,
	sumout => \adc_dac|audio_control|Add1~17_sumout\,
	cout => \adc_dac|audio_control|Add1~18\);

-- Location: FF_X28_Y45_N5
\adc_dac|audio_control|index[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~17_sumout\,
	asdata => VCC,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(1));

-- Location: MLABCELL_X28_Y45_N6
\adc_dac|audio_control|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~13_sumout\ = SUM(( \adc_dac|audio_control|index\(2) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~18\ ))
-- \adc_dac|audio_control|Add1~14\ = CARRY(( \adc_dac|audio_control|index\(2) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_index\(2),
	cin => \adc_dac|audio_control|Add1~18\,
	sumout => \adc_dac|audio_control|Add1~13_sumout\,
	cout => \adc_dac|audio_control|Add1~14\);

-- Location: FF_X28_Y45_N8
\adc_dac|audio_control|index[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~13_sumout\,
	asdata => VCC,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(2));

-- Location: MLABCELL_X28_Y45_N9
\adc_dac|audio_control|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Add1~1_sumout\ = SUM(( \adc_dac|audio_control|index\(3) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~14\ ))
-- \adc_dac|audio_control|Add1~2\ = CARRY(( \adc_dac|audio_control|index\(3) ) + ( VCC ) + ( \adc_dac|audio_control|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_index\(3),
	cin => \adc_dac|audio_control|Add1~14\,
	sumout => \adc_dac|audio_control|Add1~1_sumout\,
	cout => \adc_dac|audio_control|Add1~2\);

-- Location: FF_X28_Y45_N11
\adc_dac|audio_control|index[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~1_sumout\,
	asdata => \~GND~combout\,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(3));

-- Location: FF_X28_Y45_N14
\adc_dac|audio_control|index[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Add1~5_sumout\,
	asdata => VCC,
	sload => \adc_dac|audio_control|state.start~q\,
	ena => \adc_dac|audio_control|index[25]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|index\(4));

-- Location: LABCELL_X27_Y44_N33
\adc_dac|audio_control|state~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|state~14_combout\ = ( \adc_dac|audio_control|state.data_out~q\ & ( (!\adc_dac|audio_control|index\(4) & (\adc_dac|audio_control|Equal5~5_combout\ & !\adc_dac|audio_control|index\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_index\(4),
	datab => \adc_dac|audio_control|ALT_INV_Equal5~5_combout\,
	datac => \adc_dac|audio_control|ALT_INV_index\(3),
	dataf => \adc_dac|audio_control|ALT_INV_state.data_out~q\,
	combout => \adc_dac|audio_control|state~14_combout\);

-- Location: FF_X28_Y44_N50
\adc_dac|audio_control|state.data_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	asdata => \adc_dac|audio_control|state~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|state.data_ack~q\);

-- Location: FF_X27_Y44_N16
\adc_dac|audio_control|state.stop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	asdata => \adc_dac|audio_control|state.data_ack~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|state.stop~q\);

-- Location: LABCELL_X27_Y44_N51
\adc_dac|audio_control|Selector38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector38~0_combout\ = (!\adc_dac|audio_control|state.stop~q\ & \adc_dac|audio_control|scl_drive~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_state.stop~q\,
	datad => \adc_dac|audio_control|ALT_INV_scl_drive~q\,
	combout => \adc_dac|audio_control|Selector38~0_combout\);

-- Location: LABCELL_X27_Y45_N30
\adc_dac|audio_control|scl_drive~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|scl_drive~feeder_combout\ = ( \adc_dac|audio_control|Selector38~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_control|ALT_INV_Selector38~0_combout\,
	combout => \adc_dac|audio_control|scl_drive~feeder_combout\);

-- Location: FF_X27_Y45_N31
\adc_dac|audio_control|scl_drive\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|sda_clk~q\,
	d => \adc_dac|audio_control|scl_drive~feeder_combout\,
	asdata => VCC,
	sload => \adc_dac|audio_control|state.start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|scl_drive~q\);

-- Location: LABCELL_X27_Y44_N9
\adc_dac|audio_control|scl~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|scl~1_combout\ = ( \adc_dac|audio_control|scl_drive~q\ & ( !\adc_dac|audio_control|scl_clk~q\ ) ) # ( !\adc_dac|audio_control|scl_drive~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	dataf => \adc_dac|audio_control|ALT_INV_scl_drive~q\,
	combout => \adc_dac|audio_control|scl~1_combout\);

-- Location: MLABCELL_X25_Y43_N6
\adc_dac|audio_control|Selector45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector45~0_combout\ = ( \adc_dac|audio_control|Equal9~4_combout\ & ( \adc_dac|audio_control|Equal9~1_combout\ & ( ((\adc_dac|audio_control|Equal13~0_combout\ & ((\adc_dac|audio_control|Equal13~1_combout\) # 
-- (\adc_dac|audio_control|Equal12~0_combout\)))) # (\adc_dac|audio_control|Equal16~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal12~0_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal13~1_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal16~1_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Equal13~0_combout\,
	datae => \adc_dac|audio_control|ALT_INV_Equal9~4_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal9~1_combout\,
	combout => \adc_dac|audio_control|Selector45~0_combout\);

-- Location: LABCELL_X24_Y43_N0
\adc_dac|audio_control|Equal14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal14~1_combout\ = ( \adc_dac|audio_control|Equal14~0_combout\ & ( \adc_dac|audio_control|Equal11~0_combout\ & ( (\adc_dac|audio_control|Equal9~10_combout\ & (\adc_dac|audio_control|Equal9~1_combout\ & 
-- (\adc_dac|audio_control|Equal9~7_combout\ & !\adc_dac|audio_control|Add2~61_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal9~10_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal9~1_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal9~7_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~61_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Equal14~0_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal11~0_combout\,
	combout => \adc_dac|audio_control|Equal14~1_combout\);

-- Location: LABCELL_X23_Y44_N57
\adc_dac|audio_control|Equal17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal17~0_combout\ = ( \adc_dac|audio_control|Equal16~0_combout\ & ( \adc_dac|audio_control|Equal9~5_combout\ & ( (\adc_dac|audio_control|Equal9~1_combout\ & (\adc_dac|audio_control|Equal9~7_combout\ & 
-- (!\adc_dac|audio_control|Add2~61_sumout\ & \adc_dac|audio_control|Equal9~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal9~1_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal9~7_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Add2~61_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Equal9~10_combout\,
	datae => \adc_dac|audio_control|ALT_INV_Equal16~0_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal9~5_combout\,
	combout => \adc_dac|audio_control|Equal17~0_combout\);

-- Location: LABCELL_X23_Y44_N54
\adc_dac|audio_control|Equal9~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal9~14_combout\ = ( \adc_dac|audio_control|Equal9~6_combout\ & ( \adc_dac|audio_control|Equal9~5_combout\ & ( (\adc_dac|audio_control|Equal9~1_combout\ & (\adc_dac|audio_control|Equal9~7_combout\ & 
-- (\adc_dac|audio_control|Equal9~10_combout\ & !\adc_dac|audio_control|Add2~61_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal9~1_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal9~7_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal9~10_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~61_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Equal9~6_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal9~5_combout\,
	combout => \adc_dac|audio_control|Equal9~14_combout\);

-- Location: LABCELL_X23_Y43_N21
\adc_dac|audio_control|Equal9~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal9~11_combout\ = ( !\adc_dac|audio_control|Add2~37_sumout\ & ( !\adc_dac|audio_control|Add2~25_sumout\ & ( (!\adc_dac|audio_control|Add2~21_sumout\ & (!\adc_dac|audio_control|Add2~33_sumout\ & 
-- !\adc_dac|audio_control|Add2~29_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Add2~21_sumout\,
	datac => \adc_dac|audio_control|ALT_INV_Add2~33_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~29_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Add2~37_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~25_sumout\,
	combout => \adc_dac|audio_control|Equal9~11_combout\);

-- Location: LABCELL_X24_Y44_N42
\adc_dac|audio_control|Equal9~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal9~12_combout\ = ( !\adc_dac|audio_control|Add2~41_sumout\ & ( \adc_dac|audio_control|Equal9~11_combout\ & ( (!\adc_dac|audio_control|Add2~9_sumout\ & (!\adc_dac|audio_control|Add2~5_sumout\ & 
-- (!\adc_dac|audio_control|Add2~13_sumout\ & !\adc_dac|audio_control|Add2~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Add2~9_sumout\,
	datab => \adc_dac|audio_control|ALT_INV_Add2~5_sumout\,
	datac => \adc_dac|audio_control|ALT_INV_Add2~13_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~1_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Add2~41_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal9~11_combout\,
	combout => \adc_dac|audio_control|Equal9~12_combout\);

-- Location: LABCELL_X23_Y44_N18
\adc_dac|audio_control|Equal9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal9~13_combout\ = ( !\adc_dac|audio_control|Add2~61_sumout\ & ( !\adc_dac|audio_control|Add2~17_sumout\ & ( (\adc_dac|audio_control|Equal9~10_combout\ & (\adc_dac|audio_control|Equal9~12_combout\ & 
-- (!\adc_dac|audio_control|Add2~57_sumout\ & !\adc_dac|audio_control|Add2~53_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal9~10_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal9~12_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Add2~57_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~53_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Add2~61_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~17_sumout\,
	combout => \adc_dac|audio_control|Equal9~13_combout\);

-- Location: MLABCELL_X25_Y43_N18
\adc_dac|audio_control|WideNor1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|WideNor1~3_combout\ = ( !\adc_dac|audio_control|Equal9~13_combout\ & ( \adc_dac|audio_control|Equal16~1_combout\ & ( (!\adc_dac|audio_control|Equal14~1_combout\ & (!\adc_dac|audio_control|Equal17~0_combout\ & 
-- (!\adc_dac|audio_control|Equal9~14_combout\ & !\adc_dac|audio_control|Equal15~2_combout\))) ) ) ) # ( \adc_dac|audio_control|Equal9~13_combout\ & ( !\adc_dac|audio_control|Equal16~1_combout\ & ( (!\adc_dac|audio_control|Equal14~1_combout\ & 
-- (!\adc_dac|audio_control|Equal17~0_combout\ & (!\adc_dac|audio_control|Equal9~14_combout\ & !\adc_dac|audio_control|Equal15~2_combout\))) ) ) ) # ( !\adc_dac|audio_control|Equal9~13_combout\ & ( !\adc_dac|audio_control|Equal16~1_combout\ & ( 
-- (!\adc_dac|audio_control|Equal14~1_combout\ & (!\adc_dac|audio_control|Equal17~0_combout\ & (!\adc_dac|audio_control|Equal9~14_combout\ & !\adc_dac|audio_control|Equal15~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal14~1_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal17~0_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal9~14_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Equal15~2_combout\,
	datae => \adc_dac|audio_control|ALT_INV_Equal9~13_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal16~1_combout\,
	combout => \adc_dac|audio_control|WideNor1~3_combout\);

-- Location: LABCELL_X23_Y44_N12
\adc_dac|audio_control|Equal13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal13~2_combout\ = ( !\adc_dac|audio_control|Add2~57_sumout\ & ( \adc_dac|audio_control|Equal9~1_combout\ & ( (\adc_dac|audio_control|Equal9~10_combout\ & (!\adc_dac|audio_control|Add2~61_sumout\ & 
-- (\adc_dac|audio_control|Equal13~0_combout\ & !\adc_dac|audio_control|Add2~53_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal9~10_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Add2~61_sumout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal13~0_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~53_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Add2~57_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal9~1_combout\,
	combout => \adc_dac|audio_control|Equal13~2_combout\);

-- Location: LABCELL_X23_Y44_N6
\adc_dac|audio_control|Equal10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal10~1_combout\ = ( \adc_dac|audio_control|Equal10~0_combout\ & ( \adc_dac|audio_control|Equal11~0_combout\ & ( (\adc_dac|audio_control|Equal9~1_combout\ & (\adc_dac|audio_control|Equal9~7_combout\ & 
-- (\adc_dac|audio_control|Equal9~10_combout\ & !\adc_dac|audio_control|Add2~61_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal9~1_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal9~7_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal9~10_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~61_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Equal10~0_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal11~0_combout\,
	combout => \adc_dac|audio_control|Equal10~1_combout\);

-- Location: LABCELL_X23_Y44_N9
\adc_dac|audio_control|Equal11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal11~1_combout\ = ( \adc_dac|audio_control|Equal9~5_combout\ & ( \adc_dac|audio_control|Equal11~0_combout\ & ( (\adc_dac|audio_control|Equal9~1_combout\ & (\adc_dac|audio_control|Equal9~7_combout\ & 
-- (!\adc_dac|audio_control|Add2~61_sumout\ & \adc_dac|audio_control|Equal9~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal9~1_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal9~7_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Add2~61_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Equal9~10_combout\,
	datae => \adc_dac|audio_control|ALT_INV_Equal9~5_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal11~0_combout\,
	combout => \adc_dac|audio_control|Equal11~1_combout\);

-- Location: MLABCELL_X25_Y43_N15
\adc_dac|audio_control|WideNor1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|WideNor1~2_combout\ = ( \adc_dac|audio_control|Equal12~0_combout\ & ( (!\adc_dac|audio_control|Equal13~2_combout\ & (!\adc_dac|audio_control|Equal10~1_combout\ & !\adc_dac|audio_control|Equal11~1_combout\)) ) ) # ( 
-- !\adc_dac|audio_control|Equal12~0_combout\ & ( (!\adc_dac|audio_control|Equal10~1_combout\ & (!\adc_dac|audio_control|Equal11~1_combout\ & ((!\adc_dac|audio_control|Equal13~2_combout\) # (!\adc_dac|audio_control|Equal13~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000111000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal13~2_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal13~1_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal10~1_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Equal11~1_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal12~0_combout\,
	combout => \adc_dac|audio_control|WideNor1~2_combout\);

-- Location: MLABCELL_X25_Y43_N33
\adc_dac|audio_control|Selector45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector45~1_combout\ = ( \adc_dac|audio_control|WideNor1~1_combout\ & ( \adc_dac|audio_control|WideNor1~2_combout\ & ( \adc_dac|audio_control|Selector45~0_combout\ ) ) ) # ( !\adc_dac|audio_control|WideNor1~1_combout\ & ( 
-- \adc_dac|audio_control|WideNor1~2_combout\ & ( ((\adc_dac|audio_control|data\(5) & \adc_dac|audio_control|WideNor1~3_combout\)) # (\adc_dac|audio_control|Selector45~0_combout\) ) ) ) # ( \adc_dac|audio_control|WideNor1~1_combout\ & ( 
-- !\adc_dac|audio_control|WideNor1~2_combout\ & ( \adc_dac|audio_control|Selector45~0_combout\ ) ) ) # ( !\adc_dac|audio_control|WideNor1~1_combout\ & ( !\adc_dac|audio_control|WideNor1~2_combout\ & ( \adc_dac|audio_control|Selector45~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111010111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_data\(5),
	datac => \adc_dac|audio_control|ALT_INV_Selector45~0_combout\,
	datad => \adc_dac|audio_control|ALT_INV_WideNor1~3_combout\,
	datae => \adc_dac|audio_control|ALT_INV_WideNor1~1_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_WideNor1~2_combout\,
	combout => \adc_dac|audio_control|Selector45~1_combout\);

-- Location: FF_X24_Y44_N34
\adc_dac|audio_control|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	asdata => \adc_dac|audio_control|Selector45~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|data\(5));

-- Location: FF_X25_Y44_N5
\adc_dac|audio_control|bits[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	asdata => \adc_dac|audio_control|data\(5),
	sload => VCC,
	ena => \adc_dac|audio_control|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|bits\(5));

-- Location: LABCELL_X24_Y43_N24
\adc_dac|audio_control|Selector49~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector49~1_combout\ = ( \adc_dac|audio_control|Add2~113_sumout\ & ( \adc_dac|audio_control|Equal11~0_combout\ & ( (\adc_dac|audio_control|Equal9~13_combout\ & (!\adc_dac|audio_control|Add2~117_sumout\ & 
-- \adc_dac|audio_control|Add2~121_sumout\)) ) ) ) # ( !\adc_dac|audio_control|Add2~113_sumout\ & ( \adc_dac|audio_control|Equal11~0_combout\ & ( (\adc_dac|audio_control|Equal9~13_combout\ & (!\adc_dac|audio_control|Add2~117_sumout\ $ 
-- (\adc_dac|audio_control|Add2~121_sumout\))) ) ) ) # ( !\adc_dac|audio_control|Add2~113_sumout\ & ( !\adc_dac|audio_control|Equal11~0_combout\ & ( (\adc_dac|audio_control|Equal9~13_combout\ & (\adc_dac|audio_control|Equal16~0_combout\ & 
-- (!\adc_dac|audio_control|Add2~117_sumout\ $ (\adc_dac|audio_control|Add2~121_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000001000000000000000001000100000100010000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal9~13_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Add2~117_sumout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal16~0_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~121_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Add2~113_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal11~0_combout\,
	combout => \adc_dac|audio_control|Selector49~1_combout\);

-- Location: MLABCELL_X25_Y43_N57
\adc_dac|audio_control|Selector49~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector49~2_combout\ = ( \adc_dac|audio_control|data\(1) & ( ((\adc_dac|audio_control|WideNor1~3_combout\ & (\adc_dac|audio_control|WideNor1~2_combout\ & !\adc_dac|audio_control|WideNor1~1_combout\))) # 
-- (\adc_dac|audio_control|Selector49~1_combout\) ) ) # ( !\adc_dac|audio_control|data\(1) & ( \adc_dac|audio_control|Selector49~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100011111000011110001111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_WideNor1~3_combout\,
	datab => \adc_dac|audio_control|ALT_INV_WideNor1~2_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Selector49~1_combout\,
	datad => \adc_dac|audio_control|ALT_INV_WideNor1~1_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_data\(1),
	combout => \adc_dac|audio_control|Selector49~2_combout\);

-- Location: FF_X25_Y43_N11
\adc_dac|audio_control|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	asdata => \adc_dac|audio_control|Selector49~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|data\(1));

-- Location: FF_X27_Y44_N50
\adc_dac|audio_control|bits[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	asdata => \adc_dac|audio_control|data\(1),
	sload => VCC,
	ena => \adc_dac|audio_control|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|bits\(1));

-- Location: LABCELL_X24_Y43_N18
\adc_dac|audio_control|Selector42~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector42~3_combout\ = ( \adc_dac|audio_control|Add2~109_sumout\ & ( \adc_dac|audio_control|Add2~105_sumout\ & ( (\adc_dac|audio_control|Equal9~13_combout\ & (\adc_dac|audio_control|Equal9~5_combout\ & 
-- !\adc_dac|audio_control|Add2~101_sumout\)) ) ) ) # ( \adc_dac|audio_control|Add2~109_sumout\ & ( !\adc_dac|audio_control|Add2~105_sumout\ & ( (\adc_dac|audio_control|Equal9~13_combout\ & (\adc_dac|audio_control|Equal15~1_combout\ & 
-- \adc_dac|audio_control|Add2~101_sumout\)) ) ) ) # ( !\adc_dac|audio_control|Add2~109_sumout\ & ( !\adc_dac|audio_control|Add2~105_sumout\ & ( (\adc_dac|audio_control|Equal9~13_combout\ & (\adc_dac|audio_control|Equal9~5_combout\ & 
-- !\adc_dac|audio_control|Add2~101_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000000000000010100000000000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal9~13_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal9~5_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal15~1_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~101_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Add2~109_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~105_sumout\,
	combout => \adc_dac|audio_control|Selector42~3_combout\);

-- Location: MLABCELL_X25_Y44_N12
\adc_dac|audio_control|Selector47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector47~1_combout\ = ( \adc_dac|audio_control|Selector42~3_combout\ & ( \adc_dac|audio_control|WideNor1~1_combout\ & ( \adc_dac|audio_control|Selector47~0_combout\ ) ) ) # ( !\adc_dac|audio_control|Selector42~3_combout\ & ( 
-- \adc_dac|audio_control|WideNor1~1_combout\ & ( \adc_dac|audio_control|Selector47~0_combout\ ) ) ) # ( \adc_dac|audio_control|Selector42~3_combout\ & ( !\adc_dac|audio_control|WideNor1~1_combout\ & ( \adc_dac|audio_control|Selector47~0_combout\ ) ) ) # ( 
-- !\adc_dac|audio_control|Selector42~3_combout\ & ( !\adc_dac|audio_control|WideNor1~1_combout\ & ( ((!\adc_dac|audio_control|WideNor1~0_combout\ & (!\adc_dac|audio_control|Selector49~0_combout\ & \adc_dac|audio_control|data\(3)))) # 
-- (\adc_dac|audio_control|Selector47~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Selector47~0_combout\,
	datab => \adc_dac|audio_control|ALT_INV_WideNor1~0_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Selector49~0_combout\,
	datad => \adc_dac|audio_control|ALT_INV_data\(3),
	datae => \adc_dac|audio_control|ALT_INV_Selector42~3_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_WideNor1~1_combout\,
	combout => \adc_dac|audio_control|Selector47~1_combout\);

-- Location: FF_X25_Y44_N16
\adc_dac|audio_control|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	asdata => \adc_dac|audio_control|Selector47~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|data\(3));

-- Location: FF_X27_Y44_N47
\adc_dac|audio_control|bits[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	asdata => \adc_dac|audio_control|data\(3),
	sload => VCC,
	ena => \adc_dac|audio_control|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|bits\(3));

-- Location: MLABCELL_X25_Y44_N18
\adc_dac|audio_control|Selector48~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector48~0_combout\ = ( \adc_dac|audio_control|data\(2) & ( \adc_dac|audio_control|Selector49~0_combout\ ) ) # ( !\adc_dac|audio_control|data\(2) & ( \adc_dac|audio_control|Selector49~0_combout\ ) ) # ( 
-- \adc_dac|audio_control|data\(2) & ( !\adc_dac|audio_control|Selector49~0_combout\ & ( (!\adc_dac|audio_control|Selector42~3_combout\ & (!\adc_dac|audio_control|WideNor1~1_combout\ & (!\adc_dac|audio_control|Selector47~0_combout\ & 
-- !\adc_dac|audio_control|WideNor1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Selector42~3_combout\,
	datab => \adc_dac|audio_control|ALT_INV_WideNor1~1_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Selector47~0_combout\,
	datad => \adc_dac|audio_control|ALT_INV_WideNor1~0_combout\,
	datae => \adc_dac|audio_control|ALT_INV_data\(2),
	dataf => \adc_dac|audio_control|ALT_INV_Selector49~0_combout\,
	combout => \adc_dac|audio_control|Selector48~0_combout\);

-- Location: FF_X25_Y44_N10
\adc_dac|audio_control|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	asdata => \adc_dac|audio_control|Selector48~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|data\(2));

-- Location: FF_X27_Y44_N2
\adc_dac|audio_control|bits[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	asdata => \adc_dac|audio_control|data\(2),
	sload => VCC,
	ena => \adc_dac|audio_control|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|bits\(2));

-- Location: LABCELL_X24_Y43_N15
\adc_dac|audio_control|Selector50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector50~0_combout\ = ( \adc_dac|audio_control|Add2~117_sumout\ & ( \adc_dac|audio_control|Add2~113_sumout\ & ( (\adc_dac|audio_control|Equal15~0_combout\ & (\adc_dac|audio_control|Equal9~1_combout\ & 
-- (\adc_dac|audio_control|Add2~121_sumout\ & \adc_dac|audio_control|Equal9~4_combout\))) ) ) ) # ( \adc_dac|audio_control|Add2~117_sumout\ & ( !\adc_dac|audio_control|Add2~113_sumout\ & ( (\adc_dac|audio_control|Equal15~0_combout\ & 
-- (\adc_dac|audio_control|Equal9~1_combout\ & (!\adc_dac|audio_control|Add2~121_sumout\ & \adc_dac|audio_control|Equal9~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal15~0_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal9~1_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Add2~121_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Equal9~4_combout\,
	datae => \adc_dac|audio_control|ALT_INV_Add2~117_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~113_sumout\,
	combout => \adc_dac|audio_control|Selector50~0_combout\);

-- Location: MLABCELL_X25_Y43_N48
\adc_dac|audio_control|Selector50~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector50~1_combout\ = ( \adc_dac|audio_control|WideNor1~1_combout\ & ( \adc_dac|audio_control|WideNor1~2_combout\ & ( \adc_dac|audio_control|Selector50~0_combout\ ) ) ) # ( !\adc_dac|audio_control|WideNor1~1_combout\ & ( 
-- \adc_dac|audio_control|WideNor1~2_combout\ & ( ((\adc_dac|audio_control|data\(0) & \adc_dac|audio_control|WideNor1~3_combout\)) # (\adc_dac|audio_control|Selector50~0_combout\) ) ) ) # ( \adc_dac|audio_control|WideNor1~1_combout\ & ( 
-- !\adc_dac|audio_control|WideNor1~2_combout\ ) ) # ( !\adc_dac|audio_control|WideNor1~1_combout\ & ( !\adc_dac|audio_control|WideNor1~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110111001101110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_data\(0),
	datab => \adc_dac|audio_control|ALT_INV_Selector50~0_combout\,
	datac => \adc_dac|audio_control|ALT_INV_WideNor1~3_combout\,
	datae => \adc_dac|audio_control|ALT_INV_WideNor1~1_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_WideNor1~2_combout\,
	combout => \adc_dac|audio_control|Selector50~1_combout\);

-- Location: FF_X24_Y44_N52
\adc_dac|audio_control|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	asdata => \adc_dac|audio_control|Selector50~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|data\(0));

-- Location: MLABCELL_X25_Y44_N0
\adc_dac|audio_control|bits[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|bits[0]~feeder_combout\ = ( \adc_dac|audio_control|data\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_control|ALT_INV_data\(0),
	combout => \adc_dac|audio_control|bits[0]~feeder_combout\);

-- Location: FF_X25_Y44_N1
\adc_dac|audio_control|bits[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|bits[0]~feeder_combout\,
	ena => \adc_dac|audio_control|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|bits\(0));

-- Location: LABCELL_X27_Y44_N0
\adc_dac|audio_control|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Mux0~4_combout\ = ( !\adc_dac|audio_control|Add1~17_sumout\ & ( ((!\adc_dac|audio_control|Add1~9_sumout\ & (((\adc_dac|audio_control|bits\(0) & !\adc_dac|audio_control|Add1~13_sumout\)))) # (\adc_dac|audio_control|Add1~9_sumout\ & 
-- (((\adc_dac|audio_control|Add1~13_sumout\)) # (\adc_dac|audio_control|bits\(1))))) ) ) # ( \adc_dac|audio_control|Add1~17_sumout\ & ( ((!\adc_dac|audio_control|Add1~9_sumout\ & (((\adc_dac|audio_control|bits\(2) & 
-- !\adc_dac|audio_control|Add1~13_sumout\)))) # (\adc_dac|audio_control|Add1~9_sumout\ & (((\adc_dac|audio_control|Add1~13_sumout\)) # (\adc_dac|audio_control|bits\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111101010101000011110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_bits\(1),
	datab => \adc_dac|audio_control|ALT_INV_bits\(3),
	datac => \adc_dac|audio_control|ALT_INV_bits\(2),
	datad => \adc_dac|audio_control|ALT_INV_Add1~9_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Add1~17_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add1~13_sumout\,
	datag => \adc_dac|audio_control|ALT_INV_bits\(0),
	combout => \adc_dac|audio_control|Mux0~4_combout\);

-- Location: FF_X25_Y43_N29
\adc_dac|audio_control|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	asdata => \adc_dac|audio_control|Selector44~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|data\(6));

-- Location: MLABCELL_X25_Y43_N45
\adc_dac|audio_control|Selector44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector44~0_combout\ = ( \adc_dac|audio_control|data\(6) & ( \adc_dac|audio_control|Equal17~0_combout\ ) ) # ( !\adc_dac|audio_control|data\(6) & ( \adc_dac|audio_control|Equal17~0_combout\ ) ) # ( \adc_dac|audio_control|data\(6) & 
-- ( !\adc_dac|audio_control|Equal17~0_combout\ & ( ((!\adc_dac|audio_control|WideNor1~1_combout\ & (\adc_dac|audio_control|WideNor1~2_combout\ & \adc_dac|audio_control|WideNor1~3_combout\))) # (\adc_dac|audio_control|Selector45~0_combout\) ) ) ) # ( 
-- !\adc_dac|audio_control|data\(6) & ( !\adc_dac|audio_control|Equal17~0_combout\ & ( \adc_dac|audio_control|Selector45~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_WideNor1~1_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Selector45~0_combout\,
	datac => \adc_dac|audio_control|ALT_INV_WideNor1~2_combout\,
	datad => \adc_dac|audio_control|ALT_INV_WideNor1~3_combout\,
	datae => \adc_dac|audio_control|ALT_INV_data\(6),
	dataf => \adc_dac|audio_control|ALT_INV_Equal17~0_combout\,
	combout => \adc_dac|audio_control|Selector44~0_combout\);

-- Location: FF_X25_Y43_N28
\adc_dac|audio_control|data[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	asdata => \adc_dac|audio_control|Selector44~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|data[6]~DUPLICATE_q\);

-- Location: FF_X25_Y44_N31
\adc_dac|audio_control|bits[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	asdata => \adc_dac|audio_control|data[6]~DUPLICATE_q\,
	sload => VCC,
	ena => \adc_dac|audio_control|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|bits\(6));

-- Location: MLABCELL_X25_Y43_N0
\adc_dac|audio_control|Selector43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector43~0_combout\ = ( \adc_dac|audio_control|Equal17~0_combout\ ) # ( !\adc_dac|audio_control|Equal17~0_combout\ & ( (\adc_dac|audio_control|WideNor1~3_combout\ & (\adc_dac|audio_control|WideNor1~2_combout\ & 
-- (!\adc_dac|audio_control|WideNor1~1_combout\ & \adc_dac|audio_control|data\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_WideNor1~3_combout\,
	datab => \adc_dac|audio_control|ALT_INV_WideNor1~2_combout\,
	datac => \adc_dac|audio_control|ALT_INV_WideNor1~1_combout\,
	datad => \adc_dac|audio_control|ALT_INV_data\(7),
	dataf => \adc_dac|audio_control|ALT_INV_Equal17~0_combout\,
	combout => \adc_dac|audio_control|Selector43~0_combout\);

-- Location: FF_X25_Y43_N52
\adc_dac|audio_control|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	asdata => \adc_dac|audio_control|Selector43~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|data\(7));

-- Location: FF_X25_Y44_N55
\adc_dac|audio_control|bits[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	asdata => \adc_dac|audio_control|data\(7),
	sload => VCC,
	ena => \adc_dac|audio_control|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|bits\(7));

-- Location: MLABCELL_X25_Y43_N54
\adc_dac|audio_control|Selector46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector46~0_combout\ = ( \adc_dac|audio_control|data\(4) & ( (!\adc_dac|audio_control|WideNor1~2_combout\) # (((\adc_dac|audio_control|WideNor1~3_combout\ & !\adc_dac|audio_control|WideNor1~1_combout\)) # 
-- (\adc_dac|audio_control|Equal14~1_combout\)) ) ) # ( !\adc_dac|audio_control|data\(4) & ( (!\adc_dac|audio_control|WideNor1~2_combout\) # (\adc_dac|audio_control|Equal14~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111110011111100111111011111110011111101111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_WideNor1~3_combout\,
	datab => \adc_dac|audio_control|ALT_INV_WideNor1~2_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal14~1_combout\,
	datad => \adc_dac|audio_control|ALT_INV_WideNor1~1_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_data\(4),
	combout => \adc_dac|audio_control|Selector46~0_combout\);

-- Location: FF_X25_Y43_N22
\adc_dac|audio_control|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	asdata => \adc_dac|audio_control|Selector46~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|data\(4));

-- Location: FF_X29_Y44_N59
\adc_dac|audio_control|bits[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	asdata => \adc_dac|audio_control|data\(4),
	sload => VCC,
	ena => \adc_dac|audio_control|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|bits\(4));

-- Location: MLABCELL_X25_Y44_N30
\adc_dac|audio_control|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Mux0~0_combout\ = ( !\adc_dac|audio_control|Add1~17_sumout\ & ( (!\adc_dac|audio_control|Mux0~4_combout\ & (((\adc_dac|audio_control|bits\(4) & (\adc_dac|audio_control|Add1~13_sumout\))))) # (\adc_dac|audio_control|Mux0~4_combout\ & 
-- ((((!\adc_dac|audio_control|Add1~13_sumout\))) # (\adc_dac|audio_control|bits\(5)))) ) ) # ( \adc_dac|audio_control|Add1~17_sumout\ & ( ((!\adc_dac|audio_control|Mux0~4_combout\ & (\adc_dac|audio_control|bits\(6) & 
-- (\adc_dac|audio_control|Add1~13_sumout\))) # (\adc_dac|audio_control|Mux0~4_combout\ & (((!\adc_dac|audio_control|Add1~13_sumout\) # (\adc_dac|audio_control|bits\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100011101001100110000110000110011000111010011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_bits\(5),
	datab => \adc_dac|audio_control|ALT_INV_Mux0~4_combout\,
	datac => \adc_dac|audio_control|ALT_INV_bits\(6),
	datad => \adc_dac|audio_control|ALT_INV_Add1~13_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Add1~17_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_bits\(7),
	datag => \adc_dac|audio_control|ALT_INV_bits\(4),
	combout => \adc_dac|audio_control|Mux0~0_combout\);

-- Location: MLABCELL_X25_Y44_N6
\adc_dac|audio_control|Selector40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector40~0_combout\ = ( \adc_dac|audio_control|Selector47~0_combout\ & ( \adc_dac|audio_control|WideNor1~1_combout\ & ( (\adc_dac|audio_control|WideNor1~0_combout\) # (\adc_dac|audio_control|Selector42~3_combout\) ) ) ) # ( 
-- !\adc_dac|audio_control|Selector47~0_combout\ & ( \adc_dac|audio_control|WideNor1~1_combout\ & ( (\adc_dac|audio_control|WideNor1~0_combout\) # (\adc_dac|audio_control|Selector42~3_combout\) ) ) ) # ( \adc_dac|audio_control|Selector47~0_combout\ & ( 
-- !\adc_dac|audio_control|WideNor1~1_combout\ & ( (\adc_dac|audio_control|WideNor1~0_combout\) # (\adc_dac|audio_control|Selector42~3_combout\) ) ) ) # ( !\adc_dac|audio_control|Selector47~0_combout\ & ( !\adc_dac|audio_control|WideNor1~1_combout\ & ( 
-- (((\adc_dac|audio_control|addr\(2) & !\adc_dac|audio_control|Selector49~0_combout\)) # (\adc_dac|audio_control|WideNor1~0_combout\)) # (\adc_dac|audio_control|Selector42~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Selector42~3_combout\,
	datab => \adc_dac|audio_control|ALT_INV_WideNor1~0_combout\,
	datac => \adc_dac|audio_control|ALT_INV_addr\(2),
	datad => \adc_dac|audio_control|ALT_INV_Selector49~0_combout\,
	datae => \adc_dac|audio_control|ALT_INV_Selector47~0_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_WideNor1~1_combout\,
	combout => \adc_dac|audio_control|Selector40~0_combout\);

-- Location: FF_X24_Y44_N40
\adc_dac|audio_control|addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	asdata => \adc_dac|audio_control|Selector40~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|addr\(2));

-- Location: MLABCELL_X25_Y44_N57
\adc_dac|audio_control|bits[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|bits[11]~feeder_combout\ = ( \adc_dac|audio_control|addr\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_control|ALT_INV_addr\(2),
	combout => \adc_dac|audio_control|bits[11]~feeder_combout\);

-- Location: FF_X25_Y44_N59
\adc_dac|audio_control|bits[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|bits[11]~feeder_combout\,
	ena => \adc_dac|audio_control|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|bits\(11));

-- Location: MLABCELL_X25_Y43_N42
\adc_dac|audio_control|Selector41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector41~1_combout\ = ( \adc_dac|audio_control|addr\(1) & ( \adc_dac|audio_control|Selector41~0_combout\ ) ) # ( !\adc_dac|audio_control|addr\(1) & ( \adc_dac|audio_control|Selector41~0_combout\ ) ) # ( 
-- \adc_dac|audio_control|addr\(1) & ( !\adc_dac|audio_control|Selector41~0_combout\ & ( ((!\adc_dac|audio_control|WideNor1~1_combout\ & (\adc_dac|audio_control|WideNor1~3_combout\ & \adc_dac|audio_control|WideNor1~2_combout\))) # 
-- (\adc_dac|audio_control|Selector45~0_combout\) ) ) ) # ( !\adc_dac|audio_control|addr\(1) & ( !\adc_dac|audio_control|Selector41~0_combout\ & ( \adc_dac|audio_control|Selector45~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_WideNor1~1_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Selector45~0_combout\,
	datac => \adc_dac|audio_control|ALT_INV_WideNor1~3_combout\,
	datad => \adc_dac|audio_control|ALT_INV_WideNor1~2_combout\,
	datae => \adc_dac|audio_control|ALT_INV_addr\(1),
	dataf => \adc_dac|audio_control|ALT_INV_Selector41~0_combout\,
	combout => \adc_dac|audio_control|Selector41~1_combout\);

-- Location: FF_X25_Y43_N40
\adc_dac|audio_control|addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	asdata => \adc_dac|audio_control|Selector41~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|addr\(1));

-- Location: FF_X25_Y44_N44
\adc_dac|audio_control|bits[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	asdata => \adc_dac|audio_control|addr\(1),
	sload => VCC,
	ena => \adc_dac|audio_control|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|bits\(10));

-- Location: FF_X25_Y43_N32
\adc_dac|audio_control|addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	asdata => \adc_dac|audio_control|Selector42~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|addr\(0));

-- Location: LABCELL_X24_Y43_N54
\adc_dac|audio_control|Equal19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Equal19~0_combout\ = ( \adc_dac|audio_control|Add2~121_sumout\ & ( \adc_dac|audio_control|Add2~117_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_control|ALT_INV_Add2~117_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Add2~121_sumout\,
	combout => \adc_dac|audio_control|Equal19~0_combout\);

-- Location: MLABCELL_X25_Y43_N24
\adc_dac|audio_control|Selector42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector42~0_combout\ = ( \adc_dac|audio_control|Equal9~4_combout\ & ( \adc_dac|audio_control|Equal11~0_combout\ & ( (\adc_dac|audio_control|Equal9~1_combout\ & (\adc_dac|audio_control|Equal19~0_combout\ & 
-- ((!\adc_dac|audio_control|Add2~113_sumout\) # (\adc_dac|audio_control|Equal15~0_combout\)))) ) ) ) # ( \adc_dac|audio_control|Equal9~4_combout\ & ( !\adc_dac|audio_control|Equal11~0_combout\ & ( (\adc_dac|audio_control|Equal9~1_combout\ & 
-- (\adc_dac|audio_control|Equal15~0_combout\ & (\adc_dac|audio_control|Equal19~0_combout\ & \adc_dac|audio_control|Add2~113_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000010100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal9~1_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal15~0_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal19~0_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Add2~113_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Equal9~4_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal11~0_combout\,
	combout => \adc_dac|audio_control|Selector42~0_combout\);

-- Location: MLABCELL_X25_Y43_N12
\adc_dac|audio_control|Selector42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector42~1_combout\ = ( !\adc_dac|audio_control|Equal15~2_combout\ & ( (!\adc_dac|audio_control|Equal9~14_combout\ & (!\adc_dac|audio_control|Equal17~0_combout\ & ((!\adc_dac|audio_control|Equal13~2_combout\) # 
-- (!\adc_dac|audio_control|Equal13~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000111000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Equal13~2_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Equal13~1_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Equal9~14_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Equal17~0_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal15~2_combout\,
	combout => \adc_dac|audio_control|Selector42~1_combout\);

-- Location: MLABCELL_X25_Y43_N36
\adc_dac|audio_control|Selector42~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector42~2_combout\ = ( \adc_dac|audio_control|WideNor1~1_combout\ & ( \adc_dac|audio_control|WideNor1~2_combout\ & ( (!\adc_dac|audio_control|Selector42~1_combout\) # (\adc_dac|audio_control|Selector42~0_combout\) ) ) ) # ( 
-- !\adc_dac|audio_control|WideNor1~1_combout\ & ( \adc_dac|audio_control|WideNor1~2_combout\ & ( ((!\adc_dac|audio_control|Selector42~1_combout\) # ((\adc_dac|audio_control|WideNor1~3_combout\ & \adc_dac|audio_control|addr\(0)))) # 
-- (\adc_dac|audio_control|Selector42~0_combout\) ) ) ) # ( \adc_dac|audio_control|WideNor1~1_combout\ & ( !\adc_dac|audio_control|WideNor1~2_combout\ & ( (!\adc_dac|audio_control|Selector42~1_combout\) # (\adc_dac|audio_control|Selector42~0_combout\) ) ) ) 
-- # ( !\adc_dac|audio_control|WideNor1~1_combout\ & ( !\adc_dac|audio_control|WideNor1~2_combout\ & ( (!\adc_dac|audio_control|Selector42~1_combout\) # (\adc_dac|audio_control|Selector42~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111111111111000111111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_WideNor1~3_combout\,
	datab => \adc_dac|audio_control|ALT_INV_addr\(0),
	datac => \adc_dac|audio_control|ALT_INV_Selector42~0_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Selector42~1_combout\,
	datae => \adc_dac|audio_control|ALT_INV_WideNor1~1_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_WideNor1~2_combout\,
	combout => \adc_dac|audio_control|Selector42~2_combout\);

-- Location: FF_X25_Y43_N31
\adc_dac|audio_control|addr[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	asdata => \adc_dac|audio_control|Selector42~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|addr[0]~DUPLICATE_q\);

-- Location: FF_X29_Y44_N52
\adc_dac|audio_control|bits[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	asdata => \adc_dac|audio_control|addr[0]~DUPLICATE_q\,
	sload => VCC,
	ena => \adc_dac|audio_control|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|bits\(9));

-- Location: MLABCELL_X25_Y43_N3
\adc_dac|audio_control|Selector39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector39~0_combout\ = ( \adc_dac|audio_control|Equal9~14_combout\ ) # ( !\adc_dac|audio_control|Equal9~14_combout\ & ( ((\adc_dac|audio_control|WideNor1~3_combout\ & (\adc_dac|audio_control|WideNor1~2_combout\ & 
-- \adc_dac|audio_control|addr\(3)))) # (\adc_dac|audio_control|WideNor1~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111111000000011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_WideNor1~3_combout\,
	datab => \adc_dac|audio_control|ALT_INV_WideNor1~2_combout\,
	datac => \adc_dac|audio_control|ALT_INV_addr\(3),
	datad => \adc_dac|audio_control|ALT_INV_WideNor1~1_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Equal9~14_combout\,
	combout => \adc_dac|audio_control|Selector39~0_combout\);

-- Location: LABCELL_X24_Y44_N36
\adc_dac|audio_control|addr[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|addr[3]~feeder_combout\ = ( \adc_dac|audio_control|Selector39~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_control|ALT_INV_Selector39~0_combout\,
	combout => \adc_dac|audio_control|addr[3]~feeder_combout\);

-- Location: FF_X24_Y44_N37
\adc_dac|audio_control|addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_scl_clk~q\,
	d => \adc_dac|audio_control|addr[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|addr\(3));

-- Location: FF_X27_Y44_N20
\adc_dac|audio_control|bits[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	asdata => \adc_dac|audio_control|addr\(3),
	sload => VCC,
	ena => \adc_dac|audio_control|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|bits\(12));

-- Location: MLABCELL_X25_Y44_N42
\adc_dac|audio_control|Mux0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Mux0~12_combout\ = ( !\adc_dac|audio_control|Add1~17_sumout\ & ( (!\adc_dac|audio_control|Add1~9_sumout\ & (((\adc_dac|audio_control|bits\(12) & (\adc_dac|audio_control|Add1~13_sumout\))))) # (\adc_dac|audio_control|Add1~9_sumout\ & 
-- ((((!\adc_dac|audio_control|Add1~13_sumout\ & \adc_dac|audio_control|bits\(9)))))) ) ) # ( \adc_dac|audio_control|Add1~17_sumout\ & ( (!\adc_dac|audio_control|Add1~13_sumout\ & ((!\adc_dac|audio_control|Add1~9_sumout\ & 
-- (((\adc_dac|audio_control|bits\(10))))) # (\adc_dac|audio_control|Add1~9_sumout\ & (\adc_dac|audio_control|bits\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001010000110110000000001010101000010100001101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Add1~9_sumout\,
	datab => \adc_dac|audio_control|ALT_INV_bits\(11),
	datac => \adc_dac|audio_control|ALT_INV_bits\(10),
	datad => \adc_dac|audio_control|ALT_INV_Add1~13_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Add1~17_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_bits\(9),
	datag => \adc_dac|audio_control|ALT_INV_bits\(12),
	combout => \adc_dac|audio_control|Mux0~12_combout\);

-- Location: MLABCELL_X25_Y44_N36
\adc_dac|audio_control|Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Mux0~8_combout\ = ( !\adc_dac|audio_control|Add1~5_sumout\ & ( (((!\adc_dac|audio_control|Add1~1_sumout\ & ((\adc_dac|audio_control|Mux0~0_combout\))) # (\adc_dac|audio_control|Add1~1_sumout\ & 
-- (\adc_dac|audio_control|Mux0~12_combout\)))) ) ) # ( \adc_dac|audio_control|Add1~5_sumout\ & ( (!\adc_dac|audio_control|Add1~1_sumout\ & ((!\adc_dac|audio_control|Add1~17_sumout\ & (\adc_dac|audio_control|Add1~13_sumout\)) # 
-- (\adc_dac|audio_control|Add1~17_sumout\ & (!\adc_dac|audio_control|Add1~13_sumout\ & (!\adc_dac|audio_control|Add1~9_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111011000100000000011111111000011110110001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Add1~17_sumout\,
	datab => \adc_dac|audio_control|ALT_INV_Add1~13_sumout\,
	datac => \adc_dac|audio_control|ALT_INV_Add1~9_sumout\,
	datad => \adc_dac|audio_control|ALT_INV_Add1~1_sumout\,
	datae => \adc_dac|audio_control|ALT_INV_Add1~5_sumout\,
	dataf => \adc_dac|audio_control|ALT_INV_Mux0~0_combout\,
	datag => \adc_dac|audio_control|ALT_INV_Mux0~12_combout\,
	combout => \adc_dac|audio_control|Mux0~8_combout\);

-- Location: LABCELL_X27_Y44_N57
\adc_dac|audio_control|Selector37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector37~0_combout\ = (\adc_dac|audio_control|sda_bit~q\ & ((!\adc_dac|audio_control|state.idle~q\) # ((\adc_dac|audio_control|state.data_ack~q\) # (\adc_dac|audio_control|state.stop~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111111000000001011111100000000101111110000000010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_state.idle~q\,
	datab => \adc_dac|audio_control|ALT_INV_state.stop~q\,
	datac => \adc_dac|audio_control|ALT_INV_state.data_ack~q\,
	datad => \adc_dac|audio_control|ALT_INV_sda_bit~q\,
	combout => \adc_dac|audio_control|Selector37~0_combout\);

-- Location: LABCELL_X27_Y44_N6
\adc_dac|audio_control|Selector37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|Selector37~1_combout\ = ( \adc_dac|audio_control|Selector5~0_combout\ & ( (\adc_dac|audio_control|Selector37~0_combout\) # (\adc_dac|audio_control|Mux0~8_combout\) ) ) # ( !\adc_dac|audio_control|Selector5~0_combout\ & ( 
-- ((\adc_dac|audio_control|Mux0~8_combout\ & ((\adc_dac|audio_control|Selector4~0_combout\) # (\adc_dac|audio_control|Selector3~0_combout\)))) # (\adc_dac|audio_control|Selector37~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100111111000111110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_Selector3~0_combout\,
	datab => \adc_dac|audio_control|ALT_INV_Mux0~8_combout\,
	datac => \adc_dac|audio_control|ALT_INV_Selector37~0_combout\,
	datad => \adc_dac|audio_control|ALT_INV_Selector4~0_combout\,
	dataf => \adc_dac|audio_control|ALT_INV_Selector5~0_combout\,
	combout => \adc_dac|audio_control|Selector37~1_combout\);

-- Location: FF_X27_Y44_N7
\adc_dac|audio_control|sda_bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \adc_dac|audio_control|ALT_INV_sda_clk~q\,
	d => \adc_dac|audio_control|Selector37~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_control|sda_bit~q\);

-- Location: LABCELL_X27_Y44_N48
\adc_dac|audio_control|sda~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_control|sda~1_combout\ = ( \adc_dac|audio_control|state.addr_ack~q\ ) # ( !\adc_dac|audio_control|state.addr_ack~q\ & ( (((!\adc_dac|audio_control|state.idle~q\) # (\adc_dac|audio_control|state.devi_ack~q\)) # 
-- (\adc_dac|audio_control|state.data_ack~q\)) # (\adc_dac|audio_control|sda_bit~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101111111111111110111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_control|ALT_INV_sda_bit~q\,
	datab => \adc_dac|audio_control|ALT_INV_state.data_ack~q\,
	datac => \adc_dac|audio_control|ALT_INV_state.devi_ack~q\,
	datad => \adc_dac|audio_control|ALT_INV_state.idle~q\,
	dataf => \adc_dac|audio_control|ALT_INV_state.addr_ack~q\,
	combout => \adc_dac|audio_control|sda~1_combout\);

-- Location: IOIBUF_X16_Y81_N18
\AUD_BCLK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => AUD_BCLK,
	o => \AUD_BCLK~input_o\);

-- Location: CLKCTRL_G12
\AUD_BCLK~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \AUD_BCLK~input_o\,
	outclk => \AUD_BCLK~inputCLKENA0_outclk\);

-- Location: IOIBUF_X24_Y81_N1
\AUD_DACLRCK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => AUD_DACLRCK,
	o => \AUD_DACLRCK~input_o\);

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G6
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: FF_X36_Y53_N8
\asp_example|edge\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|edge~q\);

-- Location: LABCELL_X36_Y53_N42
\asp_example|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Selector1~0_combout\ = ( \asp_example|state\(2) & ( \asp_example|edge~q\ & ( (\KEY[0]~input_o\ & (((\asp_example|state\(1)) # (\asp_example|state\(3))) # (\asp_example|state\(0)))) ) ) ) # ( !\asp_example|state\(2) & ( \asp_example|edge~q\ & 
-- ( (\KEY[0]~input_o\ & (!\asp_example|state\(0) & (\asp_example|state\(3) & !\asp_example|state\(1)))) ) ) ) # ( \asp_example|state\(2) & ( !\asp_example|edge~q\ & ( ((\asp_example|state\(1)) # (\asp_example|state\(3))) # (\asp_example|state\(0)) ) ) ) # ( 
-- !\asp_example|state\(2) & ( !\asp_example|edge~q\ & ( (!\asp_example|state\(0) & (\asp_example|state\(3) & !\asp_example|state\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000001111111111111100000100000000000001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \asp_example|ALT_INV_state\(0),
	datac => \asp_example|ALT_INV_state\(3),
	datad => \asp_example|ALT_INV_state\(1),
	datae => \asp_example|ALT_INV_state\(2),
	dataf => \asp_example|ALT_INV_edge~q\,
	combout => \asp_example|Selector1~0_combout\);

-- Location: LABCELL_X36_Y53_N54
\asp_example|state~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|state~1_combout\ = ( \asp_example|state\(1) & ( \asp_example|edge~q\ & ( ((!\KEY[0]~input_o\ & \asp_example|state\(3))) # (\asp_example|state\(2)) ) ) ) # ( !\asp_example|state\(1) & ( \asp_example|edge~q\ & ( (!\KEY[0]~input_o\ & 
-- (((\asp_example|state\(2) & \asp_example|state\(0))) # (\asp_example|state\(3)))) # (\KEY[0]~input_o\ & (\asp_example|state\(2))) ) ) ) # ( \asp_example|state\(1) & ( !\asp_example|edge~q\ & ( \asp_example|state\(2) ) ) ) # ( !\asp_example|state\(1) & ( 
-- !\asp_example|edge~q\ & ( \asp_example|state\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100011011001110110011101100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \asp_example|ALT_INV_state\(2),
	datac => \asp_example|ALT_INV_state\(3),
	datad => \asp_example|ALT_INV_state\(0),
	datae => \asp_example|ALT_INV_state\(1),
	dataf => \asp_example|ALT_INV_edge~q\,
	combout => \asp_example|state~1_combout\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: MLABCELL_X34_Y54_N30
\tdma_min|slots|count[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|slots|count[0]~1_combout\ = ( !\tdma_min|slots|count\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|slots|count[0]~1_combout\);

-- Location: FF_X34_Y54_N31
\tdma_min|slots|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|slots|count[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|slots|count\(0));

-- Location: LABCELL_X29_Y53_N0
\tdma_min|slots|count[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|slots|count[1]~0_combout\ = ( \tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) ) ) # ( !\tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110000110011001100111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|slots|ALT_INV_count\(1),
	combout => \tdma_min|slots|count[1]~0_combout\);

-- Location: FF_X29_Y53_N1
\tdma_min|slots|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|slots|count[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|slots|count\(1));

-- Location: MLABCELL_X28_Y52_N30
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LABCELL_X33_Y52_N30
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: FF_X33_Y52_N31
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LABCELL_X33_Y52_N33
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X33_Y52_N35
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: LABCELL_X33_Y52_N36
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X33_Y52_N37
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: LABCELL_X33_Y52_N39
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X33_Y52_N40
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: LABCELL_X33_Y52_N42
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X33_Y52_N44
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: LABCELL_X33_Y52_N45
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X33_Y52_N47
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: LABCELL_X33_Y52_N48
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X33_Y52_N50
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: LABCELL_X33_Y52_N51
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( VCC ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

-- Location: FF_X33_Y52_N53
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: LABCELL_X33_Y52_N0
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ = ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & ( 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & ( (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & 
-- !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\);

-- Location: LABCELL_X33_Y52_N6
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0) = ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & ( (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire[0]~0_combout\ & 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|ALT_INV_aneb_result_wire[0]~0_combout\,
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0));

-- Location: FF_X33_Y52_N7
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|three_comparison|aneb_result_wire\(0),
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: FF_X33_Y52_N4
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\,
	sload => VCC,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: MLABCELL_X28_Y52_N0
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ((!\tdma_min|interfaces:1:interface|Equal0~1_combout\) # 
-- ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\) # (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000000111111100000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: FF_X28_Y52_N1
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: MLABCELL_X28_Y52_N9
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X28_Y52_N11
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:1:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: MLABCELL_X28_Y52_N12
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & ( (\tdma_min|interfaces:1:interface|Equal0~1_combout\ & 
-- (\tdma_min|interfaces:1:interface|Equal0~0_combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: FF_X28_Y52_N32
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: FF_X28_Y52_N17
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: MLABCELL_X28_Y52_N15
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (!\tdma_min|interfaces:1:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1))))) # (\tdma_min|interfaces:1:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)))) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0))))) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: MLABCELL_X28_Y52_N33
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X28_Y52_N35
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: FF_X28_Y52_N20
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: MLABCELL_X28_Y52_N18
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (!\tdma_min|interfaces:1:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2))))) # (\tdma_min|interfaces:1:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)))) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1))))) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: MLABCELL_X28_Y52_N36
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X28_Y52_N37
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: FF_X28_Y52_N23
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: MLABCELL_X28_Y52_N21
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (!\tdma_min|interfaces:1:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3))))) # (\tdma_min|interfaces:1:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)))) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2))))) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: MLABCELL_X28_Y52_N39
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X28_Y52_N40
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: FF_X28_Y52_N56
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: MLABCELL_X28_Y52_N54
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (!\tdma_min|interfaces:1:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4))))) # (\tdma_min|interfaces:1:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)))) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3))))) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: MLABCELL_X28_Y52_N42
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X28_Y52_N44
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: FF_X28_Y52_N59
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: MLABCELL_X28_Y52_N57
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (!\tdma_min|interfaces:1:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5))))) # (\tdma_min|interfaces:1:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)))) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4))))) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: MLABCELL_X28_Y52_N45
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X28_Y52_N47
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: FF_X28_Y52_N29
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: MLABCELL_X28_Y52_N27
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (!\tdma_min|interfaces:1:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6))))) # (\tdma_min|interfaces:1:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)))) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5))))) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: MLABCELL_X28_Y52_N48
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

-- Location: FF_X28_Y52_N50
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: FF_X28_Y52_N26
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: MLABCELL_X28_Y52_N24
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (!\tdma_min|interfaces:1:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7))))) # (\tdma_min|interfaces:1:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)))) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6))))) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: M10K_X26_Y53_N0
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => GND,
	portadatain => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y53_N36
\tdma_min|interfaces:1:interface|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|Equal0~1_combout\ = ( \tdma_min|slots|count\(0) & ( (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) $ (\tdma_min|slots|count\(1)))) ) ) # ( !\tdma_min|slots|count\(0) & ( 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) $ (\tdma_min|slots|count\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000011000011000000001111000000001100001100000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	datad => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|interfaces:1:interface|Equal0~1_combout\);

-- Location: FF_X28_Y52_N5
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: MLABCELL_X28_Y52_N3
\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- (!\tdma_min|interfaces:1:interface|Equal0~1_combout\ & (((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0))))) # (\tdma_min|interfaces:1:interface|Equal0~1_combout\ & 
-- ((!\tdma_min|interfaces:1:interface|Equal0~0_combout\ & ((\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0)))) # (\tdma_min|interfaces:1:interface|Equal0~0_combout\ & 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)))) ) ) # ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100010000111111100001000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~1_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	combout => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X27_Y53_N0
\tdma_min|interfaces:1:interface|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|Equal0~0_combout\ = ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & ( 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & 
-- (!\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	combout => \tdma_min|interfaces:1:interface|Equal0~0_combout\);

-- Location: LABCELL_X33_Y53_N18
\tdma_min|interfaces:1:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|ack~combout\ = ( !\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( \tdma_min|slots|count\(0) & ( (\tdma_min|interfaces:1:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (!\tdma_min|slots|count\(1) $ (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) ) # ( 
-- \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( !\tdma_min|slots|count\(0) & ( (\tdma_min|interfaces:1:interface|Equal0~0_combout\ & 
-- (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (!\tdma_min|slots|count\(1) $ (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000100000010000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_Equal0~0_combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|interfaces:1:interface|ack~combout\);

-- Location: LABCELL_X29_Y54_N9
\tdma_min|interfaces:1:interface|push[31]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[31]~4_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) & ( \tdma_min|interfaces:1:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	combout => \tdma_min|interfaces:1:interface|push[31]~4_combout\);

-- Location: MLABCELL_X39_Y52_N30
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X39_Y52_N31
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: MLABCELL_X39_Y52_N33
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X39_Y52_N35
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: MLABCELL_X39_Y52_N36
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X39_Y52_N37
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: MLABCELL_X39_Y52_N39
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X39_Y52_N40
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: MLABCELL_X39_Y52_N42
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X39_Y52_N44
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: MLABCELL_X39_Y52_N45
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: FF_X39_Y52_N46
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: MLABCELL_X39_Y52_N48
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\);

-- Location: FF_X39_Y52_N49
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: MLABCELL_X39_Y52_N51
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\);

-- Location: FF_X39_Y52_N52
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7));

-- Location: FF_X37_Y55_N14
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: LABCELL_X37_Y55_N30
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: LABCELL_X37_Y55_N0
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X37_Y55_N2
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:2:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: LABCELL_X37_Y55_N54
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ = ( \tdma_min|interfaces:2:interface|ack~0_combout\ & ( (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & 
-- \tdma_min|interfaces:2:interface|ack~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\);

-- Location: FF_X37_Y55_N31
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: LABCELL_X37_Y55_N12
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- ((\tdma_min|interfaces:2:interface|ack~0_combout\ & \tdma_min|interfaces:2:interface|ack~1_combout\)) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & 
-- ((!\tdma_min|interfaces:2:interface|ack~0_combout\) # (!\tdma_min|interfaces:2:interface|ack~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000010001111111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: FF_X37_Y55_N17
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: LABCELL_X37_Y55_N33
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X37_Y55_N35
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: LABCELL_X37_Y55_N15
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- ((\tdma_min|interfaces:2:interface|ack~0_combout\ & \tdma_min|interfaces:2:interface|ack~1_combout\)) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & 
-- ((!\tdma_min|interfaces:2:interface|ack~0_combout\) # (!\tdma_min|interfaces:2:interface|ack~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000010001111111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: LABCELL_X37_Y55_N36
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X37_Y55_N38
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: FF_X37_Y55_N20
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: LABCELL_X37_Y55_N18
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = (!\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3))))) # (\tdma_min|interfaces:2:interface|ack~0_combout\ & ((!\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)))) # (\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: LABCELL_X37_Y55_N39
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X37_Y55_N41
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: FF_X37_Y55_N29
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: LABCELL_X37_Y55_N27
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:2:interface|ack~1_combout\ & ( (!\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)))) # (\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3))) ) ) # ( !\tdma_min|interfaces:2:interface|ack~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: LABCELL_X37_Y55_N42
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X37_Y55_N43
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: FF_X37_Y53_N32
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: LABCELL_X37_Y53_N30
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- \tdma_min|interfaces:2:interface|ack~0_combout\ & ( (!\tdma_min|interfaces:2:interface|ack~1_combout\) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( \tdma_min|interfaces:2:interface|ack~0_combout\ & ( (\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4)) ) ) ) # ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ( 
-- !\tdma_min|interfaces:2:interface|ack~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: LABCELL_X37_Y55_N45
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X37_Y55_N47
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: FF_X37_Y55_N23
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: LABCELL_X37_Y55_N21
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:2:interface|ack~1_combout\ & ( (!\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)))) # (\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5))) ) ) # ( !\tdma_min|interfaces:2:interface|ack~1_combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: LABCELL_X37_Y55_N48
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

-- Location: FF_X37_Y55_N50
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: FF_X37_Y55_N26
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: LABCELL_X37_Y55_N24
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = (!\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7))))) # (\tdma_min|interfaces:2:interface|ack~0_combout\ & ((!\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)))) # (\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: MLABCELL_X28_Y54_N0
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: LABCELL_X24_Y54_N42
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ = \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~q\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\);

-- Location: FF_X24_Y54_N44
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\,
	ena => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: IOIBUF_X8_Y81_N18
\AUD_ADCLRCK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => AUD_ADCLRCK,
	o => \AUD_ADCLRCK~input_o\);

-- Location: FF_X22_Y54_N17
\adc_dac|audio_adc:audio_adc|last\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \AUD_ADCLRCK~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|last~q\);

-- Location: LABCELL_X22_Y54_N30
\adc_dac|audio_adc:audio_adc|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|process_0~0_combout\ = !\AUD_ADCLRCK~input_o\ $ (!\adc_dac|audio_adc:audio_adc|last~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_AUD_ADCLRCK~input_o\,
	datad => \adc_dac|audio_adc:audio_adc|ALT_INV_last~q\,
	combout => \adc_dac|audio_adc:audio_adc|process_0~0_combout\);

-- Location: FF_X22_Y54_N5
\adc_dac|audio_adc:audio_adc|fifo_put\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|process_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo_put~q\);

-- Location: FF_X22_Y54_N43
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	ena => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q\);

-- Location: FF_X22_Y54_N1
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~DUPLICATE_q\);

-- Location: LABCELL_X23_Y54_N30
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q\ & ( 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\ & ( ((!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\) # 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~DUPLICATE_q\)) # (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q\) ) ) ) # ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q\ & ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\ & ( 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q\ & (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~DUPLICATE_q\)) ) ) ) # ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000011001111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity8~DUPLICATE_q\,
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\,
	datad => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a1~DUPLICATE_q\,
	datae => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a2~q\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~q\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout\);

-- Location: FF_X23_Y54_N31
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q\);

-- Location: FF_X23_Y54_N20
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\,
	sload => VCC,
	ena => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LABCELL_X23_Y54_N57
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[2]~feeder_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(2),
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[2]~feeder_combout\);

-- Location: FF_X23_Y54_N59
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(2));

-- Location: FF_X23_Y54_N35
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(2));

-- Location: FF_X23_Y54_N41
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(2));

-- Location: LABCELL_X24_Y54_N18
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ = ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\);

-- Location: FF_X24_Y54_N19
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\,
	ena => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LABCELL_X23_Y54_N54
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[0]~feeder_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(0),
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[0]~feeder_combout\);

-- Location: FF_X23_Y54_N56
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(0));

-- Location: FF_X23_Y54_N44
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(0));

-- Location: FF_X23_Y54_N50
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(0));

-- Location: LABCELL_X23_Y54_N18
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(0) & ( 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\ & (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q\ $ 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(2)))) ) ) # ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(0) & ( 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\ & (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q\ $ 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100001001000010010000100110010000100100001001000010010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a2~q\,
	datab => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(2),
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~q\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(0),
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X22_Y54_N37
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~DUPLICATE_q\,
	sload => VCC,
	ena => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(1));

-- Location: FF_X23_Y54_N32
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\);

-- Location: FF_X22_Y54_N46
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\,
	sload => VCC,
	ena => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(2));

-- Location: LABCELL_X22_Y54_N39
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ = ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~q\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\);

-- Location: FF_X22_Y54_N41
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\,
	ena => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(0));

-- Location: LABCELL_X23_Y54_N3
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(0) & ( 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(0) & (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(2) $ 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(2)))) ) ) # ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(0) & ( 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(0) & (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(2) $ 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000010010000100100001001000000001001000010010000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(2),
	datab => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(2),
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(0),
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(0),
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X24_Y54_N45
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\);

-- Location: FF_X24_Y54_N47
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder_combout\,
	ena => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: FF_X23_Y54_N38
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(1));

-- Location: FF_X23_Y54_N52
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(1));

-- Location: FF_X23_Y54_N28
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(1));

-- Location: LABCELL_X23_Y54_N15
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\ & ( 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(1) & ( (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (((\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(1))))) # (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ & (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~DUPLICATE_q\))) ) ) ) # ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\ & ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(1) & ( 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ & 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~DUPLICATE_q\)) ) ) ) # ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(1) & ( (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (((!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(1))))) # (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ & (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~DUPLICATE_q\))) ) ) ) # ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\ & ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(1) & ( 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ & 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000101110100001000000000001000000010000000110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\,
	datab => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a1~DUPLICATE_q\,
	datad => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(1),
	datae => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~1_combout\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(1),
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2_combout\);

-- Location: FF_X23_Y54_N17
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\);

-- Location: LABCELL_X23_Y54_N45
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\ & ( 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ & ( (!\adc_dac|audio_adc:audio_adc|fifo_put~q\) # ((!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q\) # 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\)) ) ) ) # ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\ & ( 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ & ( (\adc_dac|audio_adc:audio_adc|fifo_put~q\ & (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q\ & 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\)) ) ) ) # ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ & ( (!\adc_dac|audio_adc:audio_adc|fifo_put~q\) # (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q\) ) ) ) # 
-- ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\ & ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ & ( (\adc_dac|audio_adc:audio_adc|fifo_put~q\ & 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001111011101110111000010000000100001110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|ALT_INV_fifo_put~q\,
	datab => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity8~DUPLICATE_q\,
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrfull_eq_comp_msb_mux_reg~q\,
	datae => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~q\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrfull_eq_comp_lsb_mux_reg~q\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout\);

-- Location: FF_X23_Y54_N46
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\);

-- Location: LABCELL_X22_Y54_N0
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\ & ( 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ & ( (!\adc_dac|audio_adc:audio_adc|fifo_put~q\) # (((\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\) # 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\)) # (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~q\)) ) ) ) # ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\ & ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ & ( (\adc_dac|audio_adc:audio_adc|fifo_put~q\ & 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~q\ & (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\ & 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\))) ) ) ) # ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ & ( (!\adc_dac|audio_adc:audio_adc|fifo_put~q\) # ((\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\) # 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~q\)) ) ) ) # ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ & ( (\adc_dac|audio_adc:audio_adc|fifo_put~q\ & (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~q\ & 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000101111111011111101000000000000001011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|ALT_INV_fifo_put~q\,
	datab => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity8~q\,
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~q\,
	datad => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrfull_eq_comp_msb_mux_reg~q\,
	datae => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a1~q\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrfull_eq_comp_lsb_mux_reg~q\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout\);

-- Location: FF_X22_Y54_N2
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\);

-- Location: LABCELL_X22_Y54_N6
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~0_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\ & ( 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\ ) ) # ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\ & ( (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\) # 
-- (((!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\) # (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\)) # 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~q\)) ) ) ) # ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\ & ( (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~q\ & (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\ & 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000111111111011111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\,
	datab => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity8~q\,
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a1~q\,
	datad => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~q\,
	datae => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a4~q\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a2~DUPLICATE_q\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~0_combout\);

-- Location: FF_X22_Y54_N7
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\);

-- Location: LABCELL_X22_Y54_N42
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~DUPLICATE_q\ & ( 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\ & ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\ $ 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\ $ (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\)) ) ) ) # ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~DUPLICATE_q\ & ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\ $ (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\ $ 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\)) ) ) ) # ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~DUPLICATE_q\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\ & ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\ $ 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\ $ (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\)) ) ) ) # ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~DUPLICATE_q\ & ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\ $ (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\ $ 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100101100110011001101001100101100110100110011001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a4~q\,
	datab => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a3~q\,
	datad => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~q\,
	datae => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a1~DUPLICATE_q\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a2~DUPLICATE_q\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\);

-- Location: FF_X22_Y54_N44
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	ena => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~q\);

-- Location: LABCELL_X23_Y54_N24
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~0_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\ & ( 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q\ & ( (((!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\) # 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\)) # (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~DUPLICATE_q\)) # 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~q\) ) ) ) # ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\ & ( 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q\ & ( (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~q\ & 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~DUPLICATE_q\ & (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\))) ) ) ) # ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000010001111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity8~q\,
	datab => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a1~DUPLICATE_q\,
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\,
	datad => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~q\,
	datae => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a3~q\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a2~q\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~0_combout\);

-- Location: FF_X23_Y54_N25
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\);

-- Location: FF_X22_Y54_N50
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\,
	sload => VCC,
	ena => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(3));

-- Location: FF_X23_Y54_N10
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: FF_X25_Y54_N50
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(3));

-- Location: FF_X25_Y54_N19
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(3));

-- Location: MLABCELL_X25_Y54_N39
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[3]~feeder_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe12a\(3),
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[3]~feeder_combout\);

-- Location: FF_X25_Y54_N40
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(3));

-- Location: FF_X22_Y54_N52
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\,
	sload => VCC,
	ena => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g[4]~DUPLICATE_q\);

-- Location: FF_X23_Y54_N14
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g[4]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: FF_X25_Y54_N41
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(4));

-- Location: FF_X25_Y54_N23
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(4));

-- Location: FF_X25_Y54_N25
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(4));

-- Location: MLABCELL_X25_Y54_N30
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0_combout\ = ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~combout\ & ( 
-- ((!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & ((!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(4))) # (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(3)))) # 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & ((!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(3)) # 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(4)))))) ) ) # ( 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~combout\ & ( (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(3) & (((!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(4) 
-- $ (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(4))) # (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(3))))) # 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(3) & (((!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(3)) # 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(4) $ (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011111111001111010111111010111111110011111111001111010111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(3),
	datab => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~q\,
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(4),
	datad => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(3),
	datae => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(4),
	datag => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X25_Y54_N32
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\);

-- Location: FF_X27_Y54_N49
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: FF_X25_Y54_N29
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(1));

-- Location: FF_X25_Y54_N47
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(1));

-- Location: FF_X25_Y54_N2
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(1));

-- Location: FF_X27_Y54_N28
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: MLABCELL_X25_Y54_N54
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\(0),
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout\);

-- Location: FF_X25_Y54_N56
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(0));

-- Location: FF_X25_Y54_N52
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(0));

-- Location: FF_X25_Y54_N17
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(0));

-- Location: FF_X23_Y54_N58
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: FF_X25_Y54_N59
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(2));

-- Location: FF_X25_Y54_N43
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(2));

-- Location: FF_X25_Y54_N13
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(2));

-- Location: MLABCELL_X25_Y54_N3
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & ( 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(2) & ( (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(0) & !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~combout\)) ) ) ) # ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(2) & ( 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(0) & 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~combout\)) ) ) ) # ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(2) & ( (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(0) & !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~combout\)) ) ) ) # ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(2) & ( 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(0) & 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000101000000000000000000101000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~q\,
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(0),
	datad => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	datae => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(2),
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X25_Y54_N12
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(0) & ( 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~combout\ & (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(0) & (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(2))))) ) ) # ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(0) & ( 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~combout\ & (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(0) & (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000010000010000000001000000000100000000010000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	datab => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(2),
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(0),
	datad => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(2),
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(0),
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X25_Y54_N6
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ & ( 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(1) & (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(1) & 
-- ((!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\) # (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\)))) # 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(1) & (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(1) & 
-- ((!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\) # (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\)))) ) ) # ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ & ( (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\) # 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ $ (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100111100111111110011110001011010000110000101101000011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(1),
	datab => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\,
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(1),
	datad => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~1_combout\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2_combout\);

-- Location: FF_X25_Y54_N7
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\);

-- Location: MLABCELL_X25_Y54_N15
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~combout\ = ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_msb_aeb~q\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_lsb_aeb~q\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~combout\);

-- Location: FF_X24_Y54_N22
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	ena => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q\);

-- Location: LABCELL_X22_Y54_N54
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~combout\ & ( 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ ) ) # ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~combout\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ $ (((\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q\) # 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100001110111100010000111011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\,
	datab => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~DUPLICATE_q\,
	datad => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\);

-- Location: FF_X22_Y54_N55
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\);

-- Location: MLABCELL_X25_Y54_N9
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~combout\ & ( 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\,
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\,
	datad => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~q\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: MLABCELL_X25_Y54_N48
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & ( 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ ) ) ) # ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & ( 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ ) ) ) # ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~q\,
	datae => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~q\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~1_combout\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\);

-- Location: FF_X25_Y54_N49
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\);

-- Location: LABCELL_X24_Y54_N6
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ ) ) # ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & ( 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000000001111000011111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~q\,
	datae => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LABCELL_X24_Y54_N21
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ $ (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ $ 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\)) ) ) # ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ $ (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ $ 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010010110100101101001011001101001011010010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~q\,
	datab => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~0_combout\,
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: FF_X24_Y54_N23
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	ena => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\);

-- Location: LABCELL_X24_Y54_N30
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout\ = !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ $ 
-- (((!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\) # (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010101111010100001010111101010000101011110101000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~q\,
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	datad => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout\);

-- Location: FF_X24_Y54_N31
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\);

-- Location: LABCELL_X22_Y54_N57
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ $ (((!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\) # 
-- ((\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~combout\) # (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~DUPLICATE_q\)))) ) ) # ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101000000101111110100000010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\,
	datab => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~DUPLICATE_q\,
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	datad => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~q\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\);

-- Location: FF_X22_Y54_N58
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\);

-- Location: MLABCELL_X25_Y54_N27
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & ( 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ ) ) ) # ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ ) ) ) # ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & ( 
-- !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111110101010101010100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~q\,
	datae => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~1_combout\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\);

-- Location: FF_X25_Y54_N28
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\);

-- Location: FF_X24_Y54_N10
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	sload => VCC,
	ena => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: FF_X24_Y54_N16
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(4));

-- Location: LABCELL_X24_Y54_N54
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[4]~feeder_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe15a\(4),
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[4]~feeder_combout\);

-- Location: FF_X24_Y54_N56
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(4));

-- Location: FF_X23_Y54_N26
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(4));

-- Location: LABCELL_X24_Y54_N36
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[3]~feeder_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(3),
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[3]~feeder_combout\);

-- Location: FF_X24_Y54_N38
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(3));

-- Location: FF_X24_Y54_N5
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(3));

-- Location: FF_X23_Y54_N47
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(3));

-- Location: LABCELL_X23_Y54_N6
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0_combout\ = ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & ( 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(4) & (((\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g[4]~DUPLICATE_q\ & 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(3) $ (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(3))))))) # 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(4) & (((!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g[4]~DUPLICATE_q\ & 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(3) $ (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(3))))))) ) ) # ( 
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & ( (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(4) & 
-- (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\ & (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\ $ 
-- ((!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(3)))))) # (\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(4) & 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\ & (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\ $ 
-- ((!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(3)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000001011010000100100100100001011010000000000001001001001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(4),
	datab => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a3~q\,
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a4~q\,
	datad => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(3),
	datae => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(3),
	datag => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g[4]~DUPLICATE_q\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X23_Y54_N8
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\);

-- Location: LABCELL_X23_Y54_N21
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ & ( 
-- (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\ & \adc_dac|audio_adc:audio_adc|fifo_put~q\) ) ) # ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ & ( 
-- \adc_dac|audio_adc:audio_adc|fifo_put~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrfull_eq_comp_msb_mux_reg~q\,
	datad => \adc_dac|audio_adc:audio_adc|ALT_INV_fifo_put~q\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrfull_eq_comp_lsb_mux_reg~q\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: MLABCELL_X25_Y54_N36
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~_wirecell_combout\ = !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~_wirecell_combout\);

-- Location: IOIBUF_X8_Y81_N1
\AUD_ADCDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_AUD_ADCDAT,
	o => \AUD_ADCDAT~input_o\);

-- Location: LABCELL_X10_Y74_N39
\adc_dac|audio_adc:audio_adc|bits[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|bits[0]~feeder_combout\ = ( \AUD_ADCDAT~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_AUD_ADCDAT~input_o\,
	combout => \adc_dac|audio_adc:audio_adc|bits[0]~feeder_combout\);

-- Location: FF_X10_Y74_N41
\adc_dac|audio_adc:audio_adc|bits[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|bits[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(0));

-- Location: LABCELL_X10_Y74_N36
\adc_dac|audio_adc:audio_adc|bits[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|bits[1]~feeder_combout\ = \adc_dac|audio_adc:audio_adc|bits\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_adc:audio_adc|ALT_INV_bits\(0),
	combout => \adc_dac|audio_adc:audio_adc|bits[1]~feeder_combout\);

-- Location: FF_X10_Y74_N38
\adc_dac|audio_adc:audio_adc|bits[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|bits[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(1));

-- Location: FF_X10_Y74_N32
\adc_dac|audio_adc:audio_adc|bits[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(2));

-- Location: LABCELL_X10_Y74_N33
\adc_dac|audio_adc:audio_adc|bits[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|bits[3]~feeder_combout\ = \adc_dac|audio_adc:audio_adc|bits\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_adc:audio_adc|ALT_INV_bits\(2),
	combout => \adc_dac|audio_adc:audio_adc|bits[3]~feeder_combout\);

-- Location: FF_X10_Y74_N34
\adc_dac|audio_adc:audio_adc|bits[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|bits[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(3));

-- Location: LABCELL_X27_Y60_N42
\adc_dac|audio_adc:audio_adc|bits[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|bits[4]~feeder_combout\ = ( \adc_dac|audio_adc:audio_adc|bits\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|ALT_INV_bits\(3),
	combout => \adc_dac|audio_adc:audio_adc|bits[4]~feeder_combout\);

-- Location: FF_X27_Y60_N44
\adc_dac|audio_adc:audio_adc|bits[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|bits[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(4));

-- Location: LABCELL_X27_Y60_N45
\adc_dac|audio_adc:audio_adc|bits[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|bits[5]~feeder_combout\ = \adc_dac|audio_adc:audio_adc|bits\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_adc:audio_adc|ALT_INV_bits\(4),
	combout => \adc_dac|audio_adc:audio_adc|bits[5]~feeder_combout\);

-- Location: FF_X27_Y60_N47
\adc_dac|audio_adc:audio_adc|bits[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|bits[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(5));

-- Location: FF_X27_Y60_N38
\adc_dac|audio_adc:audio_adc|bits[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(6));

-- Location: FF_X27_Y60_N41
\adc_dac|audio_adc:audio_adc|bits[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(7));

-- Location: FF_X27_Y60_N1
\adc_dac|audio_adc:audio_adc|bits[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(8));

-- Location: FF_X27_Y57_N44
\adc_dac|audio_adc:audio_adc|bits[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(9));

-- Location: LABCELL_X27_Y57_N45
\adc_dac|audio_adc:audio_adc|bits[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|bits[10]~feeder_combout\ = \adc_dac|audio_adc:audio_adc|bits\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_adc:audio_adc|ALT_INV_bits\(9),
	combout => \adc_dac|audio_adc:audio_adc|bits[10]~feeder_combout\);

-- Location: FF_X27_Y57_N47
\adc_dac|audio_adc:audio_adc|bits[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|bits[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(10));

-- Location: FF_X27_Y57_N38
\adc_dac|audio_adc:audio_adc|bits[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(11));

-- Location: FF_X27_Y57_N41
\adc_dac|audio_adc:audio_adc|bits[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(12));

-- Location: FF_X27_Y57_N1
\adc_dac|audio_adc:audio_adc|bits[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(13));

-- Location: LABCELL_X27_Y54_N21
\adc_dac|audio_adc:audio_adc|bits[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|bits[14]~feeder_combout\ = \adc_dac|audio_adc:audio_adc|bits\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|ALT_INV_bits\(13),
	combout => \adc_dac|audio_adc:audio_adc|bits[14]~feeder_combout\);

-- Location: FF_X27_Y54_N23
\adc_dac|audio_adc:audio_adc|bits[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|bits[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(14));

-- Location: LABCELL_X27_Y54_N18
\adc_dac|audio_adc:audio_adc|fifo_data[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo_data[0]~feeder_combout\ = \adc_dac|audio_adc:audio_adc|bits\(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_adc:audio_adc|ALT_INV_bits\(14),
	combout => \adc_dac|audio_adc:audio_adc|fifo_data[0]~feeder_combout\);

-- Location: FF_X27_Y54_N19
\adc_dac|audio_adc:audio_adc|fifo_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo_data[0]~feeder_combout\,
	sclr => \adc_dac|audio_adc:audio_adc|ALT_INV_process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo_data\(0));

-- Location: FF_X22_Y54_N53
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\,
	sload => VCC,
	ena => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(4));

-- Location: LABCELL_X22_Y54_N48
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ram_address_a[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ram_address_a\(3) = ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(3) & ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(4) ) ) # 
-- ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(3) & ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|wrptr_g\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(3),
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(4),
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ram_address_a\(3));

-- Location: LABCELL_X24_Y54_N33
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\ = ( !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\,
	combout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

-- Location: LABCELL_X27_Y54_N0
\adc_dac|audio_adc:audio_adc|bits[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|bits[15]~feeder_combout\ = \adc_dac|audio_adc:audio_adc|bits\(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_adc:audio_adc|ALT_INV_bits\(14),
	combout => \adc_dac|audio_adc:audio_adc|bits[15]~feeder_combout\);

-- Location: FF_X27_Y54_N2
\adc_dac|audio_adc:audio_adc|bits[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|bits[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(15));

-- Location: FF_X27_Y54_N20
\adc_dac|audio_adc:audio_adc|fifo_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(15),
	sclr => \adc_dac|audio_adc:audio_adc|ALT_INV_process_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo_data\(1));

-- Location: FF_X27_Y54_N52
\adc_dac|audio_adc:audio_adc|bits[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(16));

-- Location: FF_X24_Y54_N28
\adc_dac|audio_adc:audio_adc|fifo_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(16),
	sclr => \adc_dac|audio_adc:audio_adc|ALT_INV_process_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo_data\(2));

-- Location: FF_X27_Y54_N5
\adc_dac|audio_adc:audio_adc|bits[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(17));

-- Location: FF_X27_Y54_N1
\adc_dac|audio_adc:audio_adc|fifo_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(17),
	sclr => \adc_dac|audio_adc:audio_adc|ALT_INV_process_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo_data\(3));

-- Location: FF_X27_Y54_N8
\adc_dac|audio_adc:audio_adc|bits[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(18));

-- Location: FF_X27_Y54_N10
\adc_dac|audio_adc:audio_adc|fifo_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(18),
	sclr => \adc_dac|audio_adc:audio_adc|ALT_INV_process_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo_data\(4));

-- Location: FF_X27_Y54_N44
\adc_dac|audio_adc:audio_adc|bits[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(19));

-- Location: FF_X27_Y54_N46
\adc_dac|audio_adc:audio_adc|fifo_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(19),
	sclr => \adc_dac|audio_adc:audio_adc|ALT_INV_process_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo_data\(5));

-- Location: LABCELL_X27_Y54_N27
\adc_dac|audio_adc:audio_adc|bits[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|bits[20]~feeder_combout\ = \adc_dac|audio_adc:audio_adc|bits\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_adc:audio_adc|ALT_INV_bits\(19),
	combout => \adc_dac|audio_adc:audio_adc|bits[20]~feeder_combout\);

-- Location: FF_X27_Y54_N29
\adc_dac|audio_adc:audio_adc|bits[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|bits[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(20));

-- Location: FF_X27_Y54_N22
\adc_dac|audio_adc:audio_adc|fifo_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(20),
	sclr => \adc_dac|audio_adc:audio_adc|ALT_INV_process_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo_data\(6));

-- Location: FF_X27_Y54_N26
\adc_dac|audio_adc:audio_adc|bits[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(21));

-- Location: FF_X22_Y54_N13
\adc_dac|audio_adc:audio_adc|fifo_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(21),
	sclr => \adc_dac|audio_adc:audio_adc|ALT_INV_process_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo_data\(7));

-- Location: LABCELL_X22_Y54_N15
\adc_dac|audio_adc:audio_adc|bits[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|bits[22]~feeder_combout\ = \adc_dac|audio_adc:audio_adc|bits\(21)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_adc:audio_adc|ALT_INV_bits\(21),
	combout => \adc_dac|audio_adc:audio_adc|bits[22]~feeder_combout\);

-- Location: FF_X22_Y54_N16
\adc_dac|audio_adc:audio_adc|bits[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|bits[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(22));

-- Location: LABCELL_X22_Y54_N18
\adc_dac|audio_adc:audio_adc|fifo_data[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo_data[8]~feeder_combout\ = \adc_dac|audio_adc:audio_adc|bits\(22)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|ALT_INV_bits\(22),
	combout => \adc_dac|audio_adc:audio_adc|fifo_data[8]~feeder_combout\);

-- Location: FF_X22_Y54_N19
\adc_dac|audio_adc:audio_adc|fifo_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo_data[8]~feeder_combout\,
	sclr => \adc_dac|audio_adc:audio_adc|ALT_INV_process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo_data\(8));

-- Location: LABCELL_X22_Y54_N21
\adc_dac|audio_adc:audio_adc|bits[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|bits[23]~feeder_combout\ = \adc_dac|audio_adc:audio_adc|bits\(22)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|ALT_INV_bits\(22),
	combout => \adc_dac|audio_adc:audio_adc|bits[23]~feeder_combout\);

-- Location: FF_X22_Y54_N23
\adc_dac|audio_adc:audio_adc|bits[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|bits[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(23));

-- Location: LABCELL_X22_Y54_N24
\adc_dac|audio_adc:audio_adc|fifo_data[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|fifo_data[9]~feeder_combout\ = \adc_dac|audio_adc:audio_adc|bits\(23)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|ALT_INV_bits\(23),
	combout => \adc_dac|audio_adc:audio_adc|fifo_data[9]~feeder_combout\);

-- Location: FF_X22_Y54_N25
\adc_dac|audio_adc:audio_adc|fifo_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|fifo_data[9]~feeder_combout\,
	sclr => \adc_dac|audio_adc:audio_adc|ALT_INV_process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo_data\(9));

-- Location: LABCELL_X22_Y54_N27
\adc_dac|audio_adc:audio_adc|bits[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|bits[24]~feeder_combout\ = \adc_dac|audio_adc:audio_adc|bits\(23)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|ALT_INV_bits\(23),
	combout => \adc_dac|audio_adc:audio_adc|bits[24]~feeder_combout\);

-- Location: FF_X22_Y54_N28
\adc_dac|audio_adc:audio_adc|bits[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|bits[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(24));

-- Location: FF_X24_Y54_N52
\adc_dac|audio_adc:audio_adc|fifo_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(24),
	sclr => \adc_dac|audio_adc:audio_adc|ALT_INV_process_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo_data\(10));

-- Location: FF_X24_Y54_N26
\adc_dac|audio_adc:audio_adc|bits[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(25));

-- Location: FF_X24_Y54_N13
\adc_dac|audio_adc:audio_adc|fifo_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(25),
	sclr => \adc_dac|audio_adc:audio_adc|ALT_INV_process_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo_data\(11));

-- Location: LABCELL_X24_Y54_N57
\adc_dac|audio_adc:audio_adc|bits[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|bits[26]~feeder_combout\ = \adc_dac|audio_adc:audio_adc|bits\(25)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_adc:audio_adc|ALT_INV_bits\(25),
	combout => \adc_dac|audio_adc:audio_adc|bits[26]~feeder_combout\);

-- Location: FF_X24_Y54_N59
\adc_dac|audio_adc:audio_adc|bits[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|bits[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(26));

-- Location: FF_X24_Y54_N40
\adc_dac|audio_adc:audio_adc|fifo_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(26),
	sclr => \adc_dac|audio_adc:audio_adc|ALT_INV_process_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo_data\(12));

-- Location: FF_X24_Y54_N49
\adc_dac|audio_adc:audio_adc|bits[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(27));

-- Location: FF_X22_Y54_N10
\adc_dac|audio_adc:audio_adc|fifo_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(27),
	sclr => \adc_dac|audio_adc:audio_adc|ALT_INV_process_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo_data\(13));

-- Location: LABCELL_X27_Y54_N24
\adc_dac|audio_adc:audio_adc|bits[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|bits[28]~feeder_combout\ = \adc_dac|audio_adc:audio_adc|bits\(27)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_adc:audio_adc|ALT_INV_bits\(27),
	combout => \adc_dac|audio_adc:audio_adc|bits[28]~feeder_combout\);

-- Location: FF_X27_Y54_N25
\adc_dac|audio_adc:audio_adc|bits[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|bits[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(28));

-- Location: FF_X24_Y54_N1
\adc_dac|audio_adc:audio_adc|fifo_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(28),
	sclr => \adc_dac|audio_adc:audio_adc|ALT_INV_process_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo_data\(14));

-- Location: LABCELL_X27_Y54_N51
\adc_dac|audio_adc:audio_adc|bits[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_adc:audio_adc|bits[29]~feeder_combout\ = \adc_dac|audio_adc:audio_adc|bits\(28)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_adc:audio_adc|ALT_INV_bits\(28),
	combout => \adc_dac|audio_adc:audio_adc|bits[29]~feeder_combout\);

-- Location: FF_X27_Y54_N53
\adc_dac|audio_adc:audio_adc|bits[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_adc:audio_adc|bits[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|bits\(29));

-- Location: FF_X22_Y54_N34
\adc_dac|audio_adc:audio_adc|fifo_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|bits\(29),
	sclr => \adc_dac|audio_adc:audio_adc|ALT_INV_process_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo_data\(15));

-- Location: FF_X22_Y54_N31
\adc_dac|audio_adc:audio_adc|fifo_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|last~q\,
	sclr => \adc_dac|audio_adc:audio_adc|ALT_INV_process_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_adc:audio_adc|fifo_data\(16));

-- Location: M10K_X26_Y54_N0
\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Audio:adc_dac|AudioIn:\audio_adc:audio_adc|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|altsyncram_cia1:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 17,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 17,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	portbre => VCC,
	portbaddrstall => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~_wirecell_combout\,
	clk0 => \AUD_BCLK~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena1 => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	portadatain => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\,
	portaaddr => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\,
	portbaddr => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y54_N57
\asp_adc|send.data[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|send.data[0]~feeder_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(0),
	combout => \asp_adc|send.data[0]~feeder_combout\);

-- Location: MLABCELL_X34_Y57_N30
\asp_adc|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Add1~13_sumout\ = SUM(( \asp_adc|tick_1\(0) ) + ( VCC ) + ( !VCC ))
-- \asp_adc|Add1~14\ = CARRY(( \asp_adc|tick_1\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_adc|ALT_INV_tick_1\(0),
	cin => GND,
	sumout => \asp_adc|Add1~13_sumout\,
	cout => \asp_adc|Add1~14\);

-- Location: LABCELL_X29_Y54_N51
\tdma_min|interfaces:1:interface|push[19]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[19]~10_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) & ( \tdma_min|interfaces:1:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	combout => \tdma_min|interfaces:1:interface|push[19]~10_combout\);

-- Location: LABCELL_X35_Y54_N30
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X35_Y54_N31
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LABCELL_X35_Y54_N33
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X35_Y54_N34
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LABCELL_X35_Y54_N36
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X35_Y54_N37
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LABCELL_X35_Y54_N39
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X35_Y54_N40
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LABCELL_X35_Y54_N42
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X35_Y54_N44
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LABCELL_X35_Y54_N45
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: FF_X35_Y54_N46
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LABCELL_X35_Y54_N48
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\);

-- Location: FF_X35_Y54_N49
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: LABCELL_X35_Y54_N51
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\);

-- Location: FF_X35_Y54_N52
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7));

-- Location: LABCELL_X35_Y54_N3
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X35_Y54_N4
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:3:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: FF_X39_Y56_N17
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: LABCELL_X33_Y56_N0
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: LABCELL_X33_Y56_N3
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X33_Y56_N5
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: LABCELL_X33_Y56_N6
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X33_Y56_N8
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: LABCELL_X33_Y56_N9
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X33_Y56_N11
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: LABCELL_X33_Y56_N12
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X33_Y56_N14
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: LABCELL_X33_Y56_N15
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X33_Y56_N17
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: LABCELL_X33_Y56_N18
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X33_Y56_N20
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: LABCELL_X33_Y56_N21
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

-- Location: FF_X33_Y56_N23
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: FF_X33_Y56_N26
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\);

-- Location: LABCELL_X33_Y56_N51
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & (\asp_dp|send.data\(31) & 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datac => \asp_dp|ALT_INV_send.data\(31),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: LABCELL_X33_Y56_N54
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\);

-- Location: LABCELL_X33_Y56_N24
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( \tdma_min|interfaces:3:interface|ack~0_combout\ & ( 
-- !\tdma_min|interfaces:3:interface|ack~1_combout\ ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( \tdma_min|interfaces:3:interface|ack~0_combout\ & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ & (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ & (!\tdma_min|interfaces:3:interface|ack~1_combout\ & 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4)))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( 
-- !\tdma_min|interfaces:3:interface|ack~0_combout\ ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( !\tdma_min|interfaces:3:interface|ack~0_combout\ & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ & (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001111111111111111100000000000100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~1_combout\,
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~0_combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\);

-- Location: FF_X33_Y56_N25
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE_q\);

-- Location: LABCELL_X33_Y56_N30
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\ = ( \tdma_min|interfaces:3:interface|ack~0_combout\ & ( !\tdma_min|interfaces:3:interface|ack~1_combout\ $ (((!\asp_dp|send.data\(31)) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE_q\))) ) ) # ( !\tdma_min|interfaces:3:interface|ack~0_combout\ & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE_q\ & \asp_dp|send.data\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000001111110000110000111111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~DUPLICATE_q\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~1_combout\,
	datad => \asp_dp|ALT_INV_send.data\(31),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~0_combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\);

-- Location: FF_X33_Y56_N2
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: LABCELL_X33_Y56_N48
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ = ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\);

-- Location: LABCELL_X33_Y56_N57
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) & (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\);

-- Location: LABCELL_X33_Y56_N42
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( \tdma_min|interfaces:3:interface|ack~0_combout\ 
-- & ( (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (((!\tdma_min|interfaces:3:interface|ack~1_combout\)) # (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\))) 
-- # (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (((\tdma_min|interfaces:3:interface|ack~1_combout\) # (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)))) 
-- ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( \tdma_min|interfaces:3:interface|ack~0_combout\ & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ & ((\tdma_min|interfaces:3:interface|ack~1_combout\)))) # 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & !\tdma_min|interfaces:3:interface|ack~1_combout\)))) ) 
-- ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( !\tdma_min|interfaces:3:interface|ack~0_combout\ & ( 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( !\tdma_min|interfaces:3:interface|ack~0_combout\ & ( (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000101001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\,
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_ack~1_combout\,
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~0_combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: FF_X33_Y56_N43
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: MLABCELL_X39_Y56_N3
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( \tdma_min|interfaces:3:interface|ack~0_combout\ 
-- & ( (!\tdma_min|interfaces:3:interface|ack~1_combout\ & (((!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\) # 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))) # (\tdma_min|interfaces:3:interface|ack~1_combout\ & 
-- (((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)) # (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( \tdma_min|interfaces:3:interface|ack~0_combout\ & ( (!\tdma_min|interfaces:3:interface|ack~1_combout\ & 
-- (((!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))) # (\tdma_min|interfaces:3:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ((!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))) ) ) ) # ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( !\tdma_min|interfaces:3:interface|ack~0_combout\ & ( (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\) # 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- !\tdma_min|interfaces:3:interface|ack~0_combout\ & ( (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000111111111111000000010001110000001101110111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~0_combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: FF_X39_Y56_N4
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LABCELL_X33_Y56_N36
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE_q\ & ( (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\) # ((!\tdma_min|interfaces:3:interface|ack~1_combout\) 
-- # (!\tdma_min|interfaces:3:interface|ack~0_combout\)) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE_q\ & ( (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & (\tdma_min|interfaces:3:interface|ack~1_combout\ & 
-- \tdma_min|interfaces:3:interface|ack~0_combout\)) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE_q\ & ( (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\) # ((!\tdma_min|interfaces:3:interface|ack~1_combout\) 
-- # ((!\tdma_min|interfaces:3:interface|ack~0_combout\) # (\asp_dp|send.data\(31)))) ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE_q\ & ( (!\tdma_min|interfaces:3:interface|ack~1_combout\ & (((\asp_dp|send.data\(31))))) # (\tdma_min|interfaces:3:interface|ack~1_combout\ & 
-- ((!\tdma_min|interfaces:3:interface|ack~0_combout\ & ((\asp_dp|send.data\(31)))) # (\tdma_min|interfaces:3:interface|ack~0_combout\ & (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & 
-- !\asp_dp|send.data\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011111100111111101111111100000010000000101111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~0_combout\,
	datad => \asp_dp|ALT_INV_send.data\(31),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~DUPLICATE_q\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\);

-- Location: FF_X33_Y56_N37
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\);

-- Location: MLABCELL_X39_Y56_N9
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ((!\tdma_min|interfaces:3:interface|ack~0_combout\) # (!\tdma_min|interfaces:3:interface|ack~1_combout\))) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( ((\tdma_min|interfaces:3:interface|ack~0_combout\ & (\tdma_min|interfaces:3:interface|ack~1_combout\ & 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))) # (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100001111000111110000111100001110000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: FF_X39_Y56_N10
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: FF_X39_Y56_N20
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: MLABCELL_X39_Y56_N30
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X39_Y56_N12
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ = ( \tdma_min|interfaces:3:interface|ack~0_combout\ & ( (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & 
-- \tdma_min|interfaces:3:interface|ack~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_ack~1_combout\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~0_combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\);

-- Location: FF_X39_Y56_N31
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: MLABCELL_X39_Y56_N18
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( 
-- ((\tdma_min|interfaces:3:interface|ack~0_combout\ & \tdma_min|interfaces:3:interface|ack~1_combout\)) # (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) & ( (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) & 
-- ((!\tdma_min|interfaces:3:interface|ack~0_combout\) # (!\tdma_min|interfaces:3:interface|ack~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000010001111111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: FF_X39_Y56_N23
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: MLABCELL_X39_Y56_N33
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X39_Y56_N35
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: MLABCELL_X39_Y56_N21
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( 
-- ((\tdma_min|interfaces:3:interface|ack~0_combout\ & \tdma_min|interfaces:3:interface|ack~1_combout\)) # (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) & ( (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) & 
-- ((!\tdma_min|interfaces:3:interface|ack~0_combout\) # (!\tdma_min|interfaces:3:interface|ack~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000010001111111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: MLABCELL_X39_Y56_N36
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X39_Y56_N38
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: FF_X39_Y56_N26
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: MLABCELL_X39_Y56_N24
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = (!\tdma_min|interfaces:3:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3))))) # (\tdma_min|interfaces:3:interface|ack~0_combout\ & ((!\tdma_min|interfaces:3:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)))) # (\tdma_min|interfaces:3:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: MLABCELL_X39_Y56_N39
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X39_Y56_N41
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: FF_X39_Y56_N29
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: MLABCELL_X39_Y56_N27
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = (!\tdma_min|interfaces:3:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4))))) # (\tdma_min|interfaces:3:interface|ack~0_combout\ & ((!\tdma_min|interfaces:3:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)))) # (\tdma_min|interfaces:3:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: FF_X39_Y56_N56
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: MLABCELL_X39_Y56_N42
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X39_Y56_N44
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: MLABCELL_X39_Y56_N54
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- ((\tdma_min|interfaces:3:interface|ack~0_combout\ & \tdma_min|interfaces:3:interface|ack~1_combout\)) # (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & 
-- ((!\tdma_min|interfaces:3:interface|ack~0_combout\) # (!\tdma_min|interfaces:3:interface|ack~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000010001111111110001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: MLABCELL_X39_Y56_N45
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X39_Y56_N47
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: FF_X39_Y56_N59
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: MLABCELL_X39_Y56_N57
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = (!\tdma_min|interfaces:3:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6))))) # (\tdma_min|interfaces:3:interface|ack~0_combout\ & ((!\tdma_min|interfaces:3:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)))) # (\tdma_min|interfaces:3:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: FF_X39_Y56_N8
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: MLABCELL_X39_Y56_N48
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

-- Location: FF_X39_Y56_N49
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: MLABCELL_X39_Y56_N6
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( 
-- ((\tdma_min|interfaces:3:interface|ack~1_combout\ & \tdma_min|interfaces:3:interface|ack~0_combout\)) # (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) & ( (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) & 
-- ((!\tdma_min|interfaces:3:interface|ack~1_combout\) # (!\tdma_min|interfaces:3:interface|ack~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110000000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~0_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: LABCELL_X37_Y56_N0
\asp_dp|send.data[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|send.data[1]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_~GND~combout\,
	combout => \asp_dp|send.data[1]~feeder_combout\);

-- Location: MLABCELL_X28_Y54_N30
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X28_Y54_N31
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: MLABCELL_X28_Y54_N33
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X28_Y54_N34
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: MLABCELL_X28_Y54_N36
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X28_Y54_N38
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: MLABCELL_X28_Y54_N39
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X28_Y54_N40
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: MLABCELL_X28_Y54_N42
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X28_Y54_N43
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: MLABCELL_X28_Y54_N45
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\);

-- Location: FF_X28_Y54_N46
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: MLABCELL_X28_Y54_N48
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\);

-- Location: FF_X28_Y54_N49
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(6));

-- Location: MLABCELL_X28_Y54_N51
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\);

-- Location: FF_X28_Y54_N52
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(7));

-- Location: LABCELL_X27_Y54_N36
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\ = !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\);

-- Location: FF_X27_Y54_N37
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~0_combout\,
	ena => \tdma_min|interfaces:0:interface|ack~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\);

-- Location: MLABCELL_X39_Y54_N30
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X39_Y54_N6
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ = ( \tdma_min|interfaces:0:interface|ack~1_combout\ & ( (\tdma_min|interfaces:0:interface|ack~0_combout\ & 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_ack~1_combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\);

-- Location: FF_X39_Y54_N32
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0));

-- Location: FF_X39_Y54_N11
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1));

-- Location: MLABCELL_X39_Y54_N9
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\ = ( \tdma_min|interfaces:0:interface|ack~1_combout\ & ( (!\tdma_min|interfaces:0:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1))))) # (\tdma_min|interfaces:0:interface|ack~0_combout\ & ((!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(0))) # (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1)))))) ) ) # ( !\tdma_min|interfaces:0:interface|ack~1_combout\ & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(1) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000100101111110000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(0),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(1),
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_ack~1_combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[1]~1_combout\);

-- Location: MLABCELL_X39_Y54_N33
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\);

-- Location: FF_X39_Y54_N35
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1));

-- Location: FF_X39_Y54_N14
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2));

-- Location: MLABCELL_X39_Y54_N12
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\ = ( \tdma_min|interfaces:0:interface|ack~1_combout\ & ( (!\tdma_min|interfaces:0:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2))))) # (\tdma_min|interfaces:0:interface|ack~0_combout\ & ((!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(1))) # (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2)))))) ) ) # ( !\tdma_min|interfaces:0:interface|ack~1_combout\ & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(2) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000100101111110000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(2),
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_ack~1_combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[2]~2_combout\);

-- Location: MLABCELL_X39_Y54_N36
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\);

-- Location: FF_X39_Y54_N37
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2));

-- Location: FF_X39_Y54_N17
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3));

-- Location: MLABCELL_X39_Y54_N15
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\ = ( \tdma_min|interfaces:0:interface|ack~1_combout\ & ( (!\tdma_min|interfaces:0:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3))))) # (\tdma_min|interfaces:0:interface|ack~0_combout\ & ((!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(2))) # (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3)))))) ) ) # ( !\tdma_min|interfaces:0:interface|ack~1_combout\ & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(3) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000100101111110000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(2),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(3),
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_ack~1_combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[3]~3_combout\);

-- Location: MLABCELL_X39_Y54_N39
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\);

-- Location: FF_X39_Y54_N41
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3));

-- Location: FF_X39_Y54_N23
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4));

-- Location: MLABCELL_X39_Y54_N21
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\ = ( \tdma_min|interfaces:0:interface|ack~1_combout\ & ( (!\tdma_min|interfaces:0:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4))))) # (\tdma_min|interfaces:0:interface|ack~0_combout\ & ((!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(3))) # (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4)))))) ) ) # ( !\tdma_min|interfaces:0:interface|ack~1_combout\ & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(4) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000100101111110000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(3),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(4),
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_ack~1_combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[4]~4_combout\);

-- Location: FF_X39_Y54_N56
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5));

-- Location: MLABCELL_X39_Y54_N42
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\);

-- Location: FF_X39_Y54_N44
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4));

-- Location: MLABCELL_X39_Y54_N54
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- ((\tdma_min|interfaces:0:interface|ack~0_combout\ & (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & \tdma_min|interfaces:0:interface|ack~1_combout\))) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5)) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(4) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(5) & ((!\tdma_min|interfaces:0:interface|ack~0_combout\) # ((!\tdma_min|interfaces:0:interface|ack~1_combout\) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111011000000001111101100000100111111110000010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(5),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[5]~5_combout\);

-- Location: MLABCELL_X39_Y54_N45
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\);

-- Location: FF_X39_Y54_N47
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5));

-- Location: FF_X39_Y54_N59
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6));

-- Location: MLABCELL_X39_Y54_N57
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\ = ( \tdma_min|interfaces:0:interface|ack~1_combout\ & ( (!\tdma_min|interfaces:0:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6))))) # (\tdma_min|interfaces:0:interface|ack~0_combout\ & ((!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(5))) # (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6)))))) ) ) # ( !\tdma_min|interfaces:0:interface|ack~1_combout\ & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(6) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000100101111110000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(6),
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_ack~1_combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[6]~6_combout\);

-- Location: MLABCELL_X39_Y54_N48
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6) ) + ( GND ) + ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\);

-- Location: FF_X39_Y54_N50
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6));

-- Location: FF_X39_Y54_N20
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7));

-- Location: MLABCELL_X39_Y54_N18
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\ = ( \tdma_min|interfaces:0:interface|ack~1_combout\ & ( (!\tdma_min|interfaces:0:interface|ack~0_combout\ & 
-- (((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7))))) # (\tdma_min|interfaces:0:interface|ack~0_combout\ & ((!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit\(6))) # (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7)))))) ) ) # ( !\tdma_min|interfaces:0:interface|ack~1_combout\ & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(7) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000100101111110000010010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_ack~0_combout\,
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb|ALT_INV_counter_reg_bit\(6),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(7),
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_ack~1_combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[7]~7_combout\);

-- Location: FF_X36_Y55_N4
\asp_adc|send.data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(1),
	sclr => \asp_adc|send.data[2]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.data\(1));

-- Location: LABCELL_X30_Y54_N6
\asp_adc|send.data[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|send.data[2]~feeder_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(2),
	combout => \asp_adc|send.data[2]~feeder_combout\);

-- Location: FF_X30_Y54_N7
\asp_adc|send.data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|send.data[2]~feeder_combout\,
	sclr => \asp_adc|send.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.data\(2));

-- Location: LABCELL_X33_Y54_N0
\asp_adc|send.data[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|send.data[3]~feeder_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(3),
	combout => \asp_adc|send.data[3]~feeder_combout\);

-- Location: FF_X33_Y54_N2
\asp_adc|send.data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|send.data[3]~feeder_combout\,
	sclr => \asp_adc|send.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.data\(3));

-- Location: LABCELL_X33_Y54_N39
\asp_adc|send.data[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|send.data[4]~feeder_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(4),
	combout => \asp_adc|send.data[4]~feeder_combout\);

-- Location: FF_X33_Y54_N40
\asp_adc|send.data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|send.data[4]~feeder_combout\,
	sclr => \asp_adc|send.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.data\(4));

-- Location: FF_X33_Y54_N43
\asp_adc|send.data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(5),
	sclr => \asp_adc|send.data[2]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.data\(5));

-- Location: LABCELL_X33_Y54_N36
\asp_adc|send.data[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|send.data[6]~feeder_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(6),
	combout => \asp_adc|send.data[6]~feeder_combout\);

-- Location: FF_X33_Y54_N37
\asp_adc|send.data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|send.data[6]~feeder_combout\,
	sclr => \asp_adc|send.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.data\(6));

-- Location: FF_X33_Y54_N47
\asp_adc|send.data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(7),
	sclr => \asp_adc|send.data[2]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.data\(7));

-- Location: LABCELL_X33_Y54_N21
\asp_adc|send.data[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|send.data[8]~feeder_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(8),
	combout => \asp_adc|send.data[8]~feeder_combout\);

-- Location: FF_X33_Y54_N23
\asp_adc|send.data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|send.data[8]~feeder_combout\,
	sclr => \asp_adc|send.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.data\(8));

-- Location: FF_X31_Y54_N4
\asp_adc|send.data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(9),
	sclr => \asp_adc|send.data[2]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.data\(9));

-- Location: FF_X33_Y54_N28
\asp_adc|send.data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(10),
	sclr => \asp_adc|send.data[2]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.data\(10));

-- Location: LABCELL_X33_Y54_N51
\asp_adc|send.data[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|send.data[11]~feeder_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(11),
	combout => \asp_adc|send.data[11]~feeder_combout\);

-- Location: FF_X33_Y54_N52
\asp_adc|send.data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|send.data[11]~feeder_combout\,
	sclr => \asp_adc|send.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.data\(11));

-- Location: LABCELL_X33_Y54_N12
\asp_adc|send.data[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|send.data[12]~feeder_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(12),
	combout => \asp_adc|send.data[12]~feeder_combout\);

-- Location: FF_X33_Y54_N13
\asp_adc|send.data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|send.data[12]~feeder_combout\,
	sclr => \asp_adc|send.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.data\(12));

-- Location: LABCELL_X33_Y54_N6
\asp_adc|send.data[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|send.data[13]~feeder_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(13),
	combout => \asp_adc|send.data[13]~feeder_combout\);

-- Location: FF_X33_Y54_N7
\asp_adc|send.data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|send.data[13]~feeder_combout\,
	sclr => \asp_adc|send.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.data\(13));

-- Location: LABCELL_X33_Y54_N30
\asp_adc|send.data[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|send.data[14]~feeder_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(14),
	combout => \asp_adc|send.data[14]~feeder_combout\);

-- Location: FF_X33_Y54_N32
\asp_adc|send.data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|send.data[14]~feeder_combout\,
	sclr => \asp_adc|send.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.data\(14));

-- Location: LABCELL_X30_Y54_N30
\asp_adc|send.data[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|send.data[15]~feeder_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(15),
	combout => \asp_adc|send.data[15]~feeder_combout\);

-- Location: FF_X30_Y54_N31
\asp_adc|send.data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|send.data[15]~feeder_combout\,
	sclr => \asp_adc|send.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.data\(15));

-- Location: FF_X23_Y54_N4
\asp_adc|send.data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(16),
	sclr => \asp_adc|send.data[2]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.data\(16));

-- Location: LABCELL_X27_Y54_N33
\asp_adc|send.data[31]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|send.data[31]~1_combout\ = ( !\asp_adc|send.data[2]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_adc|ALT_INV_send.data[2]~0_combout\,
	combout => \asp_adc|send.data[31]~1_combout\);

-- Location: FF_X27_Y54_N35
\asp_adc|send.data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|send.data[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.data\(31));

-- Location: MLABCELL_X34_Y57_N42
\asp_adc|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Add1~29_sumout\ = SUM(( \asp_adc|tick_1\(4) ) + ( VCC ) + ( \asp_adc|Add1~26\ ))
-- \asp_adc|Add1~30\ = CARRY(( \asp_adc|tick_1\(4) ) + ( VCC ) + ( \asp_adc|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_adc|ALT_INV_tick_1\(4),
	cin => \asp_adc|Add1~26\,
	sumout => \asp_adc|Add1~29_sumout\,
	cout => \asp_adc|Add1~30\);

-- Location: MLABCELL_X34_Y57_N45
\asp_adc|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Add1~1_sumout\ = SUM(( \asp_adc|tick_1\(5) ) + ( VCC ) + ( \asp_adc|Add1~30\ ))
-- \asp_adc|Add1~2\ = CARRY(( \asp_adc|tick_1\(5) ) + ( VCC ) + ( \asp_adc|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_adc|ALT_INV_tick_1\(5),
	cin => \asp_adc|Add1~30\,
	sumout => \asp_adc|Add1~1_sumout\,
	cout => \asp_adc|Add1~2\);

-- Location: LABCELL_X33_Y57_N0
\asp_adc|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Add0~1_sumout\ = SUM(( \asp_adc|tick_0\(0) ) + ( VCC ) + ( !VCC ))
-- \asp_adc|Add0~2\ = CARRY(( \asp_adc|tick_0\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_adc|ALT_INV_tick_0\(0),
	cin => GND,
	sumout => \asp_adc|Add0~1_sumout\,
	cout => \asp_adc|Add0~2\);

-- Location: LABCELL_X37_Y56_N54
\asp_dp|send.data[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|send.data[2]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~GND~combout\,
	combout => \asp_dp|send.data[2]~feeder_combout\);

-- Location: LABCELL_X37_Y56_N57
\asp_dp|send.data[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|send.data[3]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~GND~combout\,
	combout => \asp_dp|send.data[3]~feeder_combout\);

-- Location: LABCELL_X29_Y55_N12
\tdma_min|interfaces:1:interface|push[4]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[4]~20_combout\ = ( \tdma_min|interfaces:1:interface|ack~combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[4]~20_combout\);

-- Location: LABCELL_X37_Y56_N30
\asp_dp|send.data[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|send.data[4]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~GND~combout\,
	combout => \asp_dp|send.data[4]~feeder_combout\);

-- Location: LABCELL_X37_Y56_N33
\asp_dp|send.data[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|send.data[5]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~GND~combout\,
	combout => \asp_dp|send.data[5]~feeder_combout\);

-- Location: LABCELL_X37_Y56_N6
\asp_dp|send.data[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|send.data[6]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~GND~combout\,
	combout => \asp_dp|send.data[6]~feeder_combout\);

-- Location: LABCELL_X37_Y56_N9
\asp_dp|send.data[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|send.data[7]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~GND~combout\,
	combout => \asp_dp|send.data[7]~feeder_combout\);

-- Location: LABCELL_X37_Y56_N12
\asp_dp|send.data[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|send.data[8]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~GND~combout\,
	combout => \asp_dp|send.data[8]~feeder_combout\);

-- Location: LABCELL_X37_Y56_N15
\asp_dp|send.data[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|send.data[9]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~GND~combout\,
	combout => \asp_dp|send.data[9]~feeder_combout\);

-- Location: LABCELL_X31_Y55_N42
\tdma_min|interfaces:1:interface|push[10]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[10]~17_combout\ = ( \tdma_min|interfaces:1:interface|ack~combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[10]~17_combout\);

-- Location: LABCELL_X23_Y54_N0
\asp_adc|new_data~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|new_data~0_combout\ = !\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|int_rdempty~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	combout => \asp_adc|new_data~0_combout\);

-- Location: FF_X23_Y54_N1
\asp_adc|new_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|new_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|new_data~q\);

-- Location: FF_X33_Y57_N32
\asp_adc|enable_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:0:interface|recv.data\(17),
	sload => VCC,
	ena => \asp_adc|enable_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|enable_0~q\);

-- Location: LABCELL_X33_Y57_N30
\asp_adc|process_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|process_1~0_combout\ = ( \asp_adc|new_data~q\ & ( (!\adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(16) & \asp_adc|enable_0~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(16),
	datad => \asp_adc|ALT_INV_enable_0~q\,
	dataf => \asp_adc|ALT_INV_new_data~q\,
	combout => \asp_adc|process_1~0_combout\);

-- Location: LABCELL_X29_Y54_N27
\tdma_min|interfaces:1:interface|push[23]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[23]~14_combout\ = (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) & \tdma_min|interfaces:1:interface|ack~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[23]~14_combout\);

-- Location: M10K_X38_Y54_N0
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X28_Y55_N30
\tdma_min|interfaces:0:interface|push[5]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[5]~21_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & ( \tdma_min|interfaces:0:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	combout => \tdma_min|interfaces:0:interface|push[5]~21_combout\);

-- Location: MLABCELL_X28_Y55_N0
\tdma_min|interfaces:1:interface|push[5]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[5]~21_combout\ = (\tdma_min|interfaces:1:interface|ack~combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	combout => \tdma_min|interfaces:1:interface|push[5]~21_combout\);

-- Location: LABCELL_X35_Y55_N48
\tdma_min|interfaces:1:interface|push[6]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[6]~22_combout\ = ( \tdma_min|interfaces:1:interface|ack~combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[6]~22_combout\);

-- Location: LABCELL_X35_Y55_N27
\tdma_min|interfaces:0:interface|push[6]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[6]~22_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) & ( \tdma_min|interfaces:0:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	combout => \tdma_min|interfaces:0:interface|push[6]~22_combout\);

-- Location: LABCELL_X31_Y56_N48
\tdma_min|interfaces:1:interface|push[7]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[7]~23_combout\ = ( \tdma_min|interfaces:1:interface|ack~combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[7]~23_combout\);

-- Location: LABCELL_X31_Y56_N57
\tdma_min|interfaces:0:interface|push[7]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[7]~23_combout\ = (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) & \tdma_min|interfaces:0:interface|ack~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:0:interface|push[7]~23_combout\);

-- Location: LABCELL_X31_Y54_N18
\tdma_min|interfaces:0:interface|push[8]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[8]~24_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & ( \tdma_min|interfaces:0:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	combout => \tdma_min|interfaces:0:interface|push[8]~24_combout\);

-- Location: LABCELL_X35_Y55_N6
\tdma_min|interfaces:1:interface|push[11]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[11]~12_combout\ = ( \tdma_min|interfaces:1:interface|ack~combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[11]~12_combout\);

-- Location: LABCELL_X37_Y56_N51
\asp_dp|send.data[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|send.data[10]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~GND~combout\,
	combout => \asp_dp|send.data[10]~feeder_combout\);

-- Location: LABCELL_X35_Y55_N15
\tdma_min|interfaces:0:interface|push[11]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[11]~12_combout\ = (\tdma_min|interfaces:0:interface|ack~combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	combout => \tdma_min|interfaces:0:interface|push[11]~12_combout\);

-- Location: LABCELL_X37_Y56_N48
\asp_dp|send.data[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|send.data[11]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~GND~combout\,
	combout => \asp_dp|send.data[11]~feeder_combout\);

-- Location: LABCELL_X36_Y55_N45
\tdma_min|interfaces:0:interface|push[12]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[12]~11_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) & ( \tdma_min|interfaces:0:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	combout => \tdma_min|interfaces:0:interface|push[12]~11_combout\);

-- Location: MLABCELL_X34_Y55_N0
\tdma_min|interfaces:1:interface|push[12]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[12]~11_combout\ = (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) & \tdma_min|interfaces:1:interface|ack~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[12]~11_combout\);

-- Location: LABCELL_X29_Y56_N15
\tdma_min|interfaces:0:interface|push[13]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[13]~8_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) & ( \tdma_min|interfaces:0:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	combout => \tdma_min|interfaces:0:interface|push[13]~8_combout\);

-- Location: LABCELL_X29_Y55_N42
\tdma_min|interfaces:1:interface|push[13]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[13]~8_combout\ = ( \tdma_min|interfaces:1:interface|ack~combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[13]~8_combout\);

-- Location: LABCELL_X37_Y56_N39
\asp_dp|send.data[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|send.data[12]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \asp_dp|send.data[12]~feeder_combout\);

-- Location: LABCELL_X29_Y56_N27
\tdma_min|interfaces:1:interface|push[14]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[14]~6_combout\ = ( \tdma_min|interfaces:1:interface|ack~combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[14]~6_combout\);

-- Location: LABCELL_X29_Y56_N30
\tdma_min|interfaces:0:interface|push[14]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[14]~6_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) & ( \tdma_min|interfaces:0:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	combout => \tdma_min|interfaces:0:interface|push[14]~6_combout\);

-- Location: MLABCELL_X34_Y55_N6
\tdma_min|interfaces:1:interface|push[15]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[15]~5_combout\ = (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & \tdma_min|interfaces:1:interface|ack~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[15]~5_combout\);

-- Location: MLABCELL_X34_Y55_N45
\tdma_min|interfaces:0:interface|push[15]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[15]~5_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & ( \tdma_min|interfaces:0:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	combout => \tdma_min|interfaces:0:interface|push[15]~5_combout\);

-- Location: LABCELL_X36_Y53_N0
\asp_example|WideOr3\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|WideOr3~combout\ = ( \asp_example|state\(1) & ( \asp_example|state\(2) & ( (!\asp_example|state\(0) & (!\asp_example|state\(3) & ((!\asp_example|edge~q\) # (\KEY[0]~input_o\)))) ) ) ) # ( \asp_example|state\(1) & ( !\asp_example|state\(2) & ( 
-- (\asp_example|state\(0) & (!\asp_example|state\(3) & ((!\asp_example|edge~q\) # (\KEY[0]~input_o\)))) ) ) ) # ( !\asp_example|state\(1) & ( !\asp_example|state\(2) & ( (!\asp_example|edge~q\ & (!\asp_example|state\(0) $ ((!\asp_example|state\(3))))) # 
-- (\asp_example|edge~q\ & (\KEY[0]~input_o\ & (!\asp_example|state\(0) $ (!\asp_example|state\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100001011010010000000101000000000000000000001000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_state\(0),
	datab => \asp_example|ALT_INV_edge~q\,
	datac => \asp_example|ALT_INV_state\(3),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \asp_example|ALT_INV_state\(1),
	dataf => \asp_example|ALT_INV_state\(2),
	combout => \asp_example|WideOr3~combout\);

-- Location: LABCELL_X29_Y53_N9
\tdma_min|interfaces:1:interface|push[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[16]~0_combout\ = ( \tdma_min|interfaces:1:interface|ack~combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[16]~0_combout\);

-- Location: LABCELL_X33_Y53_N48
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~1_combout\ = ( \tdma_min|interfaces:1:interface|push[16]~0_combout\ & ( \tdma_min|slots|count\(0) & ( (\tdma_min|interfaces:3:interface|push[16]~0_combout\) # (\tdma_min|slots|count\(1)) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|push[16]~0_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & \tdma_min|interfaces:3:interface|push[16]~0_combout\) ) ) ) # ( \tdma_min|interfaces:1:interface|push[16]~0_combout\ & ( 
-- !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[16]~0_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:0:interface|push[16]~0_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|push[16]~0_combout\ & ( !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[16]~0_combout\)) # (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:0:interface|push[16]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_push[16]~0_combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[16]~0_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[16]~0_combout\,
	datae => \tdma_min|interfaces:1:interface|ALT_INV_push[16]~0_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~1_combout\);

-- Location: FF_X33_Y53_N49
\tdma_min|interfaces:2:interface|recv.data[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data[16]~DUPLICATE_q\);

-- Location: FF_X36_Y53_N1
\asp_example|send.data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|WideOr3~combout\,
	asdata => \tdma_min|interfaces:2:interface|recv.data[16]~DUPLICATE_q\,
	sload => \asp_example|send~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(16));

-- Location: LABCELL_X36_Y53_N24
\asp_example|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|WideOr2~0_combout\ = ( \asp_example|state\(1) & ( \asp_example|edge~q\ & ( (!\asp_example|state\(3) & (!\KEY[0]~input_o\ $ (\asp_example|state\(2)))) ) ) ) # ( !\asp_example|state\(1) & ( \asp_example|edge~q\ & ( (!\KEY[0]~input_o\ & 
-- (!\asp_example|state\(3) & ((!\asp_example|state\(0)) # (!\asp_example|state\(2))))) # (\KEY[0]~input_o\ & (((\asp_example|state\(3) & !\asp_example|state\(2))))) ) ) ) # ( \asp_example|state\(1) & ( !\asp_example|edge~q\ & ( (!\asp_example|state\(3) & 
-- \asp_example|state\(2)) ) ) ) # ( !\asp_example|state\(1) & ( !\asp_example|edge~q\ & ( (\asp_example|state\(3) & !\asp_example|state\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000000001111000010100101100000001010000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \asp_example|ALT_INV_state\(0),
	datac => \asp_example|ALT_INV_state\(3),
	datad => \asp_example|ALT_INV_state\(2),
	datae => \asp_example|ALT_INV_state\(1),
	dataf => \asp_example|ALT_INV_edge~q\,
	combout => \asp_example|WideOr2~0_combout\);

-- Location: LABCELL_X37_Y56_N36
\asp_dp|send.data[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|send.data[14]~feeder_combout\ = \asp_dp|LessThan0~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_dp|ALT_INV_LessThan0~2_combout\,
	combout => \asp_dp|send.data[14]~feeder_combout\);

-- Location: MLABCELL_X34_Y55_N3
\tdma_min|interfaces:0:interface|push[28]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[28]~1_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & ( \tdma_min|interfaces:0:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	combout => \tdma_min|interfaces:0:interface|push[28]~1_combout\);

-- Location: MLABCELL_X34_Y55_N54
\tdma_min|interfaces:1:interface|push[28]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[28]~1_combout\ = (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & \tdma_min|interfaces:1:interface|ack~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[28]~1_combout\);

-- Location: LABCELL_X29_Y53_N51
\tdma_min|interfaces:1:interface|push[18]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[18]~9_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) & ( \tdma_min|interfaces:1:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[18]~9_combout\);

-- Location: LABCELL_X37_Y56_N3
\asp_dp|send.data[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|send.data[15]~feeder_combout\ = \asp_dp|LessThan0~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_dp|ALT_INV_LessThan0~2_combout\,
	combout => \asp_dp|send.data[15]~feeder_combout\);

-- Location: LABCELL_X36_Y56_N51
\asp_dp|send.data[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|send.data[16]~feeder_combout\ = ( \tdma_min|interfaces:3:interface|recv.data\(16) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	combout => \asp_dp|send.data[16]~feeder_combout\);

-- Location: FF_X36_Y56_N52
\asp_dp|send.data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dp|send.data[16]~feeder_combout\,
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(16));

-- Location: LABCELL_X37_Y54_N30
\tdma_min|interfaces:1:interface|push[20]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[20]~15_combout\ = ( \tdma_min|interfaces:1:interface|ack~combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[20]~15_combout\);

-- Location: LABCELL_X29_Y53_N33
\tdma_min|interfaces:0:interface|push[19]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[19]~10_combout\ = ( \tdma_min|interfaces:0:interface|ack~combout\ & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	combout => \tdma_min|interfaces:0:interface|push[19]~10_combout\);

-- Location: LABCELL_X35_Y57_N36
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[19]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[19]~7_combout\ = ( \tdma_min|interfaces:0:interface|push[19]~10_combout\ & ( \tdma_min|interfaces:2:interface|push[19]~10_combout\ & ( ((!\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:3:interface|push[19]~10_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[19]~10_combout\))) # (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[19]~10_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[19]~10_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[19]~10_combout\))) # (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|push[19]~10_combout\)))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count\(1))))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[19]~10_combout\ & ( !\tdma_min|interfaces:2:interface|push[19]~10_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[19]~10_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[19]~10_combout\)))) # (\tdma_min|slots|count\(0) & 
-- (((\tdma_min|slots|count\(1))))) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[19]~10_combout\ & ( !\tdma_min|interfaces:2:interface|push[19]~10_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:3:interface|push[19]~10_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[19]~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_push[19]~10_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[19]~10_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[19]~10_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[19]~10_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[19]~7_combout\);

-- Location: FF_X35_Y57_N37
\tdma_min|interfaces:3:interface|recv.data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[19]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(19));

-- Location: FF_X31_Y56_N16
\asp_dp|send.data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(19),
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(19));

-- Location: LABCELL_X36_Y53_N30
\asp_example|send~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|send~3_combout\ = ( \asp_example|edge~q\ & ( (\KEY[0]~input_o\ & (\asp_example|state\(2) & (\asp_example|state\(1) & !\asp_example|state\(3)))) ) ) # ( !\asp_example|edge~q\ & ( (\asp_example|state\(2) & (\asp_example|state\(1) & 
-- !\asp_example|state\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \asp_example|ALT_INV_state\(2),
	datac => \asp_example|ALT_INV_state\(1),
	datad => \asp_example|ALT_INV_state\(3),
	dataf => \asp_example|ALT_INV_edge~q\,
	combout => \asp_example|send~3_combout\);

-- Location: LABCELL_X31_Y56_N6
\tdma_min|interfaces:1:interface|push[21]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[21]~16_combout\ = ( \tdma_min|interfaces:1:interface|ack~combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[21]~16_combout\);

-- Location: LABCELL_X31_Y56_N3
\tdma_min|interfaces:0:interface|push[21]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[21]~16_combout\ = (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) & \tdma_min|interfaces:0:interface|ack~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:0:interface|push[21]~16_combout\);

-- Location: LABCELL_X29_Y54_N15
\tdma_min|interfaces:0:interface|push[23]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[23]~14_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) & ( \tdma_min|interfaces:0:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	combout => \tdma_min|interfaces:0:interface|push[23]~14_combout\);

-- Location: LABCELL_X29_Y53_N24
\tdma_min|interfaces:1:interface|push[22]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[22]~13_combout\ = ( \tdma_min|interfaces:1:interface|ack~combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[22]~13_combout\);

-- Location: LABCELL_X35_Y57_N6
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[23]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[23]~25_combout\ = ( \tdma_min|interfaces:0:interface|push[23]~14_combout\ & ( \tdma_min|interfaces:3:interface|push[23]~14_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # 
-- (\tdma_min|interfaces:2:interface|push[23]~14_combout\)))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:1:interface|push[23]~14_combout\))) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[23]~14_combout\ & ( 
-- \tdma_min|interfaces:3:interface|push[23]~14_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:2:interface|push[23]~14_combout\)))) # (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|push[23]~14_combout\ & (!\tdma_min|slots|count\(0)))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[23]~14_combout\ & ( !\tdma_min|interfaces:3:interface|push[23]~14_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (((\tdma_min|slots|count\(0) & \tdma_min|interfaces:2:interface|push[23]~14_combout\)))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:1:interface|push[23]~14_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[23]~14_combout\ & ( !\tdma_min|interfaces:3:interface|push[23]~14_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0) & \tdma_min|interfaces:2:interface|push[23]~14_combout\)))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[23]~14_combout\ & (!\tdma_min|slots|count\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_push[23]~14_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:2:interface|ALT_INV_push[23]~14_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[23]~14_combout\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[23]~14_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[23]~25_combout\);

-- Location: FF_X35_Y57_N7
\tdma_min|interfaces:3:interface|recv.data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[23]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(23));

-- Location: FF_X35_Y57_N10
\asp_dp|send.data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(23),
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(23));

-- Location: FF_X30_Y56_N40
\asp_dp|send.data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(28),
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(28));

-- Location: FF_X30_Y56_N13
\asp_dp|send.data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(29),
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(29));

-- Location: LABCELL_X33_Y55_N45
\tdma_min|interfaces:0:interface|push[30]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[30]~3_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( \tdma_min|interfaces:0:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	combout => \tdma_min|interfaces:0:interface|push[30]~3_combout\);

-- Location: MLABCELL_X28_Y55_N3
\tdma_min|interfaces:1:interface|push[30]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[30]~3_combout\ = (\tdma_min|interfaces:1:interface|ack~combout\ & \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	combout => \tdma_min|interfaces:1:interface|push[30]~3_combout\);

-- Location: FF_X30_Y56_N28
\asp_dp|send.addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \asp_dp|Equal0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.addr\(1));

-- Location: M10K_X38_Y56_N0
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X33_Y55_N42
\tdma_min|interfaces:3:interface|push[30]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[30]~3_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30) & ( \tdma_min|interfaces:3:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	combout => \tdma_min|interfaces:3:interface|push[30]~3_combout\);

-- Location: LABCELL_X33_Y55_N0
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[30]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[30]~3_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) & ( \tdma_min|interfaces:0:interface|push[30]~3_combout\ ) ) ) # ( !\tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) & ( 
-- \tdma_min|interfaces:2:interface|push[30]~3_combout\ ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) & ( \tdma_min|interfaces:1:interface|push[30]~3_combout\ ) ) ) # ( !\tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) & ( 
-- \tdma_min|interfaces:3:interface|push[30]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_push[30]~3_combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[30]~3_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[30]~3_combout\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[30]~3_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[30]~3_combout\);

-- Location: FF_X33_Y55_N1
\tdma_min|interfaces:3:interface|recv.data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(30));

-- Location: FF_X30_Y56_N50
\asp_dp|send.data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(30),
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(30));

-- Location: LABCELL_X30_Y56_N48
\tdma_min|interfaces:3:interface|push[22]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[22]~13_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	combout => \tdma_min|interfaces:3:interface|push[22]~13_combout\);

-- Location: LABCELL_X36_Y54_N33
\tdma_min|interfaces:0:interface|push[22]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[22]~13_combout\ = ( \tdma_min|interfaces:0:interface|ack~combout\ & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	datae => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:0:interface|push[22]~13_combout\);

-- Location: LABCELL_X35_Y57_N0
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[22]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[22]~24_combout\ = ( \tdma_min|interfaces:3:interface|push[22]~13_combout\ & ( \tdma_min|interfaces:0:interface|push[22]~13_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))) # 
-- (\tdma_min|interfaces:2:interface|push[22]~13_combout\))) # (\tdma_min|slots|count\(1) & (((\tdma_min|interfaces:1:interface|push[22]~13_combout\) # (\tdma_min|slots|count\(0))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|push[22]~13_combout\ & ( 
-- \tdma_min|interfaces:0:interface|push[22]~13_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[22]~13_combout\ & (\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count\(1) & 
-- (((\tdma_min|interfaces:1:interface|push[22]~13_combout\) # (\tdma_min|slots|count\(0))))) ) ) ) # ( \tdma_min|interfaces:3:interface|push[22]~13_combout\ & ( !\tdma_min|interfaces:0:interface|push[22]~13_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (((!\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:2:interface|push[22]~13_combout\))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & \tdma_min|interfaces:1:interface|push[22]~13_combout\)))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|push[22]~13_combout\ & ( !\tdma_min|interfaces:0:interface|push[22]~13_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[22]~13_combout\ & (\tdma_min|slots|count\(0)))) # 
-- (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & \tdma_min|interfaces:1:interface|push[22]~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:2:interface|ALT_INV_push[22]~13_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_push[22]~13_combout\,
	datae => \tdma_min|interfaces:3:interface|ALT_INV_push[22]~13_combout\,
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_push[22]~13_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[22]~24_combout\);

-- Location: FF_X35_Y57_N2
\tdma_min|interfaces:3:interface|recv.data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[22]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(22));

-- Location: FF_X35_Y57_N4
\asp_dp|send.data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(22),
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(22));

-- Location: LABCELL_X35_Y57_N51
\tdma_min|interfaces:3:interface|push[23]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[23]~14_combout\ = (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) & \tdma_min|interfaces:3:interface|ack~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:3:interface|push[23]~14_combout\);

-- Location: LABCELL_X35_Y57_N24
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~14_combout\ = ( \tdma_min|interfaces:0:interface|push[23]~14_combout\ & ( \tdma_min|interfaces:3:interface|push[23]~14_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (((\tdma_min|interfaces:2:interface|push[23]~14_combout\) # (\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:1:interface|push[23]~14_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[23]~14_combout\ & ( \tdma_min|interfaces:3:interface|push[23]~14_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|interfaces:2:interface|push[23]~14_combout\) # (\tdma_min|slots|count\(0))))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[23]~14_combout\ & (\tdma_min|slots|count\(0)))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[23]~14_combout\ & ( !\tdma_min|interfaces:3:interface|push[23]~14_combout\ & ( 
-- (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & \tdma_min|interfaces:2:interface|push[23]~14_combout\)))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:1:interface|push[23]~14_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[23]~14_combout\ & ( !\tdma_min|interfaces:3:interface|push[23]~14_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & \tdma_min|interfaces:2:interface|push[23]~14_combout\)))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[23]~14_combout\ & (\tdma_min|slots|count\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_push[23]~14_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:2:interface|ALT_INV_push[23]~14_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[23]~14_combout\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[23]~14_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~14_combout\);

-- Location: FF_X35_Y57_N25
\tdma_min|interfaces:2:interface|recv.data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[23]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(23));

-- Location: FF_X30_Y55_N40
\asp_example|send.data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(23),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(23));

-- Location: LABCELL_X37_Y53_N0
\asp_example|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|WideOr1~0_combout\ = ( \asp_example|state\(0) & ( \asp_example|edge~q\ & ( (!\asp_example|state\(2) & ((!\KEY[0]~input_o\ & (!\asp_example|state\(3))) # (\KEY[0]~input_o\ & ((!\asp_example|state\(1)))))) ) ) ) # ( !\asp_example|state\(0) & ( 
-- \asp_example|edge~q\ & ( (!\asp_example|state\(3) & ((!\asp_example|state\(1) & (!\KEY[0]~input_o\)) # (\asp_example|state\(1) & ((!\asp_example|state\(2)))))) # (\asp_example|state\(3) & (\KEY[0]~input_o\ & (!\asp_example|state\(2) & 
-- !\asp_example|state\(1)))) ) ) ) # ( \asp_example|state\(0) & ( !\asp_example|edge~q\ & ( (!\asp_example|state\(2) & !\asp_example|state\(1)) ) ) ) # ( !\asp_example|state\(0) & ( !\asp_example|edge~q\ & ( (!\asp_example|state\(2) & 
-- (!\asp_example|state\(3) $ (!\asp_example|state\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000010100000111100000000000010011000101000001011000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_state\(3),
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \asp_example|ALT_INV_state\(2),
	datad => \asp_example|ALT_INV_state\(1),
	datae => \asp_example|ALT_INV_state\(0),
	dataf => \asp_example|ALT_INV_edge~q\,
	combout => \asp_example|WideOr1~0_combout\);

-- Location: LABCELL_X36_Y55_N42
\tdma_min|interfaces:3:interface|push[28]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[28]~1_combout\ = (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) & \tdma_min|interfaces:3:interface|ack~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:3:interface|push[28]~1_combout\);

-- Location: MLABCELL_X34_Y55_N30
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~2_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[28]~1_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[28]~1_combout\)) # 
-- (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[28]~1_combout\))) ) ) ) # ( !\tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[28]~1_combout\ & ( (\tdma_min|interfaces:2:interface|push[28]~1_combout\) # 
-- (\tdma_min|slots|count\(0)) ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[28]~1_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[28]~1_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|interfaces:1:interface|push[28]~1_combout\))) ) ) ) # ( !\tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[28]~1_combout\ & ( (!\tdma_min|slots|count\(0) & \tdma_min|interfaces:2:interface|push[28]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001110100011100110011111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_push[28]~1_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[28]~1_combout\,
	datad => \tdma_min|interfaces:2:interface|ALT_INV_push[28]~1_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[28]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~2_combout\);

-- Location: FF_X34_Y55_N32
\tdma_min|interfaces:2:interface|recv.data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[28]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(28));

-- Location: FF_X37_Y53_N2
\asp_example|send.data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|WideOr1~0_combout\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(28),
	sload => \asp_example|send~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(28));

-- Location: LABCELL_X30_Y55_N3
\tdma_min|interfaces:1:interface|push[29]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[29]~2_combout\ = (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & \tdma_min|interfaces:1:interface|ack~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[29]~2_combout\);

-- Location: LABCELL_X30_Y55_N6
\tdma_min|interfaces:0:interface|push[29]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[29]~2_combout\ = (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) & \tdma_min|interfaces:0:interface|ack~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:0:interface|push[29]~2_combout\);

-- Location: FF_X33_Y55_N38
\tdma_min|interfaces:2:interface|recv.data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(30));

-- Location: FF_X33_Y55_N35
\asp_example|send.data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(30),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(30));

-- Location: LABCELL_X36_Y53_N33
\asp_example|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|process_0~0_combout\ = (!\KEY[0]~input_o\ & \asp_example|edge~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \asp_example|ALT_INV_edge~q\,
	combout => \asp_example|process_0~0_combout\);

-- Location: LABCELL_X36_Y53_N12
\asp_example|send~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|send~2_combout\ = ( \asp_example|state\(1) & ( \asp_example|state\(2) & ( ((\asp_example|state\(3) & !\asp_example|process_0~0_combout\)) # (\asp_example|send~1_combout\) ) ) ) # ( !\asp_example|state\(1) & ( \asp_example|state\(2) & ( 
-- (!\asp_example|process_0~0_combout\ $ (((!\asp_example|state\(3) & !\asp_example|state\(0))))) # (\asp_example|send~1_combout\) ) ) ) # ( \asp_example|state\(1) & ( !\asp_example|state\(2) & ( ((!\asp_example|state\(3) & ((!\asp_example|state\(0)) # 
-- (\asp_example|process_0~0_combout\))) # (\asp_example|state\(3) & ((!\asp_example|process_0~0_combout\)))) # (\asp_example|send~1_combout\) ) ) ) # ( !\asp_example|state\(1) & ( !\asp_example|state\(2) & ( (!\asp_example|state\(3)) # 
-- ((!\asp_example|process_0~0_combout\) # (\asp_example|send~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110111011111101111011101101111111101100110111011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_state\(3),
	datab => \asp_example|ALT_INV_send~1_combout\,
	datac => \asp_example|ALT_INV_state\(0),
	datad => \asp_example|ALT_INV_process_0~0_combout\,
	datae => \asp_example|ALT_INV_state\(1),
	dataf => \asp_example|ALT_INV_state\(2),
	combout => \asp_example|send~2_combout\);

-- Location: FF_X36_Y53_N13
\asp_example|send.addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|send~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.addr\(0));

-- Location: M10K_X38_Y55_N0
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 40,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 8,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 255,
	port_b_logical_ram_depth => 256,
	port_b_logical_ram_width => 40,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portadatain => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X30_Y55_N0
\tdma_min|interfaces:2:interface|push[29]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[29]~2_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[29]~2_combout\);

-- Location: LABCELL_X30_Y55_N18
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~3_combout\ = ( \tdma_min|interfaces:2:interface|push[29]~2_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[29]~2_combout\)) # 
-- (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[29]~2_combout\))) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[29]~2_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[29]~2_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[29]~2_combout\))) ) ) ) # ( \tdma_min|interfaces:2:interface|push[29]~2_combout\ & ( !\tdma_min|slots|count\(0) & ( 
-- (!\tdma_min|slots|count\(1)) # (\tdma_min|interfaces:0:interface|push[29]~2_combout\) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[29]~2_combout\ & ( !\tdma_min|slots|count\(0) & ( (\tdma_min|slots|count\(1) & 
-- \tdma_min|interfaces:0:interface|push[29]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[29]~2_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[29]~2_combout\,
	datad => \tdma_min|interfaces:0:interface|ALT_INV_push[29]~2_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[29]~2_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~3_combout\);

-- Location: FF_X30_Y55_N19
\tdma_min|interfaces:2:interface|recv.data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[29]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(29));

-- Location: FF_X33_Y53_N8
\asp_example|send.data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|WideNor0~0_combout\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(29),
	sload => \asp_example|send~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(29));

-- Location: MLABCELL_X39_Y55_N54
\tdma_min|interfaces:2:interface|push[22]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[22]~13_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(22) & ( \tdma_min|interfaces:2:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(22),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[22]~13_combout\);

-- Location: LABCELL_X35_Y57_N18
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~13_combout\ = ( \tdma_min|interfaces:3:interface|push[22]~13_combout\ & ( \tdma_min|interfaces:0:interface|push[22]~13_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # 
-- (\tdma_min|interfaces:2:interface|push[22]~13_combout\))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:1:interface|push[22]~13_combout\)))) ) ) ) # ( !\tdma_min|interfaces:3:interface|push[22]~13_combout\ & ( 
-- \tdma_min|interfaces:0:interface|push[22]~13_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[22]~13_combout\ & (!\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # 
-- (\tdma_min|interfaces:1:interface|push[22]~13_combout\)))) ) ) ) # ( \tdma_min|interfaces:3:interface|push[22]~13_combout\ & ( !\tdma_min|interfaces:0:interface|push[22]~13_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # 
-- (\tdma_min|interfaces:2:interface|push[22]~13_combout\))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0) & \tdma_min|interfaces:1:interface|push[22]~13_combout\)))) ) ) ) # ( !\tdma_min|interfaces:3:interface|push[22]~13_combout\ & ( 
-- !\tdma_min|interfaces:0:interface|push[22]~13_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[22]~13_combout\ & (!\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0) & 
-- \tdma_min|interfaces:1:interface|push[22]~13_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:2:interface|ALT_INV_push[22]~13_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_push[22]~13_combout\,
	datae => \tdma_min|interfaces:3:interface|ALT_INV_push[22]~13_combout\,
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_push[22]~13_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~13_combout\);

-- Location: FF_X35_Y57_N20
\tdma_min|interfaces:2:interface|recv.data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[22]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(22));

-- Location: FF_X30_Y55_N34
\asp_example|send.data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(22),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(22));

-- Location: LABCELL_X31_Y56_N9
\tdma_min|interfaces:2:interface|push[21]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[21]~16_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[21]~16_combout\);

-- Location: LABCELL_X31_Y56_N36
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[21]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[21]~27_combout\ = ( \tdma_min|interfaces:0:interface|push[21]~16_combout\ & ( \tdma_min|interfaces:2:interface|push[21]~16_combout\ & ( ((!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[21]~16_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[21]~16_combout\)))) # (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[21]~16_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[21]~16_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:3:interface|push[21]~16_combout\))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & 
-- \tdma_min|interfaces:1:interface|push[21]~16_combout\)))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[21]~16_combout\ & ( !\tdma_min|interfaces:2:interface|push[21]~16_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[21]~16_combout\ & (!\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count\(1) & (((\tdma_min|interfaces:1:interface|push[21]~16_combout\) # (\tdma_min|slots|count\(0))))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[21]~16_combout\ & ( !\tdma_min|interfaces:2:interface|push[21]~16_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[21]~16_combout\)) # 
-- (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[21]~16_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[21]~16_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_push[21]~16_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[21]~16_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[21]~16_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[21]~27_combout\);

-- Location: FF_X31_Y56_N38
\tdma_min|interfaces:3:interface|recv.data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[21]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(21));

-- Location: FF_X31_Y56_N28
\asp_dp|send.data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(21),
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(21));

-- Location: LABCELL_X31_Y56_N0
\tdma_min|interfaces:3:interface|push[21]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[21]~16_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(21) & ( \tdma_min|interfaces:3:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(21),
	combout => \tdma_min|interfaces:3:interface|push[21]~16_combout\);

-- Location: LABCELL_X31_Y56_N12
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~16_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) & ( \tdma_min|interfaces:1:interface|push[21]~16_combout\ ) ) ) # ( !\tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) & 
-- ( \tdma_min|interfaces:3:interface|push[21]~16_combout\ ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) & ( \tdma_min|interfaces:0:interface|push[21]~16_combout\ ) ) ) # ( !\tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) & ( 
-- \tdma_min|interfaces:2:interface|push[21]~16_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[21]~16_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_push[21]~16_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_push[21]~16_combout\,
	datad => \tdma_min|interfaces:1:interface|ALT_INV_push[21]~16_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~16_combout\);

-- Location: FF_X31_Y56_N13
\tdma_min|interfaces:2:interface|recv.data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[21]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(21));

-- Location: FF_X36_Y53_N31
\asp_example|send.data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|send~3_combout\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(21),
	sload => \asp_example|send~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(21));

-- Location: LABCELL_X37_Y54_N33
\tdma_min|interfaces:2:interface|push[20]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[20]~15_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[20]~15_combout\);

-- Location: LABCELL_X37_Y54_N24
\tdma_min|interfaces:0:interface|push[20]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[20]~15_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) & ( \tdma_min|interfaces:0:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	combout => \tdma_min|interfaces:0:interface|push[20]~15_combout\);

-- Location: LABCELL_X37_Y54_N6
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[20]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[20]~26_combout\ = ( \tdma_min|interfaces:2:interface|push[20]~15_combout\ & ( \tdma_min|interfaces:0:interface|push[20]~15_combout\ & ( ((!\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:3:interface|push[20]~15_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[20]~15_combout\))) # (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[20]~15_combout\ & ( 
-- \tdma_min|interfaces:0:interface|push[20]~15_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[20]~15_combout\))) # (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|push[20]~15_combout\)))) # (\tdma_min|slots|count\(0) & (((\tdma_min|slots|count\(1))))) ) ) ) # ( \tdma_min|interfaces:2:interface|push[20]~15_combout\ & ( !\tdma_min|interfaces:0:interface|push[20]~15_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[20]~15_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[20]~15_combout\)))) # (\tdma_min|slots|count\(0) & 
-- (((!\tdma_min|slots|count\(1))))) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[20]~15_combout\ & ( !\tdma_min|interfaces:0:interface|push[20]~15_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:3:interface|push[20]~15_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[20]~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_push[20]~15_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_push[20]~15_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(1),
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[20]~15_combout\,
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_push[20]~15_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[20]~26_combout\);

-- Location: FF_X37_Y54_N8
\tdma_min|interfaces:3:interface|recv.data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[20]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(20));

-- Location: FF_X31_Y56_N22
\asp_dp|send.data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(20),
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(20));

-- Location: LABCELL_X37_Y54_N27
\tdma_min|interfaces:3:interface|push[20]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[20]~15_combout\ = (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(20) & \tdma_min|interfaces:3:interface|ack~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(20),
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:3:interface|push[20]~15_combout\);

-- Location: LABCELL_X37_Y54_N12
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~15_combout\ = ( \tdma_min|interfaces:2:interface|push[20]~15_combout\ & ( \tdma_min|interfaces:0:interface|push[20]~15_combout\ & ( (!\tdma_min|slots|count\(0)) # ((!\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:3:interface|push[20]~15_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[20]~15_combout\))) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[20]~15_combout\ & ( 
-- \tdma_min|interfaces:0:interface|push[20]~15_combout\ & ( (!\tdma_min|slots|count\(0) & (((\tdma_min|slots|count\(1))))) # (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[20]~15_combout\))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[20]~15_combout\)))) ) ) ) # ( \tdma_min|interfaces:2:interface|push[20]~15_combout\ & ( !\tdma_min|interfaces:0:interface|push[20]~15_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((!\tdma_min|slots|count\(1))))) # (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[20]~15_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[20]~15_combout\)))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[20]~15_combout\ & ( !\tdma_min|interfaces:0:interface|push[20]~15_combout\ & ( (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[20]~15_combout\))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[20]~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_push[20]~15_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_push[20]~15_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(1),
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[20]~15_combout\,
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_push[20]~15_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~15_combout\);

-- Location: FF_X37_Y54_N13
\tdma_min|interfaces:2:interface|recv.data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[20]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(20));

-- Location: FF_X37_Y54_N5
\asp_example|send.data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(20),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(20));

-- Location: LABCELL_X33_Y53_N33
\tdma_min|interfaces:2:interface|push[18]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[18]~9_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[18]~9_combout\);

-- Location: LABCELL_X29_Y53_N36
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[18]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[18]~6_combout\ = ( \tdma_min|interfaces:3:interface|push[18]~9_combout\ & ( \tdma_min|interfaces:2:interface|push[18]~9_combout\ & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(0) & 
-- ((\tdma_min|interfaces:1:interface|push[18]~9_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[18]~9_combout\))) ) ) ) # ( !\tdma_min|interfaces:3:interface|push[18]~9_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[18]~9_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[18]~9_combout\))) # 
-- (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[18]~9_combout\)))) ) ) ) # ( \tdma_min|interfaces:3:interface|push[18]~9_combout\ & ( !\tdma_min|interfaces:2:interface|push[18]~9_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (((!\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[18]~9_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[18]~9_combout\)))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|push[18]~9_combout\ & ( !\tdma_min|interfaces:2:interface|push[18]~9_combout\ & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[18]~9_combout\))) # 
-- (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[18]~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[18]~9_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[18]~9_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|interfaces:3:interface|ALT_INV_push[18]~9_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[18]~9_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[18]~6_combout\);

-- Location: FF_X29_Y53_N37
\tdma_min|interfaces:3:interface|recv.data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[18]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(18));

-- Location: FF_X31_Y56_N40
\asp_dp|send.data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(18),
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(18));

-- Location: LABCELL_X35_Y57_N12
\tdma_min|interfaces:3:interface|push[19]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[19]~10_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:3:interface|push[19]~10_combout\);

-- Location: LABCELL_X35_Y57_N42
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~10_combout\ = ( \tdma_min|interfaces:0:interface|push[19]~10_combout\ & ( \tdma_min|interfaces:2:interface|push[19]~10_combout\ & ( (!\tdma_min|slots|count\(0)) # ((!\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:3:interface|push[19]~10_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[19]~10_combout\))) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[19]~10_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[19]~10_combout\ & ( (!\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count\(1))))) # (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[19]~10_combout\))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[19]~10_combout\)))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[19]~10_combout\ & ( !\tdma_min|interfaces:2:interface|push[19]~10_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((\tdma_min|slots|count\(1))))) # (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[19]~10_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[19]~10_combout\)))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[19]~10_combout\ & ( !\tdma_min|interfaces:2:interface|push[19]~10_combout\ & ( (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[19]~10_combout\))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[19]~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_push[19]~10_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[19]~10_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[19]~10_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[19]~10_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~10_combout\);

-- Location: FF_X35_Y57_N43
\tdma_min|interfaces:2:interface|recv.data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[19]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(19));

-- Location: FF_X33_Y55_N5
\asp_example|send.data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(19),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(19));

-- Location: LABCELL_X36_Y55_N54
\tdma_min|interfaces:2:interface|push[17]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[17]~7_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[17]~7_combout\);

-- Location: LABCELL_X36_Y55_N48
\tdma_min|interfaces:1:interface|push[17]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[17]~7_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) & ( \tdma_min|interfaces:1:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	combout => \tdma_min|interfaces:1:interface|push[17]~7_combout\);

-- Location: LABCELL_X36_Y55_N12
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[17]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[17]~5_combout\ = ( \tdma_min|interfaces:2:interface|push[17]~7_combout\ & ( \tdma_min|interfaces:1:interface|push[17]~7_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (((\tdma_min|interfaces:3:interface|push[17]~7_combout\) # (\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:0:interface|push[17]~7_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[17]~7_combout\ & ( \tdma_min|interfaces:1:interface|push[17]~7_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & \tdma_min|interfaces:3:interface|push[17]~7_combout\)))) # 
-- (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:0:interface|push[17]~7_combout\))) ) ) ) # ( \tdma_min|interfaces:2:interface|push[17]~7_combout\ & ( !\tdma_min|interfaces:1:interface|push[17]~7_combout\ & ( 
-- (!\tdma_min|slots|count\(1) & (((\tdma_min|interfaces:3:interface|push[17]~7_combout\) # (\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:0:interface|push[17]~7_combout\ & (\tdma_min|slots|count\(0)))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[17]~7_combout\ & ( !\tdma_min|interfaces:1:interface|push[17]~7_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & \tdma_min|interfaces:3:interface|push[17]~7_combout\)))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:0:interface|push[17]~7_combout\ & (\tdma_min|slots|count\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_push[17]~7_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[17]~7_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[17]~7_combout\,
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_push[17]~7_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[17]~5_combout\);

-- Location: FF_X36_Y55_N13
\tdma_min|interfaces:3:interface|recv.data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[17]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(17));

-- Location: FF_X31_Y56_N34
\asp_dp|send.data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(17),
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(17));

-- Location: LABCELL_X31_Y57_N0
\tdma_min|interfaces:3:interface|push[29]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[29]~2_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(29),
	combout => \tdma_min|interfaces:3:interface|push[29]~2_combout\);

-- Location: LABCELL_X30_Y55_N12
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[29]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[29]~2_combout\ = ( \tdma_min|interfaces:2:interface|push[29]~2_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1)) # (\tdma_min|interfaces:0:interface|push[29]~2_combout\) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[29]~2_combout\ & ( \tdma_min|slots|count\(0) & ( (\tdma_min|slots|count\(1) & \tdma_min|interfaces:0:interface|push[29]~2_combout\) ) ) ) # ( \tdma_min|interfaces:2:interface|push[29]~2_combout\ & ( 
-- !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[29]~2_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[29]~2_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[29]~2_combout\ & ( !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[29]~2_combout\)) # (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:1:interface|push[29]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[29]~2_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[29]~2_combout\,
	datad => \tdma_min|interfaces:0:interface|ALT_INV_push[29]~2_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[29]~2_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[29]~2_combout\);

-- Location: FF_X30_Y55_N13
\tdma_min|interfaces:3:interface|recv.data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(29));

-- Location: LABCELL_X30_Y56_N0
\asp_dp|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Equal0~0_combout\ = ( !\tdma_min|interfaces:3:interface|recv.data\(29) & ( !\tdma_min|interfaces:3:interface|recv.data\(30) & ( (\tdma_min|interfaces:3:interface|recv.data\(31) & !\tdma_min|interfaces:3:interface|recv.data\(28)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(31),
	datac => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(28),
	datae => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(29),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(30),
	combout => \asp_dp|Equal0~0_combout\);

-- Location: LABCELL_X36_Y56_N54
\asp_dp|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|LessThan0~1_combout\ = ( !\asp_dp|Add1~45_sumout\ & ( (!\asp_dp|Add1~57_sumout\ & (!\asp_dp|Add1~53_sumout\ & (!\asp_dp|Add1~41_sumout\ & !\asp_dp|Add1~49_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_dp|ALT_INV_Add1~57_sumout\,
	datab => \asp_dp|ALT_INV_Add1~53_sumout\,
	datac => \asp_dp|ALT_INV_Add1~41_sumout\,
	datad => \asp_dp|ALT_INV_Add1~49_sumout\,
	dataf => \asp_dp|ALT_INV_Add1~45_sumout\,
	combout => \asp_dp|LessThan0~1_combout\);

-- Location: LABCELL_X29_Y56_N24
\tdma_min|interfaces:3:interface|push[14]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[14]~6_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) & ( \tdma_min|interfaces:3:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	combout => \tdma_min|interfaces:3:interface|push[14]~6_combout\);

-- Location: LABCELL_X29_Y56_N48
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[14]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[14]~10_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[14]~6_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:1:interface|push[14]~6_combout\)) # 
-- (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:0:interface|push[14]~6_combout\))) ) ) ) # ( !\tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[14]~6_combout\ & ( (!\tdma_min|slots|count\(0)) # 
-- (\tdma_min|interfaces:2:interface|push[14]~6_combout\) ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[14]~6_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:1:interface|push[14]~6_combout\)) # 
-- (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:0:interface|push[14]~6_combout\))) ) ) ) # ( !\tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[14]~6_combout\ & ( (\tdma_min|interfaces:2:interface|push[14]~6_combout\ & 
-- \tdma_min|slots|count\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_push[14]~6_combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[14]~6_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_push[14]~6_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[14]~6_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[14]~10_combout\);

-- Location: FF_X29_Y56_N49
\tdma_min|interfaces:3:interface|recv.data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(14));

-- Location: LABCELL_X30_Y56_N33
\asp_dp|right_hist[2][15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|right_hist[2][15]~0_combout\ = ( !\tdma_min|interfaces:3:interface|recv.data\(30) & ( (!\tdma_min|interfaces:3:interface|recv.data\(29) & (\tdma_min|interfaces:3:interface|recv.data\(16) & (\tdma_min|interfaces:3:interface|recv.data\(31) & 
-- !\tdma_min|interfaces:3:interface|recv.data\(28)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(29),
	datab => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	datac => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(31),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(28),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(30),
	combout => \asp_dp|right_hist[2][15]~0_combout\);

-- Location: FF_X35_Y56_N44
\asp_dp|right_hist[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(14),
	sload => VCC,
	ena => \asp_dp|right_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|right_hist[2][14]~q\);

-- Location: FF_X35_Y56_N41
\asp_dp|right_hist[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(13),
	sload => VCC,
	ena => \asp_dp|right_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|right_hist[2][13]~q\);

-- Location: LABCELL_X29_Y55_N3
\tdma_min|interfaces:2:interface|push[2]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[2]~18_combout\ = (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) & \tdma_min|interfaces:2:interface|ack~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	datad => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[2]~18_combout\);

-- Location: LABCELL_X29_Y55_N39
\tdma_min|interfaces:1:interface|push[2]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[2]~18_combout\ = ( \tdma_min|interfaces:1:interface|ack~combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[2]~18_combout\);

-- Location: LABCELL_X29_Y55_N36
\tdma_min|interfaces:0:interface|push[2]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[2]~18_combout\ = (\tdma_min|interfaces:0:interface|ack~combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	combout => \tdma_min|interfaces:0:interface|push[2]~18_combout\);

-- Location: LABCELL_X29_Y55_N18
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[2]~11_combout\ = ( \tdma_min|interfaces:0:interface|push[2]~18_combout\ & ( \tdma_min|slots|count\(0) & ( (\tdma_min|interfaces:2:interface|push[2]~18_combout\) # (\tdma_min|slots|count\(1)) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[2]~18_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & \tdma_min|interfaces:2:interface|push[2]~18_combout\) ) ) ) # ( \tdma_min|interfaces:0:interface|push[2]~18_combout\ & ( 
-- !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[2]~18_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[2]~18_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[2]~18_combout\ & ( !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[2]~18_combout\)) # (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:1:interface|push[2]~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[2]~18_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:2:interface|ALT_INV_push[2]~18_combout\,
	datad => \tdma_min|interfaces:1:interface|ALT_INV_push[2]~18_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[2]~18_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[2]~11_combout\);

-- Location: FF_X29_Y55_N19
\tdma_min|interfaces:3:interface|recv.data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[2]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(2));

-- Location: FF_X35_Y56_N8
\asp_dp|right_hist[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(2),
	sload => VCC,
	ena => \asp_dp|right_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|right_hist[2][2]~q\);

-- Location: LABCELL_X37_Y54_N45
\tdma_min|interfaces:3:interface|push[1]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[1]~26_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) & ( \tdma_min|interfaces:3:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	combout => \tdma_min|interfaces:3:interface|push[1]~26_combout\);

-- Location: LABCELL_X37_Y54_N21
\tdma_min|interfaces:2:interface|push[1]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[1]~26_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[1]~26_combout\);

-- Location: LABCELL_X37_Y54_N18
\tdma_min|interfaces:1:interface|push[1]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[1]~26_combout\ = ( \tdma_min|interfaces:1:interface|ack~combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[1]~26_combout\);

-- Location: LABCELL_X37_Y54_N0
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[1]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[1]~22_combout\ = ( \tdma_min|interfaces:2:interface|push[1]~26_combout\ & ( \tdma_min|interfaces:1:interface|push[1]~26_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((\tdma_min|interfaces:3:interface|push[1]~26_combout\) # (\tdma_min|slots|count\(1))))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count\(1))) # (\tdma_min|interfaces:0:interface|push[1]~26_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[1]~26_combout\ & ( \tdma_min|interfaces:1:interface|push[1]~26_combout\ & ( (!\tdma_min|slots|count\(0) & (((\tdma_min|interfaces:3:interface|push[1]~26_combout\) # (\tdma_min|slots|count\(1))))) # 
-- (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[1]~26_combout\ & (\tdma_min|slots|count\(1)))) ) ) ) # ( \tdma_min|interfaces:2:interface|push[1]~26_combout\ & ( !\tdma_min|interfaces:1:interface|push[1]~26_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count\(1) & \tdma_min|interfaces:3:interface|push[1]~26_combout\)))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count\(1))) # (\tdma_min|interfaces:0:interface|push[1]~26_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[1]~26_combout\ & ( !\tdma_min|interfaces:1:interface|push[1]~26_combout\ & ( (!\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count\(1) & \tdma_min|interfaces:3:interface|push[1]~26_combout\)))) # 
-- (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[1]~26_combout\ & (\tdma_min|slots|count\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[1]~26_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[1]~26_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[1]~26_combout\,
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_push[1]~26_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[1]~22_combout\);

-- Location: FF_X37_Y54_N2
\tdma_min|interfaces:3:interface|recv.data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(1));

-- Location: FF_X35_Y56_N5
\asp_dp|right_hist[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(1),
	sload => VCC,
	ena => \asp_dp|right_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|right_hist[2][1]~q\);

-- Location: LABCELL_X31_Y55_N24
\tdma_min|interfaces:1:interface|push[0]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[0]~27_combout\ = ( \tdma_min|interfaces:1:interface|ack~combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[0]~27_combout\);

-- Location: LABCELL_X31_Y55_N27
\tdma_min|interfaces:0:interface|push[0]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[0]~27_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) & ( \tdma_min|interfaces:0:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	combout => \tdma_min|interfaces:0:interface|push[0]~27_combout\);

-- Location: LABCELL_X31_Y55_N48
\tdma_min|interfaces:2:interface|push[0]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[0]~27_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[0]~27_combout\);

-- Location: LABCELL_X31_Y55_N54
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[0]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[0]~23_combout\ = ( \tdma_min|interfaces:0:interface|push[0]~27_combout\ & ( \tdma_min|interfaces:2:interface|push[0]~27_combout\ & ( ((!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[0]~27_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[0]~27_combout\)))) # (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[0]~27_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[0]~27_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:3:interface|push[0]~27_combout\))) # (\tdma_min|slots|count\(1) & 
-- (((\tdma_min|interfaces:1:interface|push[0]~27_combout\ & !\tdma_min|slots|count\(0))))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[0]~27_combout\ & ( !\tdma_min|interfaces:2:interface|push[0]~27_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[0]~27_combout\ & ((!\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:1:interface|push[0]~27_combout\)))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[0]~27_combout\ & ( !\tdma_min|interfaces:2:interface|push[0]~27_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[0]~27_combout\)) # 
-- (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[0]~27_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[0]~27_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[0]~27_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[0]~27_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[0]~27_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[0]~23_combout\);

-- Location: FF_X31_Y55_N55
\tdma_min|interfaces:3:interface|recv.data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(0));

-- Location: FF_X35_Y56_N2
\asp_dp|right_hist[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(0),
	sload => VCC,
	ena => \asp_dp|right_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|right_hist[2][0]~q\);

-- Location: LABCELL_X35_Y56_N0
\asp_dp|Add4~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add4~61_sumout\ = SUM(( \tdma_min|interfaces:3:interface|recv.data\(0) ) + ( \asp_dp|right_hist[2][0]~q\ ) + ( !VCC ))
-- \asp_dp|Add4~62\ = CARRY(( \tdma_min|interfaces:3:interface|recv.data\(0) ) + ( \asp_dp|right_hist[2][0]~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_dp|ALT_INV_right_hist[2][0]~q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(0),
	cin => GND,
	sumout => \asp_dp|Add4~61_sumout\,
	cout => \asp_dp|Add4~62\);

-- Location: LABCELL_X35_Y56_N3
\asp_dp|Add4~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add4~57_sumout\ = SUM(( \asp_dp|right_hist[2][1]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(1) ) + ( \asp_dp|Add4~62\ ))
-- \asp_dp|Add4~58\ = CARRY(( \asp_dp|right_hist[2][1]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(1) ) + ( \asp_dp|Add4~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_dp|ALT_INV_right_hist[2][1]~q\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(1),
	cin => \asp_dp|Add4~62\,
	sumout => \asp_dp|Add4~57_sumout\,
	cout => \asp_dp|Add4~58\);

-- Location: LABCELL_X35_Y56_N6
\asp_dp|Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add4~13_sumout\ = SUM(( \tdma_min|interfaces:3:interface|recv.data\(2) ) + ( \asp_dp|right_hist[2][2]~q\ ) + ( \asp_dp|Add4~58\ ))
-- \asp_dp|Add4~14\ = CARRY(( \tdma_min|interfaces:3:interface|recv.data\(2) ) + ( \asp_dp|right_hist[2][2]~q\ ) + ( \asp_dp|Add4~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(2),
	dataf => \asp_dp|ALT_INV_right_hist[2][2]~q\,
	cin => \asp_dp|Add4~58\,
	sumout => \asp_dp|Add4~13_sumout\,
	cout => \asp_dp|Add4~14\);

-- Location: LABCELL_X35_Y56_N9
\asp_dp|Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add4~17_sumout\ = SUM(( \tdma_min|interfaces:3:interface|recv.data\(3) ) + ( \asp_dp|right_hist[2][3]~q\ ) + ( \asp_dp|Add4~14\ ))
-- \asp_dp|Add4~18\ = CARRY(( \tdma_min|interfaces:3:interface|recv.data\(3) ) + ( \asp_dp|right_hist[2][3]~q\ ) + ( \asp_dp|Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_dp|ALT_INV_right_hist[2][3]~q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(3),
	cin => \asp_dp|Add4~14\,
	sumout => \asp_dp|Add4~17_sumout\,
	cout => \asp_dp|Add4~18\);

-- Location: LABCELL_X35_Y56_N12
\asp_dp|Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add4~21_sumout\ = SUM(( \asp_dp|right_hist[2][4]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(4) ) + ( \asp_dp|Add4~18\ ))
-- \asp_dp|Add4~22\ = CARRY(( \asp_dp|right_hist[2][4]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(4) ) + ( \asp_dp|Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_dp|ALT_INV_right_hist[2][4]~q\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(4),
	cin => \asp_dp|Add4~18\,
	sumout => \asp_dp|Add4~21_sumout\,
	cout => \asp_dp|Add4~22\);

-- Location: LABCELL_X35_Y56_N15
\asp_dp|Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add4~25_sumout\ = SUM(( \tdma_min|interfaces:3:interface|recv.data\(5) ) + ( \asp_dp|right_hist[2][5]~q\ ) + ( \asp_dp|Add4~22\ ))
-- \asp_dp|Add4~26\ = CARRY(( \tdma_min|interfaces:3:interface|recv.data\(5) ) + ( \asp_dp|right_hist[2][5]~q\ ) + ( \asp_dp|Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_dp|ALT_INV_right_hist[2][5]~q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(5),
	cin => \asp_dp|Add4~22\,
	sumout => \asp_dp|Add4~25_sumout\,
	cout => \asp_dp|Add4~26\);

-- Location: LABCELL_X35_Y56_N18
\asp_dp|Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add4~29_sumout\ = SUM(( \tdma_min|interfaces:3:interface|recv.data\(6) ) + ( \asp_dp|right_hist[2][6]~q\ ) + ( \asp_dp|Add4~26\ ))
-- \asp_dp|Add4~30\ = CARRY(( \tdma_min|interfaces:3:interface|recv.data\(6) ) + ( \asp_dp|right_hist[2][6]~q\ ) + ( \asp_dp|Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_dp|ALT_INV_right_hist[2][6]~q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(6),
	cin => \asp_dp|Add4~26\,
	sumout => \asp_dp|Add4~29_sumout\,
	cout => \asp_dp|Add4~30\);

-- Location: LABCELL_X35_Y56_N21
\asp_dp|Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add4~33_sumout\ = SUM(( \asp_dp|right_hist[2][7]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(7) ) + ( \asp_dp|Add4~30\ ))
-- \asp_dp|Add4~34\ = CARRY(( \asp_dp|right_hist[2][7]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(7) ) + ( \asp_dp|Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_dp|ALT_INV_right_hist[2][7]~q\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(7),
	cin => \asp_dp|Add4~30\,
	sumout => \asp_dp|Add4~33_sumout\,
	cout => \asp_dp|Add4~34\);

-- Location: LABCELL_X35_Y56_N24
\asp_dp|Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add4~37_sumout\ = SUM(( \tdma_min|interfaces:3:interface|recv.data\(8) ) + ( \asp_dp|right_hist[2][8]~q\ ) + ( \asp_dp|Add4~34\ ))
-- \asp_dp|Add4~38\ = CARRY(( \tdma_min|interfaces:3:interface|recv.data\(8) ) + ( \asp_dp|right_hist[2][8]~q\ ) + ( \asp_dp|Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_dp|ALT_INV_right_hist[2][8]~q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(8),
	cin => \asp_dp|Add4~34\,
	sumout => \asp_dp|Add4~37_sumout\,
	cout => \asp_dp|Add4~38\);

-- Location: LABCELL_X35_Y56_N27
\asp_dp|Add4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add4~41_sumout\ = SUM(( \tdma_min|interfaces:3:interface|recv.data\(9) ) + ( \asp_dp|right_hist[2][9]~q\ ) + ( \asp_dp|Add4~38\ ))
-- \asp_dp|Add4~42\ = CARRY(( \tdma_min|interfaces:3:interface|recv.data\(9) ) + ( \asp_dp|right_hist[2][9]~q\ ) + ( \asp_dp|Add4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_dp|ALT_INV_right_hist[2][9]~q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(9),
	cin => \asp_dp|Add4~38\,
	sumout => \asp_dp|Add4~41_sumout\,
	cout => \asp_dp|Add4~42\);

-- Location: LABCELL_X35_Y56_N30
\asp_dp|Add4~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add4~45_sumout\ = SUM(( \tdma_min|interfaces:3:interface|recv.data\(10) ) + ( \asp_dp|right_hist[2][10]~q\ ) + ( \asp_dp|Add4~42\ ))
-- \asp_dp|Add4~46\ = CARRY(( \tdma_min|interfaces:3:interface|recv.data\(10) ) + ( \asp_dp|right_hist[2][10]~q\ ) + ( \asp_dp|Add4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_dp|ALT_INV_right_hist[2][10]~q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(10),
	cin => \asp_dp|Add4~42\,
	sumout => \asp_dp|Add4~45_sumout\,
	cout => \asp_dp|Add4~46\);

-- Location: LABCELL_X35_Y56_N33
\asp_dp|Add4~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add4~49_sumout\ = SUM(( \tdma_min|interfaces:3:interface|recv.data\(11) ) + ( \asp_dp|right_hist[2][11]~q\ ) + ( \asp_dp|Add4~46\ ))
-- \asp_dp|Add4~50\ = CARRY(( \tdma_min|interfaces:3:interface|recv.data\(11) ) + ( \asp_dp|right_hist[2][11]~q\ ) + ( \asp_dp|Add4~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_dp|ALT_INV_right_hist[2][11]~q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(11),
	cin => \asp_dp|Add4~46\,
	sumout => \asp_dp|Add4~49_sumout\,
	cout => \asp_dp|Add4~50\);

-- Location: LABCELL_X35_Y56_N36
\asp_dp|Add4~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add4~53_sumout\ = SUM(( \tdma_min|interfaces:3:interface|recv.data\(12) ) + ( \asp_dp|right_hist[2][12]~q\ ) + ( \asp_dp|Add4~50\ ))
-- \asp_dp|Add4~54\ = CARRY(( \tdma_min|interfaces:3:interface|recv.data\(12) ) + ( \asp_dp|right_hist[2][12]~q\ ) + ( \asp_dp|Add4~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_dp|ALT_INV_right_hist[2][12]~q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(12),
	cin => \asp_dp|Add4~50\,
	sumout => \asp_dp|Add4~53_sumout\,
	cout => \asp_dp|Add4~54\);

-- Location: LABCELL_X35_Y56_N39
\asp_dp|Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add4~1_sumout\ = SUM(( \asp_dp|right_hist[2][13]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(13) ) + ( \asp_dp|Add4~54\ ))
-- \asp_dp|Add4~2\ = CARRY(( \asp_dp|right_hist[2][13]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(13) ) + ( \asp_dp|Add4~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(13),
	datac => \asp_dp|ALT_INV_right_hist[2][13]~q\,
	cin => \asp_dp|Add4~54\,
	sumout => \asp_dp|Add4~1_sumout\,
	cout => \asp_dp|Add4~2\);

-- Location: LABCELL_X35_Y56_N42
\asp_dp|Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add4~9_sumout\ = SUM(( \tdma_min|interfaces:3:interface|recv.data\(14) ) + ( \asp_dp|right_hist[2][14]~q\ ) + ( \asp_dp|Add4~2\ ))
-- \asp_dp|Add4~10\ = CARRY(( \tdma_min|interfaces:3:interface|recv.data\(14) ) + ( \asp_dp|right_hist[2][14]~q\ ) + ( \asp_dp|Add4~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_dp|ALT_INV_right_hist[2][14]~q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(14),
	cin => \asp_dp|Add4~2\,
	sumout => \asp_dp|Add4~9_sumout\,
	cout => \asp_dp|Add4~10\);

-- Location: FF_X34_Y56_N44
\asp_dp|left_hist[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(14),
	sload => VCC,
	ena => \asp_dp|left_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|left_hist[2][14]~q\);

-- Location: FF_X34_Y56_N41
\asp_dp|left_hist[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(13),
	sload => VCC,
	ena => \asp_dp|left_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|left_hist[2][13]~q\);

-- Location: FF_X34_Y56_N38
\asp_dp|left_hist[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(12),
	sload => VCC,
	ena => \asp_dp|left_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|left_hist[2][12]~q\);

-- Location: FF_X34_Y56_N35
\asp_dp|left_hist[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(11),
	sload => VCC,
	ena => \asp_dp|left_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|left_hist[2][11]~q\);

-- Location: FF_X34_Y56_N32
\asp_dp|left_hist[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(10),
	sload => VCC,
	ena => \asp_dp|left_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|left_hist[2][10]~q\);

-- Location: FF_X34_Y56_N29
\asp_dp|left_hist[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(9),
	sload => VCC,
	ena => \asp_dp|left_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|left_hist[2][9]~q\);

-- Location: FF_X34_Y56_N26
\asp_dp|left_hist[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(8),
	sload => VCC,
	ena => \asp_dp|left_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|left_hist[2][8]~q\);

-- Location: FF_X34_Y56_N23
\asp_dp|left_hist[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(7),
	sload => VCC,
	ena => \asp_dp|left_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|left_hist[2][7]~q\);

-- Location: FF_X34_Y56_N20
\asp_dp|left_hist[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(6),
	sload => VCC,
	ena => \asp_dp|left_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|left_hist[2][6]~q\);

-- Location: FF_X34_Y56_N17
\asp_dp|left_hist[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(5),
	sload => VCC,
	ena => \asp_dp|left_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|left_hist[2][5]~q\);

-- Location: FF_X34_Y56_N14
\asp_dp|left_hist[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(4),
	sload => VCC,
	ena => \asp_dp|left_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|left_hist[2][4]~q\);

-- Location: FF_X34_Y56_N11
\asp_dp|left_hist[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(3),
	sload => VCC,
	ena => \asp_dp|left_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|left_hist[2][3]~q\);

-- Location: FF_X34_Y56_N8
\asp_dp|left_hist[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(2),
	sload => VCC,
	ena => \asp_dp|left_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|left_hist[2][2]~q\);

-- Location: FF_X34_Y56_N4
\asp_dp|left_hist[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(1),
	sload => VCC,
	ena => \asp_dp|left_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|left_hist[2][1]~q\);

-- Location: FF_X34_Y56_N1
\asp_dp|left_hist[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(0),
	sload => VCC,
	ena => \asp_dp|left_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|left_hist[2][0]~q\);

-- Location: MLABCELL_X34_Y56_N0
\asp_dp|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add0~61_sumout\ = SUM(( \asp_dp|left_hist[2][0]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(0) ) + ( !VCC ))
-- \asp_dp|Add0~62\ = CARRY(( \asp_dp|left_hist[2][0]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(0),
	datac => \asp_dp|ALT_INV_left_hist[2][0]~q\,
	cin => GND,
	sumout => \asp_dp|Add0~61_sumout\,
	cout => \asp_dp|Add0~62\);

-- Location: MLABCELL_X34_Y56_N3
\asp_dp|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add0~57_sumout\ = SUM(( \tdma_min|interfaces:3:interface|recv.data\(1) ) + ( \asp_dp|left_hist[2][1]~q\ ) + ( \asp_dp|Add0~62\ ))
-- \asp_dp|Add0~58\ = CARRY(( \tdma_min|interfaces:3:interface|recv.data\(1) ) + ( \asp_dp|left_hist[2][1]~q\ ) + ( \asp_dp|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_dp|ALT_INV_left_hist[2][1]~q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(1),
	cin => \asp_dp|Add0~62\,
	sumout => \asp_dp|Add0~57_sumout\,
	cout => \asp_dp|Add0~58\);

-- Location: MLABCELL_X34_Y56_N6
\asp_dp|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add0~13_sumout\ = SUM(( \asp_dp|left_hist[2][2]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(2) ) + ( \asp_dp|Add0~58\ ))
-- \asp_dp|Add0~14\ = CARRY(( \asp_dp|left_hist[2][2]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(2) ) + ( \asp_dp|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_dp|ALT_INV_left_hist[2][2]~q\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(2),
	cin => \asp_dp|Add0~58\,
	sumout => \asp_dp|Add0~13_sumout\,
	cout => \asp_dp|Add0~14\);

-- Location: MLABCELL_X34_Y56_N9
\asp_dp|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add0~17_sumout\ = SUM(( \tdma_min|interfaces:3:interface|recv.data\(3) ) + ( \asp_dp|left_hist[2][3]~q\ ) + ( \asp_dp|Add0~14\ ))
-- \asp_dp|Add0~18\ = CARRY(( \tdma_min|interfaces:3:interface|recv.data\(3) ) + ( \asp_dp|left_hist[2][3]~q\ ) + ( \asp_dp|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_dp|ALT_INV_left_hist[2][3]~q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(3),
	cin => \asp_dp|Add0~14\,
	sumout => \asp_dp|Add0~17_sumout\,
	cout => \asp_dp|Add0~18\);

-- Location: MLABCELL_X34_Y56_N12
\asp_dp|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add0~21_sumout\ = SUM(( \tdma_min|interfaces:3:interface|recv.data\(4) ) + ( \asp_dp|left_hist[2][4]~q\ ) + ( \asp_dp|Add0~18\ ))
-- \asp_dp|Add0~22\ = CARRY(( \tdma_min|interfaces:3:interface|recv.data\(4) ) + ( \asp_dp|left_hist[2][4]~q\ ) + ( \asp_dp|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_dp|ALT_INV_left_hist[2][4]~q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(4),
	cin => \asp_dp|Add0~18\,
	sumout => \asp_dp|Add0~21_sumout\,
	cout => \asp_dp|Add0~22\);

-- Location: MLABCELL_X34_Y56_N15
\asp_dp|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add0~25_sumout\ = SUM(( \asp_dp|left_hist[2][5]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(5) ) + ( \asp_dp|Add0~22\ ))
-- \asp_dp|Add0~26\ = CARRY(( \asp_dp|left_hist[2][5]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(5) ) + ( \asp_dp|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_dp|ALT_INV_left_hist[2][5]~q\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(5),
	cin => \asp_dp|Add0~22\,
	sumout => \asp_dp|Add0~25_sumout\,
	cout => \asp_dp|Add0~26\);

-- Location: MLABCELL_X34_Y56_N18
\asp_dp|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add0~29_sumout\ = SUM(( \tdma_min|interfaces:3:interface|recv.data\(6) ) + ( \asp_dp|left_hist[2][6]~q\ ) + ( \asp_dp|Add0~26\ ))
-- \asp_dp|Add0~30\ = CARRY(( \tdma_min|interfaces:3:interface|recv.data\(6) ) + ( \asp_dp|left_hist[2][6]~q\ ) + ( \asp_dp|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_dp|ALT_INV_left_hist[2][6]~q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(6),
	cin => \asp_dp|Add0~26\,
	sumout => \asp_dp|Add0~29_sumout\,
	cout => \asp_dp|Add0~30\);

-- Location: MLABCELL_X34_Y56_N21
\asp_dp|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add0~33_sumout\ = SUM(( \asp_dp|left_hist[2][7]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(7) ) + ( \asp_dp|Add0~30\ ))
-- \asp_dp|Add0~34\ = CARRY(( \asp_dp|left_hist[2][7]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(7) ) + ( \asp_dp|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_dp|ALT_INV_left_hist[2][7]~q\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(7),
	cin => \asp_dp|Add0~30\,
	sumout => \asp_dp|Add0~33_sumout\,
	cout => \asp_dp|Add0~34\);

-- Location: MLABCELL_X34_Y56_N24
\asp_dp|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add0~37_sumout\ = SUM(( \asp_dp|left_hist[2][8]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(8) ) + ( \asp_dp|Add0~34\ ))
-- \asp_dp|Add0~38\ = CARRY(( \asp_dp|left_hist[2][8]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(8) ) + ( \asp_dp|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(8),
	datac => \asp_dp|ALT_INV_left_hist[2][8]~q\,
	cin => \asp_dp|Add0~34\,
	sumout => \asp_dp|Add0~37_sumout\,
	cout => \asp_dp|Add0~38\);

-- Location: MLABCELL_X34_Y56_N27
\asp_dp|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add0~41_sumout\ = SUM(( \asp_dp|left_hist[2][9]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(9) ) + ( \asp_dp|Add0~38\ ))
-- \asp_dp|Add0~42\ = CARRY(( \asp_dp|left_hist[2][9]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(9) ) + ( \asp_dp|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_dp|ALT_INV_left_hist[2][9]~q\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(9),
	cin => \asp_dp|Add0~38\,
	sumout => \asp_dp|Add0~41_sumout\,
	cout => \asp_dp|Add0~42\);

-- Location: MLABCELL_X34_Y56_N30
\asp_dp|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add0~45_sumout\ = SUM(( \tdma_min|interfaces:3:interface|recv.data\(10) ) + ( \asp_dp|left_hist[2][10]~q\ ) + ( \asp_dp|Add0~42\ ))
-- \asp_dp|Add0~46\ = CARRY(( \tdma_min|interfaces:3:interface|recv.data\(10) ) + ( \asp_dp|left_hist[2][10]~q\ ) + ( \asp_dp|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_dp|ALT_INV_left_hist[2][10]~q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(10),
	cin => \asp_dp|Add0~42\,
	sumout => \asp_dp|Add0~45_sumout\,
	cout => \asp_dp|Add0~46\);

-- Location: MLABCELL_X34_Y56_N33
\asp_dp|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add0~49_sumout\ = SUM(( \asp_dp|left_hist[2][11]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(11) ) + ( \asp_dp|Add0~46\ ))
-- \asp_dp|Add0~50\ = CARRY(( \asp_dp|left_hist[2][11]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(11) ) + ( \asp_dp|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_dp|ALT_INV_left_hist[2][11]~q\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(11),
	cin => \asp_dp|Add0~46\,
	sumout => \asp_dp|Add0~49_sumout\,
	cout => \asp_dp|Add0~50\);

-- Location: MLABCELL_X34_Y56_N36
\asp_dp|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add0~53_sumout\ = SUM(( \asp_dp|left_hist[2][12]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(12) ) + ( \asp_dp|Add0~50\ ))
-- \asp_dp|Add0~54\ = CARRY(( \asp_dp|left_hist[2][12]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(12) ) + ( \asp_dp|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(12),
	datac => \asp_dp|ALT_INV_left_hist[2][12]~q\,
	cin => \asp_dp|Add0~50\,
	sumout => \asp_dp|Add0~53_sumout\,
	cout => \asp_dp|Add0~54\);

-- Location: MLABCELL_X34_Y56_N39
\asp_dp|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add0~1_sumout\ = SUM(( \tdma_min|interfaces:3:interface|recv.data\(13) ) + ( \asp_dp|left_hist[2][13]~q\ ) + ( \asp_dp|Add0~54\ ))
-- \asp_dp|Add0~2\ = CARRY(( \tdma_min|interfaces:3:interface|recv.data\(13) ) + ( \asp_dp|left_hist[2][13]~q\ ) + ( \asp_dp|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_dp|ALT_INV_left_hist[2][13]~q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(13),
	cin => \asp_dp|Add0~54\,
	sumout => \asp_dp|Add0~1_sumout\,
	cout => \asp_dp|Add0~2\);

-- Location: MLABCELL_X34_Y56_N42
\asp_dp|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add0~9_sumout\ = SUM(( \tdma_min|interfaces:3:interface|recv.data\(14) ) + ( \asp_dp|left_hist[2][14]~q\ ) + ( \asp_dp|Add0~2\ ))
-- \asp_dp|Add0~10\ = CARRY(( \tdma_min|interfaces:3:interface|recv.data\(14) ) + ( \asp_dp|left_hist[2][14]~q\ ) + ( \asp_dp|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(14),
	dataf => \asp_dp|ALT_INV_left_hist[2][14]~q\,
	cin => \asp_dp|Add0~2\,
	sumout => \asp_dp|Add0~9_sumout\,
	cout => \asp_dp|Add0~10\);

-- Location: LABCELL_X36_Y56_N57
\asp_dp|Add1~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add1~64_combout\ = ( \asp_dp|Add4~5_sumout\ & ( (\tdma_min|interfaces:3:interface|recv.data\(16)) # (\asp_dp|Add0~5_sumout\) ) ) # ( !\asp_dp|Add4~5_sumout\ & ( (\asp_dp|Add0~5_sumout\ & !\tdma_min|interfaces:3:interface|recv.data\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_dp|ALT_INV_Add0~5_sumout\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	dataf => \asp_dp|ALT_INV_Add4~5_sumout\,
	combout => \asp_dp|Add1~64_combout\);

-- Location: MLABCELL_X34_Y56_N51
\asp_dp|WideOr0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|WideOr0~combout\ = ( \asp_dp|Add0~61_sumout\ ) # ( !\asp_dp|Add0~61_sumout\ & ( \asp_dp|Add0~57_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111101010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_dp|ALT_INV_Add0~57_sumout\,
	datae => \asp_dp|ALT_INV_Add0~61_sumout\,
	combout => \asp_dp|WideOr0~combout\);

-- Location: LABCELL_X36_Y56_N0
\asp_dp|Add1~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add1~62_cout\ = CARRY(( \asp_dp|Add1~64_combout\ ) + ( (!\tdma_min|interfaces:3:interface|recv.data\(16) & (((\asp_dp|WideOr0~combout\)))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (((\asp_dp|Add4~57_sumout\)) # 
-- (\asp_dp|Add4~61_sumout\))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111010100100000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	datab => \asp_dp|ALT_INV_Add4~61_sumout\,
	datac => \asp_dp|ALT_INV_Add4~57_sumout\,
	datad => \asp_dp|ALT_INV_Add1~64_combout\,
	dataf => \asp_dp|ALT_INV_WideOr0~combout\,
	cin => GND,
	cout => \asp_dp|Add1~62_cout\);

-- Location: LABCELL_X36_Y56_N3
\asp_dp|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add1~17_sumout\ = SUM(( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~13_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~13_sumout\)) ) + ( GND ) + ( \asp_dp|Add1~62_cout\ ))
-- \asp_dp|Add1~18\ = CARRY(( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~13_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~13_sumout\)) ) + ( GND ) + ( \asp_dp|Add1~62_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	datac => \asp_dp|ALT_INV_Add4~13_sumout\,
	datad => \asp_dp|ALT_INV_Add0~13_sumout\,
	cin => \asp_dp|Add1~62_cout\,
	sumout => \asp_dp|Add1~17_sumout\,
	cout => \asp_dp|Add1~18\);

-- Location: LABCELL_X36_Y56_N6
\asp_dp|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add1~21_sumout\ = SUM(( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~17_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~17_sumout\)) ) + ( GND ) + ( \asp_dp|Add1~18\ ))
-- \asp_dp|Add1~22\ = CARRY(( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~17_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~17_sumout\)) ) + ( GND ) + ( \asp_dp|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	datab => \asp_dp|ALT_INV_Add4~17_sumout\,
	datac => \asp_dp|ALT_INV_Add0~17_sumout\,
	cin => \asp_dp|Add1~18\,
	sumout => \asp_dp|Add1~21_sumout\,
	cout => \asp_dp|Add1~22\);

-- Location: LABCELL_X36_Y56_N9
\asp_dp|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add1~25_sumout\ = SUM(( GND ) + ( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~21_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~21_sumout\)) ) + ( \asp_dp|Add1~22\ ))
-- \asp_dp|Add1~26\ = CARRY(( GND ) + ( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~21_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~21_sumout\)) ) + ( \asp_dp|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	datac => \asp_dp|ALT_INV_Add4~21_sumout\,
	dataf => \asp_dp|ALT_INV_Add0~21_sumout\,
	cin => \asp_dp|Add1~22\,
	sumout => \asp_dp|Add1~25_sumout\,
	cout => \asp_dp|Add1~26\);

-- Location: LABCELL_X36_Y56_N12
\asp_dp|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add1~29_sumout\ = SUM(( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~25_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~25_sumout\)) ) + ( GND ) + ( \asp_dp|Add1~26\ ))
-- \asp_dp|Add1~30\ = CARRY(( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~25_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~25_sumout\)) ) + ( GND ) + ( \asp_dp|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	datab => \asp_dp|ALT_INV_Add4~25_sumout\,
	datac => \asp_dp|ALT_INV_Add0~25_sumout\,
	cin => \asp_dp|Add1~26\,
	sumout => \asp_dp|Add1~29_sumout\,
	cout => \asp_dp|Add1~30\);

-- Location: LABCELL_X36_Y56_N15
\asp_dp|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add1~33_sumout\ = SUM(( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~29_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~29_sumout\)) ) + ( GND ) + ( \asp_dp|Add1~30\ ))
-- \asp_dp|Add1~34\ = CARRY(( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~29_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~29_sumout\)) ) + ( GND ) + ( \asp_dp|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	datac => \asp_dp|ALT_INV_Add4~29_sumout\,
	datad => \asp_dp|ALT_INV_Add0~29_sumout\,
	cin => \asp_dp|Add1~30\,
	sumout => \asp_dp|Add1~33_sumout\,
	cout => \asp_dp|Add1~34\);

-- Location: LABCELL_X36_Y56_N18
\asp_dp|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add1~37_sumout\ = SUM(( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~33_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~33_sumout\)) ) + ( GND ) + ( \asp_dp|Add1~34\ ))
-- \asp_dp|Add1~38\ = CARRY(( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~33_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~33_sumout\)) ) + ( GND ) + ( \asp_dp|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	datac => \asp_dp|ALT_INV_Add4~33_sumout\,
	datad => \asp_dp|ALT_INV_Add0~33_sumout\,
	cin => \asp_dp|Add1~34\,
	sumout => \asp_dp|Add1~37_sumout\,
	cout => \asp_dp|Add1~38\);

-- Location: LABCELL_X36_Y56_N21
\asp_dp|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add1~41_sumout\ = SUM(( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~37_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~37_sumout\)) ) + ( GND ) + ( \asp_dp|Add1~38\ ))
-- \asp_dp|Add1~42\ = CARRY(( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~37_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~37_sumout\)) ) + ( GND ) + ( \asp_dp|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	datac => \asp_dp|ALT_INV_Add4~37_sumout\,
	datad => \asp_dp|ALT_INV_Add0~37_sumout\,
	cin => \asp_dp|Add1~38\,
	sumout => \asp_dp|Add1~41_sumout\,
	cout => \asp_dp|Add1~42\);

-- Location: LABCELL_X36_Y56_N24
\asp_dp|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add1~45_sumout\ = SUM(( GND ) + ( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~41_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~41_sumout\)) ) + ( \asp_dp|Add1~42\ ))
-- \asp_dp|Add1~46\ = CARRY(( GND ) + ( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~41_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~41_sumout\)) ) + ( \asp_dp|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	datac => \asp_dp|ALT_INV_Add4~41_sumout\,
	dataf => \asp_dp|ALT_INV_Add0~41_sumout\,
	cin => \asp_dp|Add1~42\,
	sumout => \asp_dp|Add1~45_sumout\,
	cout => \asp_dp|Add1~46\);

-- Location: LABCELL_X36_Y56_N27
\asp_dp|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add1~49_sumout\ = SUM(( GND ) + ( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~45_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~45_sumout\)) ) + ( \asp_dp|Add1~46\ ))
-- \asp_dp|Add1~50\ = CARRY(( GND ) + ( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~45_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~45_sumout\)) ) + ( \asp_dp|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	datac => \asp_dp|ALT_INV_Add4~45_sumout\,
	dataf => \asp_dp|ALT_INV_Add0~45_sumout\,
	cin => \asp_dp|Add1~46\,
	sumout => \asp_dp|Add1~49_sumout\,
	cout => \asp_dp|Add1~50\);

-- Location: LABCELL_X36_Y56_N30
\asp_dp|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add1~53_sumout\ = SUM(( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~49_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~49_sumout\)) ) + ( GND ) + ( \asp_dp|Add1~50\ ))
-- \asp_dp|Add1~54\ = CARRY(( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~49_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~49_sumout\)) ) + ( GND ) + ( \asp_dp|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	datab => \asp_dp|ALT_INV_Add4~49_sumout\,
	datac => \asp_dp|ALT_INV_Add0~49_sumout\,
	cin => \asp_dp|Add1~50\,
	sumout => \asp_dp|Add1~53_sumout\,
	cout => \asp_dp|Add1~54\);

-- Location: LABCELL_X36_Y56_N33
\asp_dp|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add1~57_sumout\ = SUM(( GND ) + ( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~53_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~53_sumout\)) ) + ( \asp_dp|Add1~54\ ))
-- \asp_dp|Add1~58\ = CARRY(( GND ) + ( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~53_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~53_sumout\)) ) + ( \asp_dp|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	datac => \asp_dp|ALT_INV_Add4~53_sumout\,
	dataf => \asp_dp|ALT_INV_Add0~53_sumout\,
	cin => \asp_dp|Add1~54\,
	sumout => \asp_dp|Add1~57_sumout\,
	cout => \asp_dp|Add1~58\);

-- Location: LABCELL_X36_Y56_N36
\asp_dp|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add1~1_sumout\ = SUM(( GND ) + ( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~1_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~1_sumout\)) ) + ( \asp_dp|Add1~58\ ))
-- \asp_dp|Add1~2\ = CARRY(( GND ) + ( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~1_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~1_sumout\)) ) + ( \asp_dp|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	datac => \asp_dp|ALT_INV_Add4~1_sumout\,
	dataf => \asp_dp|ALT_INV_Add0~1_sumout\,
	cin => \asp_dp|Add1~58\,
	sumout => \asp_dp|Add1~1_sumout\,
	cout => \asp_dp|Add1~2\);

-- Location: LABCELL_X36_Y56_N39
\asp_dp|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add1~9_sumout\ = SUM(( GND ) + ( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~9_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~9_sumout\)) ) + ( \asp_dp|Add1~2\ ))
-- \asp_dp|Add1~10\ = CARRY(( GND ) + ( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~9_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~9_sumout\)) ) + ( \asp_dp|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110100101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	datac => \asp_dp|ALT_INV_Add4~9_sumout\,
	dataf => \asp_dp|ALT_INV_Add0~9_sumout\,
	cin => \asp_dp|Add1~2\,
	sumout => \asp_dp|Add1~9_sumout\,
	cout => \asp_dp|Add1~10\);

-- Location: LABCELL_X37_Y56_N21
\asp_dp|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|LessThan0~0_combout\ = ( !\asp_dp|Add1~21_sumout\ & ( !\asp_dp|Add1~17_sumout\ & ( (!\asp_dp|Add1~29_sumout\ & (!\asp_dp|Add1~33_sumout\ & (!\asp_dp|Add1~25_sumout\ & !\asp_dp|Add1~37_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_dp|ALT_INV_Add1~29_sumout\,
	datab => \asp_dp|ALT_INV_Add1~33_sumout\,
	datac => \asp_dp|ALT_INV_Add1~25_sumout\,
	datad => \asp_dp|ALT_INV_Add1~37_sumout\,
	datae => \asp_dp|ALT_INV_Add1~21_sumout\,
	dataf => \asp_dp|ALT_INV_Add1~17_sumout\,
	combout => \asp_dp|LessThan0~0_combout\);

-- Location: LABCELL_X37_Y56_N24
\asp_dp|send.data[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|send.data[8]~0_combout\ = ( \asp_dp|LessThan0~0_combout\ & ( \asp_dp|Add1~1_sumout\ & ( (!\asp_dp|Add1~5_sumout\ & (!\asp_dp|Add1~13_sumout\ & (\asp_dp|LessThan0~1_combout\ & !\asp_dp|Add1~9_sumout\))) # (\asp_dp|Add1~5_sumout\ & 
-- (\asp_dp|Add1~13_sumout\ & ((\asp_dp|Add1~9_sumout\)))) ) ) ) # ( !\asp_dp|LessThan0~0_combout\ & ( \asp_dp|Add1~1_sumout\ & ( (\asp_dp|Add1~5_sumout\ & (\asp_dp|Add1~13_sumout\ & \asp_dp|Add1~9_sumout\)) ) ) ) # ( \asp_dp|LessThan0~0_combout\ & ( 
-- !\asp_dp|Add1~1_sumout\ & ( (!\asp_dp|Add1~5_sumout\ & (!\asp_dp|Add1~13_sumout\ & !\asp_dp|Add1~9_sumout\)) ) ) ) # ( !\asp_dp|LessThan0~0_combout\ & ( !\asp_dp|Add1~1_sumout\ & ( (!\asp_dp|Add1~5_sumout\ & (!\asp_dp|Add1~13_sumout\ & 
-- !\asp_dp|Add1~9_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000100010000100000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_dp|ALT_INV_Add1~5_sumout\,
	datab => \asp_dp|ALT_INV_Add1~13_sumout\,
	datac => \asp_dp|ALT_INV_LessThan0~1_combout\,
	datad => \asp_dp|ALT_INV_Add1~9_sumout\,
	datae => \asp_dp|ALT_INV_LessThan0~0_combout\,
	dataf => \asp_dp|ALT_INV_Add1~1_sumout\,
	combout => \asp_dp|send.data[8]~0_combout\);

-- Location: FF_X37_Y56_N5
\asp_dp|send.data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dp|send.data[15]~feeder_combout\,
	asdata => \asp_dp|Add1~5_sumout\,
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => \asp_dp|send.data[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(15));

-- Location: LABCELL_X29_Y53_N54
\tdma_min|interfaces:3:interface|push[18]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[18]~9_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	combout => \tdma_min|interfaces:3:interface|push[18]~9_combout\);

-- Location: LABCELL_X29_Y53_N42
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~9_combout\ = ( \tdma_min|interfaces:3:interface|push[18]~9_combout\ & ( \tdma_min|interfaces:2:interface|push[18]~9_combout\ & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:0:interface|push[18]~9_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[18]~9_combout\)))) ) ) ) # ( !\tdma_min|interfaces:3:interface|push[18]~9_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[18]~9_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[18]~9_combout\)) # 
-- (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[18]~9_combout\))))) ) ) ) # ( \tdma_min|interfaces:3:interface|push[18]~9_combout\ & ( !\tdma_min|interfaces:2:interface|push[18]~9_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (((\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[18]~9_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[18]~9_combout\))))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|push[18]~9_combout\ & ( !\tdma_min|interfaces:2:interface|push[18]~9_combout\ & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[18]~9_combout\)) # 
-- (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[18]~9_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[18]~9_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[18]~9_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|interfaces:3:interface|ALT_INV_push[18]~9_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[18]~9_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~9_combout\);

-- Location: FF_X29_Y53_N43
\tdma_min|interfaces:2:interface|recv.data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[18]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(18));

-- Location: FF_X33_Y55_N59
\asp_example|send.data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(18),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(18));

-- Location: MLABCELL_X34_Y55_N57
\tdma_min|interfaces:2:interface|push[28]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[28]~1_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(28),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[28]~1_combout\);

-- Location: LABCELL_X33_Y55_N12
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[28]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[28]~1_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[28]~1_combout\ & ( (!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[28]~1_combout\))) # 
-- (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[28]~1_combout\)) ) ) ) # ( !\tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[28]~1_combout\ & ( (!\tdma_min|slots|count\(0)) # 
-- (\tdma_min|interfaces:2:interface|push[28]~1_combout\) ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[28]~1_combout\ & ( (!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[28]~1_combout\))) # 
-- (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[28]~1_combout\)) ) ) ) # ( !\tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[28]~1_combout\ & ( (\tdma_min|slots|count\(0) & 
-- \tdma_min|interfaces:2:interface|push[28]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_push[28]~1_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_push[28]~1_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:2:interface|ALT_INV_push[28]~1_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[28]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[28]~1_combout\);

-- Location: FF_X33_Y55_N13
\tdma_min|interfaces:3:interface|recv.data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[28]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(28));

-- Location: LABCELL_X30_Y56_N6
\asp_dp|left_hist[2][15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|left_hist[2][15]~0_combout\ = ( !\tdma_min|interfaces:3:interface|recv.data\(29) & ( !\tdma_min|interfaces:3:interface|recv.data\(30) & ( (\tdma_min|interfaces:3:interface|recv.data\(31) & (!\tdma_min|interfaces:3:interface|recv.data\(28) & 
-- !\tdma_min|interfaces:3:interface|recv.data\(16))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(31),
	datac => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(28),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	datae => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(29),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(30),
	combout => \asp_dp|left_hist[2][15]~0_combout\);

-- Location: FF_X34_Y56_N47
\asp_dp|left_hist[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(15),
	sload => VCC,
	ena => \asp_dp|left_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|left_hist[2][15]~q\);

-- Location: MLABCELL_X34_Y56_N45
\asp_dp|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add0~5_sumout\ = SUM(( \tdma_min|interfaces:3:interface|recv.data\(15) ) + ( \asp_dp|left_hist[2][15]~q\ ) + ( \asp_dp|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_dp|ALT_INV_left_hist[2][15]~q\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(15),
	cin => \asp_dp|Add0~10\,
	sumout => \asp_dp|Add0~5_sumout\);

-- Location: LABCELL_X36_Y56_N42
\asp_dp|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add1~13_sumout\ = SUM(( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~5_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~5_sumout\)) ) + ( GND ) + ( \asp_dp|Add1~10\ ))
-- \asp_dp|Add1~14\ = CARRY(( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~5_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~5_sumout\)) ) + ( GND ) + ( \asp_dp|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	datab => \asp_dp|ALT_INV_Add4~5_sumout\,
	datad => \asp_dp|ALT_INV_Add0~5_sumout\,
	cin => \asp_dp|Add1~10\,
	sumout => \asp_dp|Add1~13_sumout\,
	cout => \asp_dp|Add1~14\);

-- Location: FF_X37_Y56_N37
\asp_dp|send.data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dp|send.data[14]~feeder_combout\,
	asdata => \asp_dp|Add1~13_sumout\,
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => \asp_dp|send.data[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(14));

-- Location: LABCELL_X36_Y55_N57
\tdma_min|interfaces:3:interface|push[17]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[17]~7_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) & ( \tdma_min|interfaces:3:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	combout => \tdma_min|interfaces:3:interface|push[17]~7_combout\);

-- Location: LABCELL_X36_Y55_N18
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~7_combout\ = ( \tdma_min|interfaces:2:interface|push[17]~7_combout\ & ( \tdma_min|interfaces:1:interface|push[17]~7_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # 
-- (\tdma_min|interfaces:3:interface|push[17]~7_combout\)))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:0:interface|push[17]~7_combout\))) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[17]~7_combout\ & ( 
-- \tdma_min|interfaces:1:interface|push[17]~7_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0) & \tdma_min|interfaces:3:interface|push[17]~7_combout\)))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # 
-- (\tdma_min|interfaces:0:interface|push[17]~7_combout\))) ) ) ) # ( \tdma_min|interfaces:2:interface|push[17]~7_combout\ & ( !\tdma_min|interfaces:1:interface|push[17]~7_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # 
-- (\tdma_min|interfaces:3:interface|push[17]~7_combout\)))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:0:interface|push[17]~7_combout\ & (!\tdma_min|slots|count\(0)))) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[17]~7_combout\ & ( 
-- !\tdma_min|interfaces:1:interface|push[17]~7_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0) & \tdma_min|interfaces:3:interface|push[17]~7_combout\)))) # (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:0:interface|push[17]~7_combout\ & (!\tdma_min|slots|count\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_push[17]~7_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[17]~7_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[17]~7_combout\,
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_push[17]~7_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~7_combout\);

-- Location: FF_X36_Y55_N20
\tdma_min|interfaces:2:interface|recv.data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(17));

-- Location: FF_X36_Y53_N25
\asp_example|send.data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|WideOr2~0_combout\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(17),
	sload => \asp_example|send~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(17));

-- Location: MLABCELL_X34_Y55_N9
\tdma_min|interfaces:2:interface|push[15]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[15]~5_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[15]~5_combout\);

-- Location: MLABCELL_X34_Y55_N24
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[15]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[15]~9_combout\ = ( \tdma_min|interfaces:0:interface|push[15]~5_combout\ & ( \tdma_min|interfaces:2:interface|push[15]~5_combout\ & ( ((!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[15]~5_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[15]~5_combout\)))) # (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[15]~5_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[15]~5_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:3:interface|push[15]~5_combout\))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & 
-- \tdma_min|interfaces:1:interface|push[15]~5_combout\)))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[15]~5_combout\ & ( !\tdma_min|interfaces:2:interface|push[15]~5_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[15]~5_combout\ & (!\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count\(1) & (((\tdma_min|interfaces:1:interface|push[15]~5_combout\) # (\tdma_min|slots|count\(0))))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[15]~5_combout\ & ( !\tdma_min|interfaces:2:interface|push[15]~5_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[15]~5_combout\)) # 
-- (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[15]~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:3:interface|ALT_INV_push[15]~5_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_push[15]~5_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[15]~5_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[15]~5_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[15]~9_combout\);

-- Location: FF_X34_Y55_N25
\tdma_min|interfaces:3:interface|recv.data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[15]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(15));

-- Location: FF_X35_Y56_N47
\asp_dp|right_hist[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(15),
	sload => VCC,
	ena => \asp_dp|right_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|right_hist[2][15]~q\);

-- Location: LABCELL_X35_Y56_N45
\asp_dp|Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add4~5_sumout\ = SUM(( \asp_dp|right_hist[2][15]~q\ ) + ( \tdma_min|interfaces:3:interface|recv.data\(15) ) + ( \asp_dp|Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(15),
	datac => \asp_dp|ALT_INV_right_hist[2][15]~q\,
	cin => \asp_dp|Add4~10\,
	sumout => \asp_dp|Add4~5_sumout\);

-- Location: LABCELL_X36_Y56_N45
\asp_dp|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|Add1~5_sumout\ = SUM(( (!\tdma_min|interfaces:3:interface|recv.data\(16) & ((\asp_dp|Add0~5_sumout\))) # (\tdma_min|interfaces:3:interface|recv.data\(16) & (\asp_dp|Add4~5_sumout\)) ) + ( GND ) + ( \asp_dp|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_recv.data\(16),
	datab => \asp_dp|ALT_INV_Add4~5_sumout\,
	datac => \asp_dp|ALT_INV_Add0~5_sumout\,
	cin => \asp_dp|Add1~14\,
	sumout => \asp_dp|Add1~5_sumout\);

-- Location: LABCELL_X37_Y56_N42
\asp_dp|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dp|LessThan0~2_combout\ = ( \asp_dp|Add1~9_sumout\ & ( \asp_dp|Add1~1_sumout\ & ( \asp_dp|Add1~5_sumout\ ) ) ) # ( !\asp_dp|Add1~9_sumout\ & ( \asp_dp|Add1~1_sumout\ & ( ((!\asp_dp|Add1~13_sumout\ & (\asp_dp|LessThan0~0_combout\ & 
-- \asp_dp|LessThan0~1_combout\))) # (\asp_dp|Add1~5_sumout\) ) ) ) # ( \asp_dp|Add1~9_sumout\ & ( !\asp_dp|Add1~1_sumout\ & ( \asp_dp|Add1~5_sumout\ ) ) ) # ( !\asp_dp|Add1~9_sumout\ & ( !\asp_dp|Add1~1_sumout\ & ( (!\asp_dp|Add1~13_sumout\) # 
-- (\asp_dp|Add1~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101010101010101010101010101010111010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_dp|ALT_INV_Add1~5_sumout\,
	datab => \asp_dp|ALT_INV_Add1~13_sumout\,
	datac => \asp_dp|ALT_INV_LessThan0~0_combout\,
	datad => \asp_dp|ALT_INV_LessThan0~1_combout\,
	datae => \asp_dp|ALT_INV_Add1~9_sumout\,
	dataf => \asp_dp|ALT_INV_Add1~1_sumout\,
	combout => \asp_dp|LessThan0~2_combout\);

-- Location: FF_X37_Y56_N44
\asp_dp|send.data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dp|LessThan0~2_combout\,
	asdata => \asp_dp|Add1~9_sumout\,
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => \asp_dp|send.data[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(13));

-- Location: MLABCELL_X34_Y55_N42
\tdma_min|interfaces:3:interface|push[15]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[15]~5_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(15) & ( \tdma_min|interfaces:3:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(15),
	combout => \tdma_min|interfaces:3:interface|push[15]~5_combout\);

-- Location: MLABCELL_X34_Y55_N12
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~5_combout\ = ( \tdma_min|interfaces:0:interface|push[15]~5_combout\ & ( \tdma_min|interfaces:2:interface|push[15]~5_combout\ & ( (!\tdma_min|slots|count\(0)) # ((!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[15]~5_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[15]~5_combout\)))) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[15]~5_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[15]~5_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:3:interface|push[15]~5_combout\))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0) & 
-- \tdma_min|interfaces:1:interface|push[15]~5_combout\)))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[15]~5_combout\ & ( !\tdma_min|interfaces:2:interface|push[15]~5_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[15]~5_combout\ & (\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:1:interface|push[15]~5_combout\)))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[15]~5_combout\ & ( !\tdma_min|interfaces:2:interface|push[15]~5_combout\ & ( (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[15]~5_combout\)) # 
-- (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[15]~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:3:interface|ALT_INV_push[15]~5_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_push[15]~5_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[15]~5_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[15]~5_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~5_combout\);

-- Location: FF_X34_Y55_N13
\tdma_min|interfaces:2:interface|recv.data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(15));

-- Location: FF_X33_Y55_N40
\asp_example|send.data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(15),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(15));

-- Location: LABCELL_X29_Y56_N33
\tdma_min|interfaces:2:interface|push[14]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[14]~6_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(14),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[14]~6_combout\);

-- Location: LABCELL_X29_Y56_N0
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~6_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[14]~6_combout\ & ( (!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:0:interface|push[14]~6_combout\))) # 
-- (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:1:interface|push[14]~6_combout\)) ) ) ) # ( !\tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[14]~6_combout\ & ( (\tdma_min|slots|count\(0)) # 
-- (\tdma_min|interfaces:2:interface|push[14]~6_combout\) ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[14]~6_combout\ & ( (!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:0:interface|push[14]~6_combout\))) # 
-- (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:1:interface|push[14]~6_combout\)) ) ) ) # ( !\tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[14]~6_combout\ & ( (\tdma_min|interfaces:2:interface|push[14]~6_combout\ & 
-- !\tdma_min|slots|count\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_push[14]~6_combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[14]~6_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_push[14]~6_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[14]~6_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~6_combout\);

-- Location: FF_X29_Y56_N1
\tdma_min|interfaces:2:interface|recv.data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[14]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(14));

-- Location: FF_X33_Y55_N16
\asp_example|send.data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(14),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(14));

-- Location: LABCELL_X29_Y56_N12
\tdma_min|interfaces:2:interface|push[13]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[13]~8_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[13]~8_combout\);

-- Location: LABCELL_X29_Y56_N54
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[13]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[13]~8_combout\ = ( \tdma_min|slots|count\(0) & ( \tdma_min|interfaces:2:interface|push[13]~8_combout\ & ( (!\tdma_min|slots|count\(1)) # (\tdma_min|interfaces:0:interface|push[13]~8_combout\) ) ) ) # ( 
-- !\tdma_min|slots|count\(0) & ( \tdma_min|interfaces:2:interface|push[13]~8_combout\ & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[13]~8_combout\))) # (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|push[13]~8_combout\)) ) ) ) # ( \tdma_min|slots|count\(0) & ( !\tdma_min|interfaces:2:interface|push[13]~8_combout\ & ( (\tdma_min|slots|count\(1) & \tdma_min|interfaces:0:interface|push[13]~8_combout\) ) ) ) # ( 
-- !\tdma_min|slots|count\(0) & ( !\tdma_min|interfaces:2:interface|push[13]~8_combout\ & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[13]~8_combout\))) # (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|push[13]~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000100010001000100000101101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[13]~8_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[13]~8_combout\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[13]~8_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(0),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[13]~8_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[13]~8_combout\);

-- Location: FF_X29_Y56_N55
\tdma_min|interfaces:3:interface|recv.data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[13]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(13));

-- Location: FF_X37_Y56_N40
\asp_dp|send.data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dp|send.data[12]~feeder_combout\,
	asdata => \asp_dp|Add1~1_sumout\,
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => \asp_dp|send.data[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(12));

-- Location: LABCELL_X29_Y56_N9
\tdma_min|interfaces:3:interface|push[13]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[13]~8_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(13),
	combout => \tdma_min|interfaces:3:interface|push[13]~8_combout\);

-- Location: LABCELL_X29_Y56_N18
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~8_combout\ = ( \tdma_min|slots|count\(0) & ( \tdma_min|interfaces:2:interface|push[13]~8_combout\ & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[13]~8_combout\))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[13]~8_combout\)) ) ) ) # ( !\tdma_min|slots|count\(0) & ( \tdma_min|interfaces:2:interface|push[13]~8_combout\ & ( (!\tdma_min|slots|count\(1)) # 
-- (\tdma_min|interfaces:0:interface|push[13]~8_combout\) ) ) ) # ( \tdma_min|slots|count\(0) & ( !\tdma_min|interfaces:2:interface|push[13]~8_combout\ & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[13]~8_combout\))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[13]~8_combout\)) ) ) ) # ( !\tdma_min|slots|count\(0) & ( !\tdma_min|interfaces:2:interface|push[13]~8_combout\ & ( (\tdma_min|slots|count\(1) & 
-- \tdma_min|interfaces:0:interface|push[13]~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001011010111110111011101110110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[13]~8_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[13]~8_combout\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[13]~8_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(0),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[13]~8_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~8_combout\);

-- Location: FF_X29_Y56_N19
\tdma_min|interfaces:2:interface|recv.data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[13]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(13));

-- Location: FF_X33_Y55_N22
\asp_example|send.data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(13),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(13));

-- Location: LABCELL_X36_Y55_N30
\tdma_min|interfaces:2:interface|push[12]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[12]~11_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[12]~11_combout\);

-- Location: MLABCELL_X34_Y55_N36
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[12]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[12]~21_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[12]~11_combout\ & ( (!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[12]~11_combout\))) # 
-- (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[12]~11_combout\)) ) ) ) # ( !\tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[12]~11_combout\ & ( (!\tdma_min|slots|count\(0)) # 
-- (\tdma_min|interfaces:2:interface|push[12]~11_combout\) ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[12]~11_combout\ & ( (!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[12]~11_combout\))) # 
-- (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[12]~11_combout\)) ) ) ) # ( !\tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[12]~11_combout\ & ( (\tdma_min|slots|count\(0) & 
-- \tdma_min|interfaces:2:interface|push[12]~11_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_push[12]~11_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[12]~11_combout\,
	datad => \tdma_min|interfaces:2:interface|ALT_INV_push[12]~11_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[12]~11_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[12]~21_combout\);

-- Location: FF_X34_Y55_N37
\tdma_min|interfaces:3:interface|recv.data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[12]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(12));

-- Location: FF_X35_Y56_N38
\asp_dp|right_hist[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(12),
	sload => VCC,
	ena => \asp_dp|right_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|right_hist[2][12]~q\);

-- Location: FF_X37_Y56_N50
\asp_dp|send.data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dp|send.data[11]~feeder_combout\,
	asdata => \asp_dp|Add1~57_sumout\,
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => \asp_dp|send.data[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(11));

-- Location: LABCELL_X36_Y55_N33
\tdma_min|interfaces:3:interface|push[12]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[12]~11_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(12) & ( \tdma_min|interfaces:3:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(12),
	combout => \tdma_min|interfaces:3:interface|push[12]~11_combout\);

-- Location: LABCELL_X36_Y55_N24
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~11_combout\ = ( \tdma_min|interfaces:1:interface|push[12]~11_combout\ & ( \tdma_min|interfaces:2:interface|push[12]~11_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))) # 
-- (\tdma_min|interfaces:3:interface|push[12]~11_combout\))) # (\tdma_min|slots|count\(1) & (((\tdma_min|interfaces:0:interface|push[12]~11_combout\) # (\tdma_min|slots|count\(0))))) ) ) ) # ( !\tdma_min|interfaces:1:interface|push[12]~11_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[12]~11_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:3:interface|push[12]~11_combout\))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & 
-- \tdma_min|interfaces:0:interface|push[12]~11_combout\)))) ) ) ) # ( \tdma_min|interfaces:1:interface|push[12]~11_combout\ & ( !\tdma_min|interfaces:2:interface|push[12]~11_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[12]~11_combout\ & (\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count\(1) & (((\tdma_min|interfaces:0:interface|push[12]~11_combout\) # (\tdma_min|slots|count\(0))))) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|push[12]~11_combout\ & ( !\tdma_min|interfaces:2:interface|push[12]~11_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[12]~11_combout\ & (\tdma_min|slots|count\(0)))) # 
-- (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & \tdma_min|interfaces:0:interface|push[12]~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[12]~11_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:0:interface|ALT_INV_push[12]~11_combout\,
	datae => \tdma_min|interfaces:1:interface|ALT_INV_push[12]~11_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[12]~11_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~11_combout\);

-- Location: FF_X36_Y55_N25
\tdma_min|interfaces:2:interface|recv.data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[12]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(12));

-- Location: FF_X39_Y56_N1
\asp_example|send.data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(12),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(12));

-- Location: LABCELL_X35_Y55_N9
\tdma_min|interfaces:2:interface|push[11]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[11]~12_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[11]~12_combout\);

-- Location: LABCELL_X35_Y55_N36
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[11]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[11]~20_combout\ = ( \tdma_min|interfaces:0:interface|push[11]~12_combout\ & ( \tdma_min|interfaces:2:interface|push[11]~12_combout\ & ( ((!\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:3:interface|push[11]~12_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[11]~12_combout\))) # (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[11]~12_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[11]~12_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|interfaces:3:interface|push[11]~12_combout\) # (\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|push[11]~12_combout\ & (!\tdma_min|slots|count\(0)))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[11]~12_combout\ & ( !\tdma_min|interfaces:2:interface|push[11]~12_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (((!\tdma_min|slots|count\(0) & \tdma_min|interfaces:3:interface|push[11]~12_combout\)))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:1:interface|push[11]~12_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[11]~12_combout\ & ( !\tdma_min|interfaces:2:interface|push[11]~12_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[11]~12_combout\))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[11]~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_push[11]~12_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[11]~12_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[11]~12_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[11]~12_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[11]~20_combout\);

-- Location: FF_X35_Y55_N37
\tdma_min|interfaces:3:interface|recv.data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[11]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(11));

-- Location: FF_X35_Y56_N35
\asp_dp|right_hist[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(11),
	sload => VCC,
	ena => \asp_dp|right_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|right_hist[2][11]~q\);

-- Location: FF_X37_Y56_N52
\asp_dp|send.data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dp|send.data[10]~feeder_combout\,
	asdata => \asp_dp|Add1~53_sumout\,
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => \asp_dp|send.data[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(10));

-- Location: LABCELL_X35_Y55_N12
\tdma_min|interfaces:3:interface|push[11]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[11]~12_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) & ( \tdma_min|interfaces:3:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(11),
	combout => \tdma_min|interfaces:3:interface|push[11]~12_combout\);

-- Location: LABCELL_X35_Y55_N18
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~12_combout\ = ( \tdma_min|interfaces:0:interface|push[11]~12_combout\ & ( \tdma_min|interfaces:2:interface|push[11]~12_combout\ & ( (!\tdma_min|slots|count\(0)) # ((!\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:3:interface|push[11]~12_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[11]~12_combout\))) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[11]~12_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[11]~12_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:3:interface|push[11]~12_combout\)))) # (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|push[11]~12_combout\ & (\tdma_min|slots|count\(0)))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[11]~12_combout\ & ( !\tdma_min|interfaces:2:interface|push[11]~12_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (((\tdma_min|slots|count\(0) & \tdma_min|interfaces:3:interface|push[11]~12_combout\)))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:1:interface|push[11]~12_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[11]~12_combout\ & ( !\tdma_min|interfaces:2:interface|push[11]~12_combout\ & ( (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[11]~12_combout\))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[11]~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_push[11]~12_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[11]~12_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[11]~12_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[11]~12_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~12_combout\);

-- Location: FF_X35_Y55_N19
\tdma_min|interfaces:2:interface|recv.data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(11));

-- Location: FF_X33_Y55_N11
\asp_example|send.data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(11),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(11));

-- Location: LABCELL_X31_Y55_N45
\tdma_min|interfaces:2:interface|push[10]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[10]~17_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[10]~17_combout\);

-- Location: LABCELL_X31_Y55_N15
\tdma_min|interfaces:3:interface|push[10]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[10]~17_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) & ( \tdma_min|interfaces:3:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	combout => \tdma_min|interfaces:3:interface|push[10]~17_combout\);

-- Location: LABCELL_X31_Y55_N6
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~17_combout\ = ( \tdma_min|interfaces:2:interface|push[10]~17_combout\ & ( \tdma_min|interfaces:3:interface|push[10]~17_combout\ & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(0) & 
-- ((\tdma_min|interfaces:0:interface|push[10]~17_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:1:interface|push[10]~17_combout\))) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[10]~17_combout\ & ( 
-- \tdma_min|interfaces:3:interface|push[10]~17_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:0:interface|push[10]~17_combout\))) # 
-- (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:1:interface|push[10]~17_combout\)))) ) ) ) # ( \tdma_min|interfaces:2:interface|push[10]~17_combout\ & ( !\tdma_min|interfaces:3:interface|push[10]~17_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (((!\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:0:interface|push[10]~17_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:1:interface|push[10]~17_combout\)))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[10]~17_combout\ & ( !\tdma_min|interfaces:3:interface|push[10]~17_combout\ & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:0:interface|push[10]~17_combout\))) # 
-- (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:1:interface|push[10]~17_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_push[10]~17_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:0:interface|ALT_INV_push[10]~17_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[10]~17_combout\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[10]~17_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~17_combout\);

-- Location: FF_X31_Y55_N7
\tdma_min|interfaces:2:interface|recv.data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[10]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(10));

-- Location: FF_X35_Y55_N4
\asp_example|send.data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(10),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(10));

-- Location: LABCELL_X31_Y54_N39
\tdma_min|interfaces:2:interface|push[9]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[9]~25_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[9]~25_combout\);

-- Location: LABCELL_X31_Y54_N30
\tdma_min|interfaces:0:interface|push[9]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[9]~25_combout\ = (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & \tdma_min|interfaces:0:interface|ack~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:0:interface|push[9]~25_combout\);

-- Location: LABCELL_X31_Y54_N36
\tdma_min|interfaces:1:interface|push[9]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[9]~25_combout\ = ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & ( \tdma_min|interfaces:1:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	combout => \tdma_min|interfaces:1:interface|push[9]~25_combout\);

-- Location: LABCELL_X31_Y54_N54
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~25_combout\ = ( \tdma_min|interfaces:1:interface|push[9]~25_combout\ & ( \tdma_min|slots|count\(0) & ( (\tdma_min|slots|count\(1)) # (\tdma_min|interfaces:3:interface|push[9]~25_combout\) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|push[9]~25_combout\ & ( \tdma_min|slots|count\(0) & ( (\tdma_min|interfaces:3:interface|push[9]~25_combout\ & !\tdma_min|slots|count\(1)) ) ) ) # ( \tdma_min|interfaces:1:interface|push[9]~25_combout\ & ( 
-- !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[9]~25_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:0:interface|push[9]~25_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|push[9]~25_combout\ & ( !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[9]~25_combout\)) # (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:0:interface|push[9]~25_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[9]~25_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_push[9]~25_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:0:interface|ALT_INV_push[9]~25_combout\,
	datae => \tdma_min|interfaces:1:interface|ALT_INV_push[9]~25_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~25_combout\);

-- Location: FF_X31_Y54_N55
\tdma_min|interfaces:2:interface|recv.data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(9));

-- Location: FF_X35_Y55_N34
\asp_example|send.data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(9),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(9));

-- Location: LABCELL_X31_Y54_N27
\tdma_min|interfaces:2:interface|push[8]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[8]~24_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[8]~24_combout\);

-- Location: LABCELL_X31_Y54_N24
\tdma_min|interfaces:1:interface|push[8]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[8]~24_combout\ = (\tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & \tdma_min|interfaces:1:interface|ack~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[8]~24_combout\);

-- Location: LABCELL_X31_Y54_N48
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~24_combout\ = ( \tdma_min|interfaces:2:interface|push[8]~24_combout\ & ( \tdma_min|interfaces:1:interface|push[8]~24_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))) # 
-- (\tdma_min|interfaces:3:interface|push[8]~24_combout\))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:0:interface|push[8]~24_combout\)))) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[8]~24_combout\ & ( 
-- \tdma_min|interfaces:1:interface|push[8]~24_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[8]~24_combout\ & ((\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0)) # 
-- (\tdma_min|interfaces:0:interface|push[8]~24_combout\)))) ) ) ) # ( \tdma_min|interfaces:2:interface|push[8]~24_combout\ & ( !\tdma_min|interfaces:1:interface|push[8]~24_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))) # 
-- (\tdma_min|interfaces:3:interface|push[8]~24_combout\))) # (\tdma_min|slots|count\(1) & (((\tdma_min|interfaces:0:interface|push[8]~24_combout\ & !\tdma_min|slots|count\(0))))) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[8]~24_combout\ & ( 
-- !\tdma_min|interfaces:1:interface|push[8]~24_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[8]~24_combout\ & ((\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & 
-- (((\tdma_min|interfaces:0:interface|push[8]~24_combout\ & !\tdma_min|slots|count\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[8]~24_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:0:interface|ALT_INV_push[8]~24_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[8]~24_combout\,
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_push[8]~24_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~24_combout\);

-- Location: FF_X31_Y54_N49
\tdma_min|interfaces:2:interface|recv.data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(8));

-- Location: FF_X37_Y54_N16
\asp_example|send.data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(8),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(8));

-- Location: LABCELL_X31_Y56_N54
\tdma_min|interfaces:2:interface|push[7]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[7]~23_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[7]~23_combout\);

-- Location: LABCELL_X31_Y56_N24
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~23_combout\ = ( \tdma_min|interfaces:2:interface|push[7]~23_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[7]~23_combout\)) # 
-- (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[7]~23_combout\))) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[7]~23_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[7]~23_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[7]~23_combout\))) ) ) ) # ( \tdma_min|interfaces:2:interface|push[7]~23_combout\ & ( !\tdma_min|slots|count\(0) & ( 
-- (!\tdma_min|slots|count\(1)) # (\tdma_min|interfaces:0:interface|push[7]~23_combout\) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[7]~23_combout\ & ( !\tdma_min|slots|count\(0) & ( (\tdma_min|slots|count\(1) & 
-- \tdma_min|interfaces:0:interface|push[7]~23_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[7]~23_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[7]~23_combout\,
	datad => \tdma_min|interfaces:0:interface|ALT_INV_push[7]~23_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[7]~23_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~23_combout\);

-- Location: FF_X31_Y56_N25
\tdma_min|interfaces:2:interface|recv.data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[7]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(7));

-- Location: FF_X35_Y55_N58
\asp_example|send.data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(7),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(7));

-- Location: LABCELL_X35_Y55_N24
\tdma_min|interfaces:2:interface|push[6]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[6]~22_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[6]~22_combout\);

-- Location: LABCELL_X35_Y55_N42
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~22_combout\ = ( \tdma_min|interfaces:0:interface|push[6]~22_combout\ & ( \tdma_min|interfaces:2:interface|push[6]~22_combout\ & ( (!\tdma_min|slots|count\(0)) # ((!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[6]~22_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[6]~22_combout\)))) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[6]~22_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[6]~22_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:3:interface|push[6]~22_combout\))) # (\tdma_min|slots|count\(1) & 
-- (((\tdma_min|interfaces:1:interface|push[6]~22_combout\ & \tdma_min|slots|count\(0))))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[6]~22_combout\ & ( !\tdma_min|interfaces:2:interface|push[6]~22_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[6]~22_combout\ & ((\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:1:interface|push[6]~22_combout\)))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[6]~22_combout\ & ( !\tdma_min|interfaces:2:interface|push[6]~22_combout\ & ( (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[6]~22_combout\)) # 
-- (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[6]~22_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[6]~22_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[6]~22_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[6]~22_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[6]~22_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~22_combout\);

-- Location: FF_X35_Y55_N43
\tdma_min|interfaces:2:interface|recv.data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[6]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(6));

-- Location: FF_X35_Y55_N22
\asp_example|send.data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(6),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(6));

-- Location: LABCELL_X33_Y55_N48
\tdma_min|interfaces:2:interface|push[5]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[5]~21_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & ( \tdma_min|interfaces:2:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	combout => \tdma_min|interfaces:2:interface|push[5]~21_combout\);

-- Location: MLABCELL_X28_Y55_N42
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~21_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) & ( \tdma_min|interfaces:1:interface|push[5]~21_combout\ ) ) ) # ( !\tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) & ( 
-- \tdma_min|interfaces:3:interface|push[5]~21_combout\ ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) & ( \tdma_min|interfaces:0:interface|push[5]~21_combout\ ) ) ) # ( !\tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) & ( 
-- \tdma_min|interfaces:2:interface|push[5]~21_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[5]~21_combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[5]~21_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[5]~21_combout\,
	datad => \tdma_min|interfaces:2:interface|ALT_INV_push[5]~21_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~21_combout\);

-- Location: FF_X28_Y55_N43
\tdma_min|interfaces:2:interface|recv.data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[5]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(5));

-- Location: FF_X30_Y55_N46
\asp_example|send.data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(5),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(5));

-- Location: LABCELL_X31_Y57_N15
\tdma_min|interfaces:2:interface|push[23]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[23]~14_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(23) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(23),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[23]~14_combout\);

-- Location: LABCELL_X35_Y57_N30
\tdma_min|fabric|staging:0:stage|switches:0:switch|x[23]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|x[23]~7_combout\ = ( \tdma_min|interfaces:0:interface|push[23]~14_combout\ & ( \tdma_min|interfaces:3:interface|push[23]~14_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))) # 
-- (\tdma_min|interfaces:1:interface|push[23]~14_combout\))) # (\tdma_min|slots|count\(1) & (((\tdma_min|interfaces:2:interface|push[23]~14_combout\) # (\tdma_min|slots|count\(0))))) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[23]~14_combout\ & ( 
-- \tdma_min|interfaces:3:interface|push[23]~14_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[23]~14_combout\ & (\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count\(1) & 
-- (((\tdma_min|interfaces:2:interface|push[23]~14_combout\) # (\tdma_min|slots|count\(0))))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[23]~14_combout\ & ( !\tdma_min|interfaces:3:interface|push[23]~14_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (((!\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:1:interface|push[23]~14_combout\))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & \tdma_min|interfaces:2:interface|push[23]~14_combout\)))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[23]~14_combout\ & ( !\tdma_min|interfaces:3:interface|push[23]~14_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[23]~14_combout\ & (\tdma_min|slots|count\(0)))) # 
-- (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & \tdma_min|interfaces:2:interface|push[23]~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_push[23]~14_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:2:interface|ALT_INV_push[23]~14_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[23]~14_combout\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[23]~14_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[23]~7_combout\);

-- Location: FF_X35_Y57_N31
\tdma_min|interfaces:0:interface|recv.data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[23]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|recv.data\(23));

-- Location: FF_X33_Y57_N40
\asp_adc|addr_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:0:interface|recv.data\(23),
	sload => VCC,
	ena => \asp_adc|enable_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|addr_0\(3));

-- Location: LABCELL_X33_Y55_N18
\tdma_min|fabric|staging:0:stage|switches:0:switch|x[30]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|x[30]~4_combout\ = ( \tdma_min|interfaces:1:interface|push[30]~3_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1)) # (\tdma_min|interfaces:3:interface|push[30]~3_combout\) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|push[30]~3_combout\ & ( \tdma_min|slots|count\(0) & ( (\tdma_min|slots|count\(1) & \tdma_min|interfaces:3:interface|push[30]~3_combout\) ) ) ) # ( \tdma_min|interfaces:1:interface|push[30]~3_combout\ & ( 
-- !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:0:interface|push[30]~3_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[30]~3_combout\)) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|push[30]~3_combout\ & ( !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:0:interface|push[30]~3_combout\))) # (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:2:interface|push[30]~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_push[30]~3_combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[30]~3_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[30]~3_combout\,
	datae => \tdma_min|interfaces:1:interface|ALT_INV_push[30]~3_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[30]~4_combout\);

-- Location: FF_X33_Y55_N19
\tdma_min|interfaces:0:interface|recv.data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|recv.data\(30));

-- Location: LABCELL_X29_Y54_N12
\tdma_min|interfaces:0:interface|push[31]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[31]~4_combout\ = (\tdma_min|interfaces:0:interface|ack~combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	combout => \tdma_min|interfaces:0:interface|push[31]~4_combout\);

-- Location: LABCELL_X31_Y57_N36
\tdma_min|interfaces:3:interface|push[31]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[31]~4_combout\ = ( \tdma_min|interfaces:3:interface|ack~combout\ & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	combout => \tdma_min|interfaces:3:interface|push[31]~4_combout\);

-- Location: LABCELL_X30_Y55_N36
\tdma_min|fabric|staging:0:stage|switches:0:switch|x[31]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|x[31]~5_combout\ = ( \tdma_min|interfaces:0:interface|push[31]~4_combout\ & ( \tdma_min|interfaces:3:interface|push[31]~4_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:2:interface|push[31]~4_combout\)))) # (\tdma_min|slots|count\(0) & (((\tdma_min|interfaces:1:interface|push[31]~4_combout\)) # (\tdma_min|slots|count\(1)))) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[31]~4_combout\ & ( 
-- \tdma_min|interfaces:3:interface|push[31]~4_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:2:interface|push[31]~4_combout\)))) # (\tdma_min|slots|count\(0) & 
-- (((\tdma_min|interfaces:1:interface|push[31]~4_combout\)) # (\tdma_min|slots|count\(1)))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[31]~4_combout\ & ( !\tdma_min|interfaces:3:interface|push[31]~4_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- ((!\tdma_min|slots|count\(1)) # ((\tdma_min|interfaces:2:interface|push[31]~4_combout\)))) # (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[31]~4_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[31]~4_combout\ & ( !\tdma_min|interfaces:3:interface|push[31]~4_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:2:interface|push[31]~4_combout\)))) # 
-- (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[31]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[31]~4_combout\,
	datad => \tdma_min|interfaces:2:interface|ALT_INV_push[31]~4_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[31]~4_combout\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[31]~4_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[31]~5_combout\);

-- Location: FF_X30_Y55_N37
\tdma_min|interfaces:0:interface|recv.data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[31]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|recv.data\(31));

-- Location: LABCELL_X30_Y55_N24
\tdma_min|fabric|staging:0:stage|switches:0:switch|x[29]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|x[29]~3_combout\ = ( \tdma_min|interfaces:2:interface|push[29]~2_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[29]~2_combout\))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[29]~2_combout\)) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[29]~2_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:1:interface|push[29]~2_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[29]~2_combout\)) ) ) ) # ( \tdma_min|interfaces:2:interface|push[29]~2_combout\ & ( !\tdma_min|slots|count\(0) & ( 
-- (\tdma_min|interfaces:0:interface|push[29]~2_combout\) # (\tdma_min|slots|count\(1)) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[29]~2_combout\ & ( !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & 
-- \tdma_min|interfaces:0:interface|push[29]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[29]~2_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[29]~2_combout\,
	datad => \tdma_min|interfaces:0:interface|ALT_INV_push[29]~2_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[29]~2_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[29]~3_combout\);

-- Location: FF_X30_Y55_N25
\tdma_min|interfaces:0:interface|recv.data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[29]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|recv.data\(29));

-- Location: LABCELL_X33_Y55_N30
\tdma_min|fabric|staging:0:stage|switches:0:switch|x[28]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|x[28]~2_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[28]~1_combout\ & ( (\tdma_min|interfaces:2:interface|push[28]~1_combout\) # (\tdma_min|slots|count\(0)) ) ) ) # ( 
-- !\tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[28]~1_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[28]~1_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|interfaces:1:interface|push[28]~1_combout\))) ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[28]~1_combout\ & ( (!\tdma_min|slots|count\(0) & \tdma_min|interfaces:2:interface|push[28]~1_combout\) ) ) ) # ( 
-- !\tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[28]~1_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[28]~1_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|interfaces:1:interface|push[28]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_push[28]~1_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_push[28]~1_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:2:interface|ALT_INV_push[28]~1_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[28]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[28]~2_combout\);

-- Location: FF_X33_Y55_N32
\tdma_min|interfaces:0:interface|recv.data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[28]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|recv.data\(28));

-- Location: LABCELL_X33_Y55_N27
\asp_adc|enable_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|enable_1~0_combout\ = ( !\tdma_min|interfaces:0:interface|recv.data\(28) & ( (\tdma_min|interfaces:0:interface|recv.data\(16) & (!\tdma_min|interfaces:0:interface|recv.data\(30) & (\tdma_min|interfaces:0:interface|recv.data\(31) & 
-- \tdma_min|interfaces:0:interface|recv.data\(29)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_recv.data\(16),
	datab => \tdma_min|interfaces:0:interface|ALT_INV_recv.data\(30),
	datac => \tdma_min|interfaces:0:interface|ALT_INV_recv.data\(31),
	datad => \tdma_min|interfaces:0:interface|ALT_INV_recv.data\(29),
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_recv.data\(28),
	combout => \asp_adc|enable_1~0_combout\);

-- Location: FF_X34_Y57_N28
\asp_adc|addr_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:0:interface|recv.data\(23),
	sload => VCC,
	ena => \asp_adc|enable_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|addr_1\(3));

-- Location: LABCELL_X33_Y57_N27
\asp_adc|send~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|send~1_combout\ = ( \asp_adc|addr_0\(3) & ( \asp_adc|addr_1\(3) & ( (!\asp_adc|process_1~0_combout\ & (\asp_adc|process_1~1_combout\ & ((\asp_adc|Equal2~2_combout\)))) # (\asp_adc|process_1~0_combout\ & (((\asp_adc|Equal1~2_combout\)))) ) ) ) # ( 
-- !\asp_adc|addr_0\(3) & ( \asp_adc|addr_1\(3) & ( (\asp_adc|process_1~1_combout\ & (!\asp_adc|process_1~0_combout\ & \asp_adc|Equal2~2_combout\)) ) ) ) # ( \asp_adc|addr_0\(3) & ( !\asp_adc|addr_1\(3) & ( (\asp_adc|process_1~0_combout\ & 
-- \asp_adc|Equal1~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000010001000000001101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_adc|ALT_INV_process_1~1_combout\,
	datab => \asp_adc|ALT_INV_process_1~0_combout\,
	datac => \asp_adc|ALT_INV_Equal1~2_combout\,
	datad => \asp_adc|ALT_INV_Equal2~2_combout\,
	datae => \asp_adc|ALT_INV_addr_0\(3),
	dataf => \asp_adc|ALT_INV_addr_1\(3),
	combout => \asp_adc|send~1_combout\);

-- Location: FF_X33_Y57_N28
\asp_adc|send.addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|send~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.addr\(3));

-- Location: LABCELL_X36_Y55_N51
\tdma_min|interfaces:0:interface|push[17]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[17]~7_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(17) & ( \tdma_min|interfaces:0:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(17),
	combout => \tdma_min|interfaces:0:interface|push[17]~7_combout\);

-- Location: LABCELL_X36_Y55_N36
\tdma_min|fabric|staging:0:stage|switches:0:switch|x[17]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|x[17]~0_combout\ = ( \tdma_min|interfaces:2:interface|push[17]~7_combout\ & ( \tdma_min|interfaces:1:interface|push[17]~7_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # 
-- (\tdma_min|interfaces:0:interface|push[17]~7_combout\))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:3:interface|push[17]~7_combout\)))) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[17]~7_combout\ & ( 
-- \tdma_min|interfaces:1:interface|push[17]~7_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:0:interface|push[17]~7_combout\))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0) & 
-- \tdma_min|interfaces:3:interface|push[17]~7_combout\)))) ) ) ) # ( \tdma_min|interfaces:2:interface|push[17]~7_combout\ & ( !\tdma_min|interfaces:1:interface|push[17]~7_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:0:interface|push[17]~7_combout\ & (!\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:3:interface|push[17]~7_combout\)))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[17]~7_combout\ & ( !\tdma_min|interfaces:1:interface|push[17]~7_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:0:interface|push[17]~7_combout\ & (!\tdma_min|slots|count\(0)))) # 
-- (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0) & \tdma_min|interfaces:3:interface|push[17]~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_push[17]~7_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[17]~7_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[17]~7_combout\,
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_push[17]~7_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[17]~0_combout\);

-- Location: FF_X36_Y55_N37
\tdma_min|interfaces:0:interface|recv.data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[17]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|recv.data\(17));

-- Location: FF_X34_Y57_N8
\asp_adc|enable_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:0:interface|recv.data\(17),
	sload => VCC,
	ena => \asp_adc|enable_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|enable_1~q\);

-- Location: MLABCELL_X34_Y57_N6
\asp_adc|process_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|process_1~1_combout\ = ( \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(16) & ( (\asp_adc|new_data~q\ & \asp_adc|enable_1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_adc|ALT_INV_new_data~q\,
	datad => \asp_adc|ALT_INV_enable_1~q\,
	dataf => \adc_dac|audio_adc:audio_adc|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(16),
	combout => \asp_adc|process_1~1_combout\);

-- Location: LABCELL_X35_Y57_N54
\tdma_min|fabric|staging:0:stage|switches:0:switch|x[22]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|x[22]~6_combout\ = ( \tdma_min|interfaces:3:interface|push[22]~13_combout\ & ( \tdma_min|interfaces:0:interface|push[22]~13_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # 
-- (\tdma_min|interfaces:1:interface|push[22]~13_combout\)))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:2:interface|push[22]~13_combout\))) ) ) ) # ( !\tdma_min|interfaces:3:interface|push[22]~13_combout\ & ( 
-- \tdma_min|interfaces:0:interface|push[22]~13_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:1:interface|push[22]~13_combout\)))) # (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:2:interface|push[22]~13_combout\ & (!\tdma_min|slots|count\(0)))) ) ) ) # ( \tdma_min|interfaces:3:interface|push[22]~13_combout\ & ( !\tdma_min|interfaces:0:interface|push[22]~13_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (((\tdma_min|slots|count\(0) & \tdma_min|interfaces:1:interface|push[22]~13_combout\)))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:2:interface|push[22]~13_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|push[22]~13_combout\ & ( !\tdma_min|interfaces:0:interface|push[22]~13_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0) & \tdma_min|interfaces:1:interface|push[22]~13_combout\)))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[22]~13_combout\ & (!\tdma_min|slots|count\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:2:interface|ALT_INV_push[22]~13_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_push[22]~13_combout\,
	datae => \tdma_min|interfaces:3:interface|ALT_INV_push[22]~13_combout\,
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_push[22]~13_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[22]~6_combout\);

-- Location: FF_X35_Y57_N55
\tdma_min|interfaces:0:interface|recv.data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[22]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|recv.data\(22));

-- Location: FF_X33_Y57_N52
\asp_adc|addr_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:0:interface|recv.data\(22),
	sload => VCC,
	ena => \asp_adc|enable_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|addr_0\(2));

-- Location: FF_X34_Y57_N16
\asp_adc|addr_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:0:interface|recv.data\(22),
	sload => VCC,
	ena => \asp_adc|enable_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|addr_1\(2));

-- Location: LABCELL_X33_Y57_N24
\asp_adc|send~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|send~0_combout\ = ( \asp_adc|addr_0\(2) & ( \asp_adc|addr_1\(2) & ( (!\asp_adc|process_1~0_combout\ & (\asp_adc|process_1~1_combout\ & (\asp_adc|Equal2~2_combout\))) # (\asp_adc|process_1~0_combout\ & (((\asp_adc|Equal1~2_combout\)))) ) ) ) # ( 
-- !\asp_adc|addr_0\(2) & ( \asp_adc|addr_1\(2) & ( (\asp_adc|process_1~1_combout\ & (!\asp_adc|process_1~0_combout\ & \asp_adc|Equal2~2_combout\)) ) ) ) # ( \asp_adc|addr_0\(2) & ( !\asp_adc|addr_1\(2) & ( (\asp_adc|process_1~0_combout\ & 
-- \asp_adc|Equal1~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000100000001000000010000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_adc|ALT_INV_process_1~1_combout\,
	datab => \asp_adc|ALT_INV_process_1~0_combout\,
	datac => \asp_adc|ALT_INV_Equal2~2_combout\,
	datad => \asp_adc|ALT_INV_Equal1~2_combout\,
	datae => \asp_adc|ALT_INV_addr_0\(2),
	dataf => \asp_adc|ALT_INV_addr_1\(2),
	combout => \asp_adc|send~0_combout\);

-- Location: FF_X33_Y57_N25
\asp_adc|send.addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|send~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.addr\(2));

-- Location: LABCELL_X31_Y55_N12
\tdma_min|interfaces:0:interface|push[10]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[10]~17_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) & ( \tdma_min|interfaces:0:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(10),
	combout => \tdma_min|interfaces:0:interface|push[10]~17_combout\);

-- Location: LABCELL_X31_Y55_N30
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[10]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[10]~19_combout\ = ( \tdma_min|interfaces:2:interface|push[10]~17_combout\ & ( \tdma_min|interfaces:3:interface|push[10]~17_combout\ & ( (!\tdma_min|slots|count\(1)) # ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:1:interface|push[10]~17_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:0:interface|push[10]~17_combout\)))) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[10]~17_combout\ & ( 
-- \tdma_min|interfaces:3:interface|push[10]~17_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:1:interface|push[10]~17_combout\)) # 
-- (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:0:interface|push[10]~17_combout\))))) ) ) ) # ( \tdma_min|interfaces:2:interface|push[10]~17_combout\ & ( !\tdma_min|interfaces:3:interface|push[10]~17_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (((\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:1:interface|push[10]~17_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:0:interface|push[10]~17_combout\))))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[10]~17_combout\ & ( !\tdma_min|interfaces:3:interface|push[10]~17_combout\ & ( (\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:1:interface|push[10]~17_combout\)) # 
-- (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:0:interface|push[10]~17_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_push[10]~17_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:0:interface|ALT_INV_push[10]~17_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[10]~17_combout\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[10]~17_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[10]~19_combout\);

-- Location: FF_X31_Y55_N31
\tdma_min|interfaces:3:interface|recv.data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(10));

-- Location: FF_X35_Y56_N32
\asp_dp|right_hist[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(10),
	sload => VCC,
	ena => \asp_dp|right_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|right_hist[2][10]~q\);

-- Location: FF_X37_Y56_N16
\asp_dp|send.data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dp|send.data[9]~feeder_combout\,
	asdata => \asp_dp|Add1~49_sumout\,
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => \asp_dp|send.data[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(9));

-- Location: LABCELL_X31_Y54_N33
\tdma_min|interfaces:3:interface|push[9]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[9]~25_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & ( \tdma_min|interfaces:3:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(9),
	combout => \tdma_min|interfaces:3:interface|push[9]~25_combout\);

-- Location: LABCELL_X31_Y54_N6
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[9]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[9]~18_combout\ = ( \tdma_min|interfaces:1:interface|push[9]~25_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[9]~25_combout\)) # 
-- (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:0:interface|push[9]~25_combout\))) ) ) ) # ( !\tdma_min|interfaces:1:interface|push[9]~25_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:2:interface|push[9]~25_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:0:interface|push[9]~25_combout\))) ) ) ) # ( \tdma_min|interfaces:1:interface|push[9]~25_combout\ & ( !\tdma_min|slots|count\(0) & ( 
-- (\tdma_min|slots|count\(1)) # (\tdma_min|interfaces:3:interface|push[9]~25_combout\) ) ) ) # ( !\tdma_min|interfaces:1:interface|push[9]~25_combout\ & ( !\tdma_min|slots|count\(0) & ( (\tdma_min|interfaces:3:interface|push[9]~25_combout\ & 
-- !\tdma_min|slots|count\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[9]~25_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_push[9]~25_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:0:interface|ALT_INV_push[9]~25_combout\,
	datae => \tdma_min|interfaces:1:interface|ALT_INV_push[9]~25_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[9]~18_combout\);

-- Location: FF_X31_Y54_N7
\tdma_min|interfaces:3:interface|recv.data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[9]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(9));

-- Location: FF_X35_Y56_N29
\asp_dp|right_hist[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(9),
	sload => VCC,
	ena => \asp_dp|right_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|right_hist[2][9]~q\);

-- Location: FF_X37_Y56_N13
\asp_dp|send.data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dp|send.data[8]~feeder_combout\,
	asdata => \asp_dp|Add1~45_sumout\,
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => \asp_dp|send.data[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(8));

-- Location: LABCELL_X31_Y54_N21
\tdma_min|interfaces:3:interface|push[8]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[8]~24_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & ( \tdma_min|interfaces:3:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(8),
	combout => \tdma_min|interfaces:3:interface|push[8]~24_combout\);

-- Location: LABCELL_X31_Y54_N0
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[8]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[8]~17_combout\ = ( \tdma_min|interfaces:2:interface|push[8]~24_combout\ & ( \tdma_min|interfaces:1:interface|push[8]~24_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # 
-- (\tdma_min|interfaces:3:interface|push[8]~24_combout\))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:0:interface|push[8]~24_combout\)))) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[8]~24_combout\ & ( 
-- \tdma_min|interfaces:1:interface|push[8]~24_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[8]~24_combout\ & ((!\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # 
-- (\tdma_min|interfaces:0:interface|push[8]~24_combout\)))) ) ) ) # ( \tdma_min|interfaces:2:interface|push[8]~24_combout\ & ( !\tdma_min|interfaces:1:interface|push[8]~24_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # 
-- (\tdma_min|interfaces:3:interface|push[8]~24_combout\))) # (\tdma_min|slots|count\(1) & (((\tdma_min|interfaces:0:interface|push[8]~24_combout\ & \tdma_min|slots|count\(0))))) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[8]~24_combout\ & ( 
-- !\tdma_min|interfaces:1:interface|push[8]~24_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[8]~24_combout\ & ((!\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & 
-- (((\tdma_min|interfaces:0:interface|push[8]~24_combout\ & \tdma_min|slots|count\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[8]~24_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:0:interface|ALT_INV_push[8]~24_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[8]~24_combout\,
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_push[8]~24_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[8]~17_combout\);

-- Location: FF_X31_Y54_N1
\tdma_min|interfaces:3:interface|recv.data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[8]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(8));

-- Location: FF_X35_Y56_N26
\asp_dp|right_hist[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(8),
	sload => VCC,
	ena => \asp_dp|right_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|right_hist[2][8]~q\);

-- Location: FF_X37_Y56_N11
\asp_dp|send.data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dp|send.data[7]~feeder_combout\,
	asdata => \asp_dp|Add1~41_sumout\,
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => \asp_dp|send.data[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(7));

-- Location: LABCELL_X31_Y56_N51
\tdma_min|interfaces:3:interface|push[7]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[7]~23_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) & ( \tdma_min|interfaces:3:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(7),
	combout => \tdma_min|interfaces:3:interface|push[7]~23_combout\);

-- Location: LABCELL_X31_Y56_N42
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[7]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[7]~16_combout\ = ( \tdma_min|interfaces:2:interface|push[7]~23_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1)) # (\tdma_min|interfaces:0:interface|push[7]~23_combout\) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[7]~23_combout\ & ( \tdma_min|slots|count\(0) & ( (\tdma_min|slots|count\(1) & \tdma_min|interfaces:0:interface|push[7]~23_combout\) ) ) ) # ( \tdma_min|interfaces:2:interface|push[7]~23_combout\ & ( 
-- !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[7]~23_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[7]~23_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[7]~23_combout\ & ( !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[7]~23_combout\)) # (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:1:interface|push[7]~23_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[7]~23_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[7]~23_combout\,
	datad => \tdma_min|interfaces:0:interface|ALT_INV_push[7]~23_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[7]~23_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[7]~16_combout\);

-- Location: FF_X31_Y56_N43
\tdma_min|interfaces:3:interface|recv.data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(7));

-- Location: FF_X35_Y56_N23
\asp_dp|right_hist[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(7),
	sload => VCC,
	ena => \asp_dp|right_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|right_hist[2][7]~q\);

-- Location: FF_X37_Y56_N7
\asp_dp|send.data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dp|send.data[6]~feeder_combout\,
	asdata => \asp_dp|Add1~37_sumout\,
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => \asp_dp|send.data[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(6));

-- Location: LABCELL_X35_Y55_N51
\tdma_min|interfaces:3:interface|push[6]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[6]~22_combout\ = (\tdma_min|interfaces:3:interface|ack~combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(6),
	combout => \tdma_min|interfaces:3:interface|push[6]~22_combout\);

-- Location: LABCELL_X35_Y55_N54
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[6]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[6]~15_combout\ = ( \tdma_min|interfaces:0:interface|push[6]~22_combout\ & ( \tdma_min|interfaces:2:interface|push[6]~22_combout\ & ( ((!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[6]~22_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[6]~22_combout\)))) # (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[6]~22_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[6]~22_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:3:interface|push[6]~22_combout\))) # (\tdma_min|slots|count\(1) & 
-- (((\tdma_min|interfaces:1:interface|push[6]~22_combout\ & !\tdma_min|slots|count\(0))))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[6]~22_combout\ & ( !\tdma_min|interfaces:2:interface|push[6]~22_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[6]~22_combout\ & ((!\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:1:interface|push[6]~22_combout\)))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[6]~22_combout\ & ( !\tdma_min|interfaces:2:interface|push[6]~22_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[6]~22_combout\)) # 
-- (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[6]~22_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[6]~22_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[6]~22_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[6]~22_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[6]~22_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[6]~15_combout\);

-- Location: FF_X35_Y55_N55
\tdma_min|interfaces:3:interface|recv.data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[6]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(6));

-- Location: FF_X35_Y56_N20
\asp_dp|right_hist[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(6),
	sload => VCC,
	ena => \asp_dp|right_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|right_hist[2][6]~q\);

-- Location: FF_X37_Y56_N34
\asp_dp|send.data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dp|send.data[5]~feeder_combout\,
	asdata => \asp_dp|Add1~33_sumout\,
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => \asp_dp|send.data[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(5));

-- Location: MLABCELL_X28_Y55_N33
\tdma_min|interfaces:3:interface|push[5]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[5]~21_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & ( \tdma_min|interfaces:3:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(5),
	combout => \tdma_min|interfaces:3:interface|push[5]~21_combout\);

-- Location: MLABCELL_X28_Y55_N12
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[5]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[5]~14_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) & ( \tdma_min|interfaces:0:interface|push[5]~21_combout\ ) ) ) # ( !\tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) & ( 
-- \tdma_min|interfaces:2:interface|push[5]~21_combout\ ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) & ( \tdma_min|interfaces:1:interface|push[5]~21_combout\ ) ) ) # ( !\tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) & ( 
-- \tdma_min|interfaces:3:interface|push[5]~21_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[5]~21_combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[5]~21_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[5]~21_combout\,
	datad => \tdma_min|interfaces:2:interface|ALT_INV_push[5]~21_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[5]~14_combout\);

-- Location: FF_X28_Y55_N13
\tdma_min|interfaces:3:interface|recv.data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[5]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(5));

-- Location: FF_X35_Y56_N17
\asp_dp|right_hist[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(5),
	sload => VCC,
	ena => \asp_dp|right_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|right_hist[2][5]~q\);

-- Location: FF_X37_Y56_N32
\asp_dp|send.data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dp|send.data[4]~feeder_combout\,
	asdata => \asp_dp|Add1~29_sumout\,
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => \asp_dp|send.data[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(4));

-- Location: LABCELL_X29_Y55_N45
\tdma_min|interfaces:3:interface|push[4]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[4]~20_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) & ( \tdma_min|interfaces:3:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	combout => \tdma_min|interfaces:3:interface|push[4]~20_combout\);

-- Location: MLABCELL_X34_Y52_N33
\tdma_min|interfaces:0:interface|push[4]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[4]~20_combout\ = ( \tdma_min|interfaces:0:interface|ack~combout\ & ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	datae => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:0:interface|push[4]~20_combout\);

-- Location: LABCELL_X29_Y55_N30
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~20_combout\ = ( \tdma_min|interfaces:3:interface|push[4]~20_combout\ & ( \tdma_min|interfaces:0:interface|push[4]~20_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # 
-- (\tdma_min|interfaces:2:interface|push[4]~20_combout\))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:1:interface|push[4]~20_combout\)))) ) ) ) # ( !\tdma_min|interfaces:3:interface|push[4]~20_combout\ & ( 
-- \tdma_min|interfaces:0:interface|push[4]~20_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[4]~20_combout\ & (!\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # 
-- (\tdma_min|interfaces:1:interface|push[4]~20_combout\)))) ) ) ) # ( \tdma_min|interfaces:3:interface|push[4]~20_combout\ & ( !\tdma_min|interfaces:0:interface|push[4]~20_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # 
-- (\tdma_min|interfaces:2:interface|push[4]~20_combout\))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0) & \tdma_min|interfaces:1:interface|push[4]~20_combout\)))) ) ) ) # ( !\tdma_min|interfaces:3:interface|push[4]~20_combout\ & ( 
-- !\tdma_min|interfaces:0:interface|push[4]~20_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[4]~20_combout\ & (!\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0) & 
-- \tdma_min|interfaces:1:interface|push[4]~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:2:interface|ALT_INV_push[4]~20_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_push[4]~20_combout\,
	datae => \tdma_min|interfaces:3:interface|ALT_INV_push[4]~20_combout\,
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_push[4]~20_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~20_combout\);

-- Location: FF_X29_Y55_N31
\tdma_min|interfaces:2:interface|recv.data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[4]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(4));

-- Location: FF_X35_Y55_N46
\asp_example|send.data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(4),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(4));

-- Location: MLABCELL_X28_Y55_N57
\tdma_min|interfaces:2:interface|push[3]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[3]~19_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[3]~19_combout\);

-- Location: MLABCELL_X28_Y55_N48
\tdma_min|interfaces:0:interface|push[3]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[3]~19_combout\ = (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) & \tdma_min|interfaces:0:interface|ack~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:0:interface|push[3]~19_combout\);

-- Location: MLABCELL_X28_Y55_N54
\tdma_min|interfaces:1:interface|push[3]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:1:interface|push[3]~19_combout\ = ( \tdma_min|interfaces:1:interface|ack~combout\ & ( \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:1:interface|push[3]~19_combout\);

-- Location: MLABCELL_X28_Y55_N6
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~19_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) & ( \tdma_min|interfaces:1:interface|push[3]~19_combout\ ) ) ) # ( !\tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) & ( 
-- \tdma_min|interfaces:3:interface|push[3]~19_combout\ ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) & ( \tdma_min|interfaces:0:interface|push[3]~19_combout\ ) ) ) # ( !\tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) & ( 
-- \tdma_min|interfaces:2:interface|push[3]~19_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[3]~19_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_push[3]~19_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_push[3]~19_combout\,
	datad => \tdma_min|interfaces:1:interface|ALT_INV_push[3]~19_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~19_combout\);

-- Location: FF_X28_Y55_N7
\tdma_min|interfaces:2:interface|recv.data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[3]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(3));

-- Location: FF_X37_Y54_N41
\asp_example|send.data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(3),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(3));

-- Location: LABCELL_X29_Y55_N15
\tdma_min|interfaces:2:interface|push[4]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[4]~20_combout\ = (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) & \tdma_min|interfaces:2:interface|ack~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(4),
	datad => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[4]~20_combout\);

-- Location: LABCELL_X29_Y55_N54
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[4]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[4]~13_combout\ = ( \tdma_min|interfaces:3:interface|push[4]~20_combout\ & ( \tdma_min|interfaces:0:interface|push[4]~20_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))) # 
-- (\tdma_min|interfaces:2:interface|push[4]~20_combout\))) # (\tdma_min|slots|count\(1) & (((\tdma_min|interfaces:1:interface|push[4]~20_combout\) # (\tdma_min|slots|count\(0))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|push[4]~20_combout\ & ( 
-- \tdma_min|interfaces:0:interface|push[4]~20_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[4]~20_combout\ & (\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count\(1) & 
-- (((\tdma_min|interfaces:1:interface|push[4]~20_combout\) # (\tdma_min|slots|count\(0))))) ) ) ) # ( \tdma_min|interfaces:3:interface|push[4]~20_combout\ & ( !\tdma_min|interfaces:0:interface|push[4]~20_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (((!\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:2:interface|push[4]~20_combout\))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & \tdma_min|interfaces:1:interface|push[4]~20_combout\)))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|push[4]~20_combout\ & ( !\tdma_min|interfaces:0:interface|push[4]~20_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[4]~20_combout\ & (\tdma_min|slots|count\(0)))) # 
-- (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & \tdma_min|interfaces:1:interface|push[4]~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:2:interface|ALT_INV_push[4]~20_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_push[4]~20_combout\,
	datae => \tdma_min|interfaces:3:interface|ALT_INV_push[4]~20_combout\,
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_push[4]~20_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[4]~13_combout\);

-- Location: FF_X29_Y55_N55
\tdma_min|interfaces:3:interface|recv.data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[4]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(4));

-- Location: FF_X35_Y56_N14
\asp_dp|right_hist[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(4),
	sload => VCC,
	ena => \asp_dp|right_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|right_hist[2][4]~q\);

-- Location: FF_X37_Y56_N59
\asp_dp|send.data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dp|send.data[3]~feeder_combout\,
	asdata => \asp_dp|Add1~25_sumout\,
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => \asp_dp|send.data[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(3));

-- Location: MLABCELL_X28_Y55_N51
\tdma_min|interfaces:3:interface|push[3]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[3]~19_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) & ( \tdma_min|interfaces:3:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(3),
	combout => \tdma_min|interfaces:3:interface|push[3]~19_combout\);

-- Location: MLABCELL_X28_Y55_N36
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[3]~12_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) & ( \tdma_min|interfaces:0:interface|push[3]~19_combout\ ) ) ) # ( !\tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) & ( 
-- \tdma_min|interfaces:2:interface|push[3]~19_combout\ ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) & ( \tdma_min|interfaces:1:interface|push[3]~19_combout\ ) ) ) # ( !\tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) & ( 
-- \tdma_min|interfaces:3:interface|push[3]~19_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[3]~19_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_push[3]~19_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_push[3]~19_combout\,
	datad => \tdma_min|interfaces:1:interface|ALT_INV_push[3]~19_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[3]~12_combout\);

-- Location: FF_X28_Y55_N37
\tdma_min|interfaces:3:interface|recv.data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[3]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(3));

-- Location: FF_X35_Y56_N11
\asp_dp|right_hist[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(3),
	sload => VCC,
	ena => \asp_dp|right_hist[2][15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|right_hist[2][3]~q\);

-- Location: FF_X37_Y56_N55
\asp_dp|send.data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dp|send.data[2]~feeder_combout\,
	asdata => \asp_dp|Add1~21_sumout\,
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => \asp_dp|send.data[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(2));

-- Location: LABCELL_X33_Y53_N57
\tdma_min|interfaces:3:interface|push[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[16]~0_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & ( \tdma_min|interfaces:3:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	combout => \tdma_min|interfaces:3:interface|push[16]~0_combout\);

-- Location: LABCELL_X33_Y53_N24
\tdma_min|fabric|staging:0:stage|switches:0:switch|x[16]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|x[16]~1_combout\ = ( \tdma_min|interfaces:1:interface|push[16]~0_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1)) # (\tdma_min|interfaces:3:interface|push[16]~0_combout\) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|push[16]~0_combout\ & ( \tdma_min|slots|count\(0) & ( (\tdma_min|slots|count\(1) & \tdma_min|interfaces:3:interface|push[16]~0_combout\) ) ) ) # ( \tdma_min|interfaces:1:interface|push[16]~0_combout\ & ( 
-- !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:0:interface|push[16]~0_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[16]~0_combout\)) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|push[16]~0_combout\ & ( !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:0:interface|push[16]~0_combout\))) # (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:2:interface|push[16]~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_push[16]~0_combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[16]~0_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[16]~0_combout\,
	datae => \tdma_min|interfaces:1:interface|ALT_INV_push[16]~0_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[16]~1_combout\);

-- Location: FF_X33_Y53_N25
\tdma_min|interfaces:0:interface|recv.data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|recv.data\(16));

-- Location: LABCELL_X33_Y55_N24
\asp_adc|enable_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|enable_0~0_combout\ = ( !\tdma_min|interfaces:0:interface|recv.data\(28) & ( (!\tdma_min|interfaces:0:interface|recv.data\(16) & (!\tdma_min|interfaces:0:interface|recv.data\(30) & (\tdma_min|interfaces:0:interface|recv.data\(31) & 
-- \tdma_min|interfaces:0:interface|recv.data\(29)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_recv.data\(16),
	datab => \tdma_min|interfaces:0:interface|ALT_INV_recv.data\(30),
	datac => \tdma_min|interfaces:0:interface|ALT_INV_recv.data\(31),
	datad => \tdma_min|interfaces:0:interface|ALT_INV_recv.data\(29),
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_recv.data\(28),
	combout => \asp_adc|enable_0~0_combout\);

-- Location: FF_X33_Y57_N47
\asp_adc|rate_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:0:interface|recv.data\(19),
	sload => VCC,
	ena => \asp_adc|enable_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|rate_0\(1));

-- Location: FF_X33_Y57_N55
\asp_adc|rate_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:0:interface|recv.data\(18),
	sload => VCC,
	ena => \asp_adc|enable_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|rate_0\(0));

-- Location: LABCELL_X33_Y57_N54
\asp_adc|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Mux1~0_combout\ = (\asp_adc|rate_0\(0)) # (\asp_adc|rate_0\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_adc|ALT_INV_rate_0\(1),
	datad => \asp_adc|ALT_INV_rate_0\(0),
	combout => \asp_adc|Mux1~0_combout\);

-- Location: FF_X33_Y57_N2
\asp_adc|tick_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|Add0~1_sumout\,
	asdata => \asp_adc|Mux1~0_combout\,
	sload => \asp_adc|Equal1~2_combout\,
	ena => \asp_adc|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|tick_0\(0));

-- Location: LABCELL_X33_Y57_N3
\asp_adc|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Add0~25_sumout\ = SUM(( \asp_adc|tick_0\(1) ) + ( VCC ) + ( \asp_adc|Add0~2\ ))
-- \asp_adc|Add0~26\ = CARRY(( \asp_adc|tick_0\(1) ) + ( VCC ) + ( \asp_adc|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_adc|ALT_INV_tick_0\(1),
	cin => \asp_adc|Add0~2\,
	sumout => \asp_adc|Add0~25_sumout\,
	cout => \asp_adc|Add0~26\);

-- Location: FF_X33_Y57_N5
\asp_adc|tick_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|Add0~25_sumout\,
	asdata => \asp_adc|Mux1~0_combout\,
	sload => \asp_adc|Equal1~2_combout\,
	ena => \asp_adc|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|tick_0\(1));

-- Location: LABCELL_X33_Y57_N6
\asp_adc|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Add0~5_sumout\ = SUM(( \asp_adc|tick_0\(2) ) + ( VCC ) + ( \asp_adc|Add0~26\ ))
-- \asp_adc|Add0~6\ = CARRY(( \asp_adc|tick_0\(2) ) + ( VCC ) + ( \asp_adc|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_adc|ALT_INV_tick_0\(2),
	cin => \asp_adc|Add0~26\,
	sumout => \asp_adc|Add0~5_sumout\,
	cout => \asp_adc|Add0~6\);

-- Location: FF_X33_Y57_N8
\asp_adc|tick_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|Add0~5_sumout\,
	asdata => \asp_adc|rate_0\(1),
	sload => \asp_adc|Equal1~2_combout\,
	ena => \asp_adc|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|tick_0\(2));

-- Location: LABCELL_X33_Y57_N9
\asp_adc|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Add0~9_sumout\ = SUM(( \asp_adc|tick_0\(3) ) + ( VCC ) + ( \asp_adc|Add0~6\ ))
-- \asp_adc|Add0~10\ = CARRY(( \asp_adc|tick_0\(3) ) + ( VCC ) + ( \asp_adc|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_adc|ALT_INV_tick_0\(3),
	cin => \asp_adc|Add0~6\,
	sumout => \asp_adc|Add0~9_sumout\,
	cout => \asp_adc|Add0~10\);

-- Location: FF_X33_Y57_N11
\asp_adc|tick_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|Add0~9_sumout\,
	asdata => \asp_adc|rate_0\(1),
	sload => \asp_adc|Equal1~2_combout\,
	ena => \asp_adc|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|tick_0\(3));

-- Location: LABCELL_X33_Y57_N12
\asp_adc|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Add0~13_sumout\ = SUM(( \asp_adc|tick_0\(4) ) + ( VCC ) + ( \asp_adc|Add0~10\ ))
-- \asp_adc|Add0~14\ = CARRY(( \asp_adc|tick_0\(4) ) + ( VCC ) + ( \asp_adc|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_adc|ALT_INV_tick_0\(4),
	cin => \asp_adc|Add0~10\,
	sumout => \asp_adc|Add0~13_sumout\,
	cout => \asp_adc|Add0~14\);

-- Location: LABCELL_X33_Y57_N45
\asp_adc|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Mux1~1_combout\ = (\asp_adc|rate_0\(0) & \asp_adc|rate_0\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_adc|ALT_INV_rate_0\(0),
	datad => \asp_adc|ALT_INV_rate_0\(1),
	combout => \asp_adc|Mux1~1_combout\);

-- Location: FF_X33_Y57_N14
\asp_adc|tick_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|Add0~13_sumout\,
	asdata => \asp_adc|Mux1~1_combout\,
	sload => \asp_adc|Equal1~2_combout\,
	ena => \asp_adc|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|tick_0\(4));

-- Location: LABCELL_X33_Y57_N15
\asp_adc|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Add0~29_sumout\ = SUM(( \asp_adc|tick_0\(5) ) + ( VCC ) + ( \asp_adc|Add0~14\ ))
-- \asp_adc|Add0~30\ = CARRY(( \asp_adc|tick_0\(5) ) + ( VCC ) + ( \asp_adc|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_adc|ALT_INV_tick_0\(5),
	cin => \asp_adc|Add0~14\,
	sumout => \asp_adc|Add0~29_sumout\,
	cout => \asp_adc|Add0~30\);

-- Location: FF_X33_Y57_N17
\asp_adc|tick_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|Add0~29_sumout\,
	asdata => \asp_adc|Mux1~1_combout\,
	sload => \asp_adc|Equal1~2_combout\,
	ena => \asp_adc|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|tick_0\(5));

-- Location: LABCELL_X33_Y57_N18
\asp_adc|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Add0~17_sumout\ = SUM(( \asp_adc|tick_0\(6) ) + ( VCC ) + ( \asp_adc|Add0~30\ ))
-- \asp_adc|Add0~18\ = CARRY(( \asp_adc|tick_0\(6) ) + ( VCC ) + ( \asp_adc|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_adc|ALT_INV_tick_0\(6),
	cin => \asp_adc|Add0~30\,
	sumout => \asp_adc|Add0~17_sumout\,
	cout => \asp_adc|Add0~18\);

-- Location: FF_X33_Y57_N20
\asp_adc|tick_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|Add0~17_sumout\,
	asdata => \asp_adc|Mux1~1_combout\,
	sload => \asp_adc|Equal1~2_combout\,
	ena => \asp_adc|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|tick_0\(6));

-- Location: LABCELL_X33_Y57_N21
\asp_adc|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Add0~21_sumout\ = SUM(( \asp_adc|tick_0\(7) ) + ( VCC ) + ( \asp_adc|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_adc|ALT_INV_tick_0\(7),
	cin => \asp_adc|Add0~18\,
	sumout => \asp_adc|Add0~21_sumout\);

-- Location: FF_X33_Y57_N23
\asp_adc|tick_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|Add0~21_sumout\,
	asdata => \asp_adc|Mux1~1_combout\,
	sload => \asp_adc|Equal1~2_combout\,
	ena => \asp_adc|process_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|tick_0\(7));

-- Location: LABCELL_X33_Y57_N36
\asp_adc|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Equal1~0_combout\ = ( !\asp_adc|tick_0\(0) & ( !\asp_adc|tick_0\(2) & ( (!\asp_adc|tick_0\(7) & (!\asp_adc|tick_0\(3) & (!\asp_adc|tick_0\(6) & !\asp_adc|tick_0\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_adc|ALT_INV_tick_0\(7),
	datab => \asp_adc|ALT_INV_tick_0\(3),
	datac => \asp_adc|ALT_INV_tick_0\(6),
	datad => \asp_adc|ALT_INV_tick_0\(4),
	datae => \asp_adc|ALT_INV_tick_0\(0),
	dataf => \asp_adc|ALT_INV_tick_0\(2),
	combout => \asp_adc|Equal1~0_combout\);

-- Location: LABCELL_X33_Y57_N42
\asp_adc|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Equal1~1_combout\ = (!\asp_adc|tick_0\(5) & !\asp_adc|tick_0\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_adc|ALT_INV_tick_0\(5),
	datac => \asp_adc|ALT_INV_tick_0\(1),
	combout => \asp_adc|Equal1~1_combout\);

-- Location: LABCELL_X33_Y57_N57
\asp_adc|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Equal1~2_combout\ = (\asp_adc|Equal1~0_combout\ & \asp_adc|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_adc|ALT_INV_Equal1~0_combout\,
	datac => \asp_adc|ALT_INV_Equal1~1_combout\,
	combout => \asp_adc|Equal1~2_combout\);

-- Location: LABCELL_X31_Y56_N18
\tdma_min|fabric|staging:0:stage|switches:0:switch|x[21]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|x[21]~9_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) & ( \tdma_min|interfaces:3:interface|push[21]~16_combout\ ) ) ) # ( !\tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) & 
-- ( \tdma_min|interfaces:1:interface|push[21]~16_combout\ ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) & ( \tdma_min|interfaces:2:interface|push[21]~16_combout\ ) ) ) # ( !\tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) & ( 
-- \tdma_min|interfaces:0:interface|push[21]~16_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[21]~16_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_push[21]~16_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_push[21]~16_combout\,
	datad => \tdma_min|interfaces:1:interface|ALT_INV_push[21]~16_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[21]~9_combout\);

-- Location: FF_X31_Y56_N19
\tdma_min|interfaces:0:interface|recv.data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[21]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|recv.data\(21));

-- Location: LABCELL_X36_Y57_N33
\asp_adc|addr_0[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|addr_0[1]~1_combout\ = ( !\tdma_min|interfaces:0:interface|recv.data\(21) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_recv.data\(21),
	combout => \asp_adc|addr_0[1]~1_combout\);

-- Location: FF_X36_Y57_N34
\asp_adc|addr_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|addr_0[1]~1_combout\,
	ena => \asp_adc|enable_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|addr_0\(1));

-- Location: MLABCELL_X34_Y57_N24
\asp_adc|addr_1[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|addr_1[1]~1_combout\ = !\tdma_min|interfaces:0:interface|recv.data\(21)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|ALT_INV_recv.data\(21),
	combout => \asp_adc|addr_1[1]~1_combout\);

-- Location: FF_X34_Y57_N25
\asp_adc|addr_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|addr_1[1]~1_combout\,
	ena => \asp_adc|enable_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|addr_1\(1));

-- Location: MLABCELL_X34_Y57_N3
\asp_adc|send~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|send~3_combout\ = ( !\asp_adc|addr_0\(1) & ( \asp_adc|addr_1\(1) & ( (\asp_adc|Equal1~2_combout\ & \asp_adc|process_1~0_combout\) ) ) ) # ( \asp_adc|addr_0\(1) & ( !\asp_adc|addr_1\(1) & ( (\asp_adc|Equal2~2_combout\ & 
-- (\asp_adc|process_1~1_combout\ & !\asp_adc|process_1~0_combout\)) ) ) ) # ( !\asp_adc|addr_0\(1) & ( !\asp_adc|addr_1\(1) & ( (!\asp_adc|process_1~0_combout\ & (\asp_adc|Equal2~2_combout\ & ((\asp_adc|process_1~1_combout\)))) # 
-- (\asp_adc|process_1~0_combout\ & (((\asp_adc|Equal1~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110011000001010000000000000000001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_adc|ALT_INV_Equal2~2_combout\,
	datab => \asp_adc|ALT_INV_Equal1~2_combout\,
	datac => \asp_adc|ALT_INV_process_1~1_combout\,
	datad => \asp_adc|ALT_INV_process_1~0_combout\,
	datae => \asp_adc|ALT_INV_addr_0\(1),
	dataf => \asp_adc|ALT_INV_addr_1\(1),
	combout => \asp_adc|send~3_combout\);

-- Location: FF_X34_Y57_N4
\asp_adc|send.addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|send~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.addr\(1));

-- Location: LABCELL_X29_Y53_N6
\tdma_min|interfaces:0:interface|push[18]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[18]~9_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(18) & ( \tdma_min|interfaces:0:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(18),
	combout => \tdma_min|interfaces:0:interface|push[18]~9_combout\);

-- Location: LABCELL_X29_Y53_N18
\tdma_min|fabric|staging:0:stage|switches:0:switch|x[18]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|x[18]~10_combout\ = ( \tdma_min|interfaces:3:interface|push[18]~9_combout\ & ( \tdma_min|interfaces:2:interface|push[18]~9_combout\ & ( ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:0:interface|push[18]~9_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[18]~9_combout\)))) # (\tdma_min|slots|count\(1)) ) ) ) # ( !\tdma_min|interfaces:3:interface|push[18]~9_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[18]~9_combout\ & ( (!\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[18]~9_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|interfaces:1:interface|push[18]~9_combout\))))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))))) ) ) ) # ( \tdma_min|interfaces:3:interface|push[18]~9_combout\ & ( !\tdma_min|interfaces:2:interface|push[18]~9_combout\ & ( 
-- (!\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[18]~9_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[18]~9_combout\))))) # (\tdma_min|slots|count\(1) & 
-- (((\tdma_min|slots|count\(0))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|push[18]~9_combout\ & ( !\tdma_min|interfaces:2:interface|push[18]~9_combout\ & ( (!\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:0:interface|push[18]~9_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[18]~9_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[18]~9_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[18]~9_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|interfaces:3:interface|ALT_INV_push[18]~9_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[18]~9_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[18]~10_combout\);

-- Location: FF_X29_Y53_N19
\tdma_min|interfaces:0:interface|recv.data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[18]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|recv.data\(18));

-- Location: FF_X34_Y57_N22
\asp_adc|rate_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:0:interface|recv.data\(18),
	sload => VCC,
	ena => \asp_adc|enable_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|rate_1\(0));

-- Location: MLABCELL_X34_Y57_N21
\asp_adc|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Mux3~0_combout\ = (\asp_adc|rate_1\(1) & \asp_adc|rate_1\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_adc|ALT_INV_rate_1\(1),
	datad => \asp_adc|ALT_INV_rate_1\(0),
	combout => \asp_adc|Mux3~0_combout\);

-- Location: FF_X34_Y57_N46
\asp_adc|tick_1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|Add1~1_sumout\,
	asdata => \asp_adc|Mux3~0_combout\,
	sload => \asp_adc|Equal2~2_combout\,
	ena => \asp_adc|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|tick_1\(5));

-- Location: MLABCELL_X34_Y57_N48
\asp_adc|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Add1~5_sumout\ = SUM(( \asp_adc|tick_1\(6) ) + ( VCC ) + ( \asp_adc|Add1~2\ ))
-- \asp_adc|Add1~6\ = CARRY(( \asp_adc|tick_1\(6) ) + ( VCC ) + ( \asp_adc|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_adc|ALT_INV_tick_1\(6),
	cin => \asp_adc|Add1~2\,
	sumout => \asp_adc|Add1~5_sumout\,
	cout => \asp_adc|Add1~6\);

-- Location: FF_X34_Y57_N50
\asp_adc|tick_1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|Add1~5_sumout\,
	asdata => \asp_adc|Mux3~0_combout\,
	sload => \asp_adc|Equal2~2_combout\,
	ena => \asp_adc|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|tick_1\(6));

-- Location: MLABCELL_X34_Y57_N51
\asp_adc|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Add1~9_sumout\ = SUM(( \asp_adc|tick_1\(7) ) + ( VCC ) + ( \asp_adc|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_adc|ALT_INV_tick_1\(7),
	cin => \asp_adc|Add1~6\,
	sumout => \asp_adc|Add1~9_sumout\);

-- Location: FF_X34_Y57_N52
\asp_adc|tick_1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|Add1~9_sumout\,
	asdata => \asp_adc|Mux3~0_combout\,
	sload => \asp_adc|Equal2~2_combout\,
	ena => \asp_adc|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|tick_1\(7));

-- Location: MLABCELL_X34_Y57_N12
\asp_adc|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Equal2~0_combout\ = ( !\asp_adc|tick_1\(5) & ( !\asp_adc|tick_1\(6) & ( (!\asp_adc|tick_1\(1) & (!\asp_adc|tick_1\(0) & (!\asp_adc|tick_1\(2) & !\asp_adc|tick_1\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_adc|ALT_INV_tick_1\(1),
	datab => \asp_adc|ALT_INV_tick_1\(0),
	datac => \asp_adc|ALT_INV_tick_1\(2),
	datad => \asp_adc|ALT_INV_tick_1\(7),
	datae => \asp_adc|ALT_INV_tick_1\(5),
	dataf => \asp_adc|ALT_INV_tick_1\(6),
	combout => \asp_adc|Equal2~0_combout\);

-- Location: MLABCELL_X34_Y57_N57
\asp_adc|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Equal2~2_combout\ = ( \asp_adc|Equal2~0_combout\ & ( \asp_adc|Equal2~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_adc|ALT_INV_Equal2~1_combout\,
	dataf => \asp_adc|ALT_INV_Equal2~0_combout\,
	combout => \asp_adc|Equal2~2_combout\);

-- Location: LABCELL_X37_Y54_N36
\tdma_min|fabric|staging:0:stage|switches:0:switch|x[20]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|x[20]~8_combout\ = ( \tdma_min|interfaces:2:interface|push[20]~15_combout\ & ( \tdma_min|interfaces:0:interface|push[20]~15_combout\ & ( (!\tdma_min|slots|count\(0)) # ((!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|push[20]~15_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[20]~15_combout\)))) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[20]~15_combout\ & ( 
-- \tdma_min|interfaces:0:interface|push[20]~15_combout\ & ( (!\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count\(1))))) # (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[20]~15_combout\)) # 
-- (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[20]~15_combout\))))) ) ) ) # ( \tdma_min|interfaces:2:interface|push[20]~15_combout\ & ( !\tdma_min|interfaces:0:interface|push[20]~15_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((\tdma_min|slots|count\(1))))) # (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[20]~15_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[20]~15_combout\))))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[20]~15_combout\ & ( !\tdma_min|interfaces:0:interface|push[20]~15_combout\ & ( (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[20]~15_combout\)) # 
-- (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[20]~15_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_push[20]~15_combout\,
	datac => \tdma_min|interfaces:3:interface|ALT_INV_push[20]~15_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(1),
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[20]~15_combout\,
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_push[20]~15_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[20]~8_combout\);

-- Location: FF_X37_Y54_N37
\tdma_min|interfaces:0:interface|recv.data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[20]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|recv.data\(20));

-- Location: LABCELL_X33_Y57_N33
\asp_adc|addr_0[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|addr_0[0]~0_combout\ = !\tdma_min|interfaces:0:interface|recv.data\(20)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|ALT_INV_recv.data\(20),
	combout => \asp_adc|addr_0[0]~0_combout\);

-- Location: FF_X33_Y57_N34
\asp_adc|addr_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|addr_0[0]~0_combout\,
	ena => \asp_adc|enable_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|addr_0\(0));

-- Location: MLABCELL_X34_Y57_N9
\asp_adc|addr_1[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|addr_1[0]~0_combout\ = ( !\tdma_min|interfaces:0:interface|recv.data\(20) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_recv.data\(20),
	combout => \asp_adc|addr_1[0]~0_combout\);

-- Location: FF_X34_Y57_N10
\asp_adc|addr_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|addr_1[0]~0_combout\,
	ena => \asp_adc|enable_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|addr_1\(0));

-- Location: MLABCELL_X34_Y57_N0
\asp_adc|send~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|send~2_combout\ = ( !\asp_adc|addr_0\(0) & ( \asp_adc|addr_1\(0) & ( (\asp_adc|Equal1~2_combout\ & \asp_adc|process_1~0_combout\) ) ) ) # ( \asp_adc|addr_0\(0) & ( !\asp_adc|addr_1\(0) & ( (\asp_adc|Equal2~2_combout\ & 
-- (!\asp_adc|process_1~0_combout\ & \asp_adc|process_1~1_combout\)) ) ) ) # ( !\asp_adc|addr_0\(0) & ( !\asp_adc|addr_1\(0) & ( (!\asp_adc|process_1~0_combout\ & (\asp_adc|Equal2~2_combout\ & ((\asp_adc|process_1~1_combout\)))) # 
-- (\asp_adc|process_1~0_combout\ & (((\asp_adc|Equal1~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010011000000000101000000000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_adc|ALT_INV_Equal2~2_combout\,
	datab => \asp_adc|ALT_INV_Equal1~2_combout\,
	datac => \asp_adc|ALT_INV_process_1~0_combout\,
	datad => \asp_adc|ALT_INV_process_1~1_combout\,
	datae => \asp_adc|ALT_INV_addr_0\(0),
	dataf => \asp_adc|ALT_INV_addr_1\(0),
	combout => \asp_adc|send~2_combout\);

-- Location: FF_X34_Y57_N1
\asp_adc|send.addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|send~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.addr\(0));

-- Location: FF_X39_Y54_N2
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: MLABCELL_X39_Y54_N0
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- \tdma_min|interfaces:0:interface|ack~1_combout\ & ( (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\) # ((!\tdma_min|interfaces:0:interface|ack~0_combout\) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38))) ) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( \tdma_min|interfaces:0:interface|ack~1_combout\ & 
-- ( (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\ & (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & \tdma_min|interfaces:0:interface|ack~0_combout\)) ) ) ) # ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( !\tdma_min|interfaces:0:interface|ack~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001000000010001111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~0_combout\,
	datae => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_ack~1_combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X33_Y53_N30
\tdma_min|interfaces:0:interface|push[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[16]~0_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) & ( \tdma_min|interfaces:0:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	combout => \tdma_min|interfaces:0:interface|push[16]~0_combout\);

-- Location: LABCELL_X33_Y53_N42
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[16]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[16]~4_combout\ = ( \tdma_min|interfaces:1:interface|push[16]~0_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[16]~0_combout\)) # 
-- (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:0:interface|push[16]~0_combout\))) ) ) ) # ( !\tdma_min|interfaces:1:interface|push[16]~0_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:2:interface|push[16]~0_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:0:interface|push[16]~0_combout\))) ) ) ) # ( \tdma_min|interfaces:1:interface|push[16]~0_combout\ & ( !\tdma_min|slots|count\(0) & ( 
-- (\tdma_min|interfaces:3:interface|push[16]~0_combout\) # (\tdma_min|slots|count\(1)) ) ) ) # ( !\tdma_min|interfaces:1:interface|push[16]~0_combout\ & ( !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & 
-- \tdma_min|interfaces:3:interface|push[16]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_push[16]~0_combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[16]~0_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[16]~0_combout\,
	datae => \tdma_min|interfaces:1:interface|ALT_INV_push[16]~0_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[16]~4_combout\);

-- Location: FF_X33_Y53_N43
\tdma_min|interfaces:3:interface|recv.data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[16]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(16));

-- Location: FF_X37_Y56_N2
\asp_dp|send.data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dp|send.data[1]~feeder_combout\,
	asdata => \asp_dp|Add1~17_sumout\,
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => \asp_dp|send.data[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(1));

-- Location: MLABCELL_X39_Y55_N0
\tdma_min|interfaces:3:interface|ack~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|ack~0_combout\ = ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- (\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datac => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	combout => \tdma_min|interfaces:3:interface|ack~0_combout\);

-- Location: MLABCELL_X39_Y56_N15
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:3:interface|ack~0_combout\ & ( (!\tdma_min|interfaces:3:interface|ack~1_combout\ & 
-- ((\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0)))) # (\tdma_min|interfaces:3:interface|ack~1_combout\ & (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\)) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|ack~0_combout\ & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100100010111011100010001011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datab => \tdma_min|interfaces:3:interface|ALT_INV_ack~1_combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_ack~0_combout\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X29_Y55_N0
\tdma_min|interfaces:3:interface|push[2]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[2]~18_combout\ = (\tdma_min|interfaces:3:interface|ack~combout\ & \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(2),
	combout => \tdma_min|interfaces:3:interface|push[2]~18_combout\);

-- Location: LABCELL_X29_Y55_N48
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~18_combout\ = ( \tdma_min|interfaces:0:interface|push[2]~18_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[2]~18_combout\)) # 
-- (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[2]~18_combout\))) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[2]~18_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[2]~18_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[2]~18_combout\))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[2]~18_combout\ & ( !\tdma_min|slots|count\(0) & ( 
-- (\tdma_min|interfaces:2:interface|push[2]~18_combout\) # (\tdma_min|slots|count\(1)) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[2]~18_combout\ & ( !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & 
-- \tdma_min|interfaces:2:interface|push[2]~18_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[2]~18_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:2:interface|ALT_INV_push[2]~18_combout\,
	datad => \tdma_min|interfaces:1:interface|ALT_INV_push[2]~18_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[2]~18_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~18_combout\);

-- Location: FF_X29_Y55_N49
\tdma_min|interfaces:2:interface|recv.data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[2]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(2));

-- Location: FF_X35_Y55_N40
\asp_example|send.data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(2),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(2));

-- Location: LABCELL_X35_Y57_N48
\tdma_min|interfaces:2:interface|push[19]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[19]~10_combout\ = (\tdma_min|interfaces:2:interface|ack~combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(19))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(19),
	combout => \tdma_min|interfaces:2:interface|push[19]~10_combout\);

-- Location: MLABCELL_X25_Y57_N54
\tdma_min|fabric|staging:0:stage|switches:0:switch|x[19]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|x[19]~11_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[19]~10_combout\ & ( (\tdma_min|interfaces:2:interface|push[19]~10_combout\) # (\tdma_min|slots|count\(0)) ) ) ) # 
-- ( !\tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[19]~10_combout\ & ( (!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:0:interface|push[19]~10_combout\))) # (\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:1:interface|push[19]~10_combout\)) ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[19]~10_combout\ & ( (!\tdma_min|slots|count\(0) & \tdma_min|interfaces:2:interface|push[19]~10_combout\) ) ) ) # ( 
-- !\tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[19]~10_combout\ & ( (!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:0:interface|push[19]~10_combout\))) # (\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:1:interface|push[19]~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000010100000101000010001101110110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_push[19]~10_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_push[19]~10_combout\,
	datad => \tdma_min|interfaces:0:interface|ALT_INV_push[19]~10_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[19]~10_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[19]~11_combout\);

-- Location: FF_X25_Y57_N55
\tdma_min|interfaces:0:interface|recv.data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|x[19]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|recv.data\(19));

-- Location: FF_X34_Y57_N56
\asp_adc|rate_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:0:interface|recv.data\(19),
	sload => VCC,
	ena => \asp_adc|enable_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|rate_1\(1));

-- Location: MLABCELL_X34_Y57_N54
\asp_adc|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Mux3~1_combout\ = ( \asp_adc|rate_1\(0) ) # ( !\asp_adc|rate_1\(0) & ( \asp_adc|rate_1\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_adc|ALT_INV_rate_1\(1),
	dataf => \asp_adc|ALT_INV_rate_1\(0),
	combout => \asp_adc|Mux3~1_combout\);

-- Location: FF_X34_Y57_N32
\asp_adc|tick_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|Add1~13_sumout\,
	asdata => \asp_adc|Mux3~1_combout\,
	sload => \asp_adc|Equal2~2_combout\,
	ena => \asp_adc|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|tick_1\(0));

-- Location: MLABCELL_X34_Y57_N33
\asp_adc|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Add1~17_sumout\ = SUM(( \asp_adc|tick_1\(1) ) + ( VCC ) + ( \asp_adc|Add1~14\ ))
-- \asp_adc|Add1~18\ = CARRY(( \asp_adc|tick_1\(1) ) + ( VCC ) + ( \asp_adc|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_adc|ALT_INV_tick_1\(1),
	cin => \asp_adc|Add1~14\,
	sumout => \asp_adc|Add1~17_sumout\,
	cout => \asp_adc|Add1~18\);

-- Location: FF_X34_Y57_N35
\asp_adc|tick_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|Add1~17_sumout\,
	asdata => \asp_adc|Mux3~1_combout\,
	sload => \asp_adc|Equal2~2_combout\,
	ena => \asp_adc|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|tick_1\(1));

-- Location: MLABCELL_X34_Y57_N36
\asp_adc|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Add1~21_sumout\ = SUM(( \asp_adc|tick_1\(2) ) + ( VCC ) + ( \asp_adc|Add1~18\ ))
-- \asp_adc|Add1~22\ = CARRY(( \asp_adc|tick_1\(2) ) + ( VCC ) + ( \asp_adc|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_adc|ALT_INV_tick_1\(2),
	cin => \asp_adc|Add1~18\,
	sumout => \asp_adc|Add1~21_sumout\,
	cout => \asp_adc|Add1~22\);

-- Location: FF_X34_Y57_N38
\asp_adc|tick_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|Add1~21_sumout\,
	asdata => \asp_adc|rate_1\(1),
	sload => \asp_adc|Equal2~2_combout\,
	ena => \asp_adc|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|tick_1\(2));

-- Location: MLABCELL_X34_Y57_N39
\asp_adc|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Add1~25_sumout\ = SUM(( \asp_adc|tick_1\(3) ) + ( VCC ) + ( \asp_adc|Add1~22\ ))
-- \asp_adc|Add1~26\ = CARRY(( \asp_adc|tick_1\(3) ) + ( VCC ) + ( \asp_adc|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_adc|ALT_INV_tick_1\(3),
	cin => \asp_adc|Add1~22\,
	sumout => \asp_adc|Add1~25_sumout\,
	cout => \asp_adc|Add1~26\);

-- Location: FF_X34_Y57_N41
\asp_adc|tick_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|Add1~25_sumout\,
	asdata => \asp_adc|rate_1\(1),
	sload => \asp_adc|Equal2~2_combout\,
	ena => \asp_adc|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|tick_1\(3));

-- Location: FF_X34_Y57_N44
\asp_adc|tick_1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|Add1~29_sumout\,
	asdata => \asp_adc|Mux3~0_combout\,
	sload => \asp_adc|Equal2~2_combout\,
	ena => \asp_adc|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|tick_1\(4));

-- Location: MLABCELL_X34_Y57_N18
\asp_adc|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|Equal2~1_combout\ = ( !\asp_adc|tick_1\(3) & ( !\asp_adc|tick_1\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_adc|ALT_INV_tick_1\(4),
	dataf => \asp_adc|ALT_INV_tick_1\(3),
	combout => \asp_adc|Equal2~1_combout\);

-- Location: LABCELL_X33_Y57_N48
\asp_adc|send.data[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_adc|send.data[2]~0_combout\ = ( \asp_adc|process_1~1_combout\ & ( \asp_adc|Equal2~0_combout\ & ( (!\asp_adc|process_1~0_combout\ & (!\asp_adc|Equal2~1_combout\)) # (\asp_adc|process_1~0_combout\ & (((!\asp_adc|Equal1~1_combout\) # 
-- (!\asp_adc|Equal1~0_combout\)))) ) ) ) # ( !\asp_adc|process_1~1_combout\ & ( \asp_adc|Equal2~0_combout\ & ( (!\asp_adc|Equal1~1_combout\) # ((!\asp_adc|Equal1~0_combout\) # (!\asp_adc|process_1~0_combout\)) ) ) ) # ( \asp_adc|process_1~1_combout\ & ( 
-- !\asp_adc|Equal2~0_combout\ & ( (!\asp_adc|Equal1~1_combout\) # ((!\asp_adc|Equal1~0_combout\) # (!\asp_adc|process_1~0_combout\)) ) ) ) # ( !\asp_adc|process_1~1_combout\ & ( !\asp_adc|Equal2~0_combout\ & ( (!\asp_adc|Equal1~1_combout\) # 
-- ((!\asp_adc|Equal1~0_combout\) # (!\asp_adc|process_1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111100111111111111110011111111111111001010101011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_adc|ALT_INV_Equal2~1_combout\,
	datab => \asp_adc|ALT_INV_Equal1~1_combout\,
	datac => \asp_adc|ALT_INV_Equal1~0_combout\,
	datad => \asp_adc|ALT_INV_process_1~0_combout\,
	datae => \asp_adc|ALT_INV_process_1~1_combout\,
	dataf => \asp_adc|ALT_INV_Equal2~0_combout\,
	combout => \asp_adc|send.data[2]~0_combout\);

-- Location: FF_X33_Y54_N58
\asp_adc|send.data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_adc|send.data[0]~feeder_combout\,
	sclr => \asp_adc|send.data[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_adc|send.data\(0));

-- Location: LABCELL_X29_Y54_N0
\tdma_min|interfaces:0:interface|ack~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|ack~1_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & 
-- (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) $ (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) 
-- $ (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000100000000100000000001000000001000000100000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	combout => \tdma_min|interfaces:0:interface|ack~1_combout\);

-- Location: MLABCELL_X39_Y54_N27
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\ = ( \tdma_min|interfaces:0:interface|ack~0_combout\ & ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ 
-- (((!\tdma_min|interfaces:0:interface|ack~1_combout\) # (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38)))) ) ) # ( !\tdma_min|interfaces:0:interface|ack~0_combout\ & ( 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101100101011001010110010101100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_ack~1_combout\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_ack~0_combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\);

-- Location: FF_X28_Y54_N2
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: MLABCELL_X28_Y54_N3
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: FF_X28_Y54_N5
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: MLABCELL_X28_Y54_N6
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X28_Y54_N8
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: MLABCELL_X28_Y54_N9
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X28_Y54_N11
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: MLABCELL_X28_Y54_N12
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X28_Y54_N13
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: MLABCELL_X28_Y54_N15
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X28_Y54_N17
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: MLABCELL_X28_Y54_N18
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X28_Y54_N20
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: MLABCELL_X28_Y54_N21
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

-- Location: FF_X28_Y54_N23
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: MLABCELL_X28_Y54_N57
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\);

-- Location: MLABCELL_X28_Y54_N24
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\);

-- Location: LABCELL_X27_Y54_N30
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ = ( !\tdma_min|interfaces:0:interface|ack~combout\ & ( 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ & 
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\))) # (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111111000000011111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~3_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\);

-- Location: FF_X27_Y54_N32
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\);

-- Location: LABCELL_X27_Y54_N39
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ = ( \asp_adc|send.data\(31) & ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	dataf => \asp_adc|ALT_INV_send.data\(31),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\);

-- Location: MLABCELL_X28_Y54_N54
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ = ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\);

-- Location: MLABCELL_X28_Y54_N27
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ & ( 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\);

-- Location: FF_X27_Y54_N17
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LABCELL_X27_Y54_N54
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((!\tdma_min|interfaces:0:interface|ack~combout\ & ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\))) # 
-- (\tdma_min|interfaces:0:interface|ack~combout\ & (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\)))) # (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- ((!\tdma_min|interfaces:0:interface|ack~combout\) # ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\)))) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((!\tdma_min|interfaces:0:interface|ack~combout\ & 
-- ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\))) # (\tdma_min|interfaces:0:interface|ack~combout\ & (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\)))) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (\tdma_min|interfaces:0:interface|ack~combout\ & ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010011011000000101001101101000110110111110100011011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: FF_X27_Y54_N55
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: LABCELL_X27_Y54_N12
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (!\tdma_min|interfaces:0:interface|ack~combout\ & \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\)) # 
-- (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((!\tdma_min|interfaces:0:interface|ack~combout\) # (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\))) ) ) 
-- # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ (!\tdma_min|interfaces:0:interface|ack~combout\)) 
-- # (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011011111111011001101111111101000100110111010100010011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: FF_X27_Y54_N13
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\);

-- Location: LABCELL_X27_Y54_N15
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((!\tdma_min|interfaces:0:interface|ack~combout\ & ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) # 
-- (\tdma_min|interfaces:0:interface|ack~combout\ & (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\)))) # (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- (\tdma_min|interfaces:0:interface|ack~combout\ & ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)))) ) ) # ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & 
-- ( (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((!\tdma_min|interfaces:0:interface|ack~combout\ & ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\))) # 
-- (\tdma_min|interfaces:0:interface|ack~combout\ & (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\)))) # (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- ((!\tdma_min|interfaces:0:interface|ack~combout\) # ((\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011011011111010001101101111100000010100110110000001010011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: LABCELL_X27_Y54_N57
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ & ( 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_will_be_1~0_combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~0_combout\,
	combout => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: FF_X27_Y54_N58
\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: LABCELL_X29_Y54_N24
\tdma_min|interfaces:0:interface|ack~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|ack~0_combout\ = ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36) & 
-- (!\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & (\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & 
-- !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datab => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	datac => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	combout => \tdma_min|interfaces:0:interface|ack~0_combout\);

-- Location: LABCELL_X29_Y54_N3
\tdma_min|interfaces:0:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|ack~combout\ = ( !\tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & ( (\tdma_min|interfaces:0:interface|ack~0_combout\ & \tdma_min|interfaces:0:interface|ack~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~0_combout\,
	datad => \tdma_min|interfaces:0:interface|ALT_INV_ack~1_combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	combout => \tdma_min|interfaces:0:interface|ack~combout\);

-- Location: LABCELL_X37_Y54_N42
\tdma_min|interfaces:0:interface|push[1]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:0:interface|push[1]~26_combout\ = ( \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) & ( \tdma_min|interfaces:0:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:0:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:0:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(1),
	combout => \tdma_min|interfaces:0:interface|push[1]~26_combout\);

-- Location: LABCELL_X37_Y54_N48
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~26_combout\ = ( \tdma_min|interfaces:2:interface|push[1]~26_combout\ & ( \tdma_min|interfaces:1:interface|push[1]~26_combout\ & ( (!\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count\(1))) # 
-- (\tdma_min|interfaces:0:interface|push[1]~26_combout\))) # (\tdma_min|slots|count\(0) & (((\tdma_min|interfaces:3:interface|push[1]~26_combout\) # (\tdma_min|slots|count\(1))))) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[1]~26_combout\ & ( 
-- \tdma_min|interfaces:1:interface|push[1]~26_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[1]~26_combout\ & (\tdma_min|slots|count\(1)))) # (\tdma_min|slots|count\(0) & 
-- (((\tdma_min|interfaces:3:interface|push[1]~26_combout\) # (\tdma_min|slots|count\(1))))) ) ) ) # ( \tdma_min|interfaces:2:interface|push[1]~26_combout\ & ( !\tdma_min|interfaces:1:interface|push[1]~26_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((!\tdma_min|slots|count\(1))) # (\tdma_min|interfaces:0:interface|push[1]~26_combout\))) # (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count\(1) & \tdma_min|interfaces:3:interface|push[1]~26_combout\)))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[1]~26_combout\ & ( !\tdma_min|interfaces:1:interface|push[1]~26_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[1]~26_combout\ & (\tdma_min|slots|count\(1)))) # 
-- (\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count\(1) & \tdma_min|interfaces:3:interface|push[1]~26_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[1]~26_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[1]~26_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[1]~26_combout\,
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_push[1]~26_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~26_combout\);

-- Location: FF_X37_Y54_N49
\tdma_min|interfaces:2:interface|recv.data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[1]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(1));

-- Location: FF_X37_Y54_N52
\asp_example|send.data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(1),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(1));

-- Location: MLABCELL_X39_Y52_N0
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0) ) + ( VCC ) + ( 
-- !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X39_Y52_N3
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\);

-- Location: MLABCELL_X39_Y52_N6
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\);

-- Location: FF_X39_Y52_N8
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2));

-- Location: MLABCELL_X39_Y52_N9
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\);

-- Location: FF_X39_Y52_N11
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3));

-- Location: MLABCELL_X39_Y52_N12
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\);

-- Location: FF_X39_Y52_N13
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4));

-- Location: MLABCELL_X39_Y52_N15
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\);

-- Location: FF_X39_Y52_N17
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5));

-- Location: MLABCELL_X39_Y52_N18
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ = CARRY(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	cout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\);

-- Location: FF_X39_Y52_N20
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6));

-- Location: MLABCELL_X39_Y52_N21
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\ = SUM(( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) ) + ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ ) + ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	cin => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~COUT\,
	sumout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\);

-- Location: FF_X39_Y52_N23
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7));

-- Location: MLABCELL_X39_Y52_N27
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & \asp_example|send.data\(31)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datad => \asp_example|ALT_INV_send.data\(31),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\);

-- Location: MLABCELL_X39_Y52_N54
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\);

-- Location: LABCELL_X37_Y53_N18
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( \tdma_min|interfaces:2:interface|ack~1_combout\ & ( 
-- !\tdma_min|interfaces:2:interface|ack~0_combout\ ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( \tdma_min|interfaces:2:interface|ack~1_combout\ & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ & !\tdma_min|interfaces:2:interface|ack~0_combout\))) ) ) ) # ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( 
-- !\tdma_min|interfaces:2:interface|ack~1_combout\ ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( !\tdma_min|interfaces:2:interface|ack~1_combout\ & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~1_combout\ & 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001111111111111111100000001000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~1_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~2_combout\,
	datad => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\);

-- Location: FF_X37_Y53_N19
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\);

-- Location: LABCELL_X37_Y53_N24
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\ = ( \tdma_min|interfaces:2:interface|ack~0_combout\ & ( !\tdma_min|interfaces:2:interface|ack~1_combout\ $ (((!\asp_example|send.data\(31)) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\))) ) ) # ( !\tdma_min|interfaces:2:interface|ack~0_combout\ & ( (\asp_example|send.data\(31) & 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001001011010010110100101101001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_send.data\(31),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\);

-- Location: FF_X39_Y52_N2
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0));

-- Location: FF_X39_Y52_N5
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout\,
	ena => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1));

-- Location: MLABCELL_X39_Y52_N24
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ = ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(4) & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(7) & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(5) & 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(7),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(5),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(6),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(4),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\);

-- Location: MLABCELL_X39_Y52_N57
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ = ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(3) & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(1) & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(2) & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(1),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(2),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~6_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(0),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter|ALT_INV_counter_reg_bit\(3),
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\);

-- Location: LABCELL_X37_Y53_N48
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\tdma_min|interfaces:2:interface|ack~1_combout\) # (((!\tdma_min|interfaces:2:interface|ack~0_combout\) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\)) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)) # (\tdma_min|interfaces:2:interface|ack~1_combout\ & ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ & \tdma_min|interfaces:2:interface|ack~0_combout\)) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- ((!\tdma_min|interfaces:2:interface|ack~0_combout\))))) ) ) ) # ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (!\tdma_min|interfaces:2:interface|ack~1_combout\ & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)) # 
-- (\tdma_min|interfaces:2:interface|ack~1_combout\ & ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((!\tdma_min|interfaces:2:interface|ack~0_combout\) # 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\))) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ((\tdma_min|interfaces:2:interface|ack~0_combout\))))) ) ) 
-- ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\ & ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (\tdma_min|interfaces:2:interface|ack~1_combout\ 
-- & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ & \tdma_min|interfaces:2:interface|ack~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100110011001001110100110011001001101111111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV__~7_combout\,
	datad => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\);

-- Location: FF_X37_Y53_N50
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\);

-- Location: LABCELL_X37_Y53_N36
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( \tdma_min|interfaces:2:interface|ack~0_combout\ 
-- & ( (!\tdma_min|interfaces:2:interface|ack~1_combout\ & ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # 
-- ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\)))) # (\tdma_min|interfaces:2:interface|ack~1_combout\ & (((\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\)) 
-- # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\))) ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- \tdma_min|interfaces:2:interface|ack~0_combout\ & ( (!\tdma_min|interfaces:2:interface|ack~1_combout\ & (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\)))) # (\tdma_min|interfaces:2:interface|ack~1_combout\ & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_2_dff~q\))) ) ) ) # ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( 
-- !\tdma_min|interfaces:2:interface|ack~0_combout\ & ( (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\) ) 
-- ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( !\tdma_min|interfaces:2:interface|ack~0_combout\ & ( 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000111111111100110000100110000001001011111110011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_2_dff~q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\);

-- Location: FF_X37_Y53_N38
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_will_be_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\);

-- Location: LABCELL_X37_Y53_N42
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( (!\tdma_min|interfaces:2:interface|ack~1_combout\) # ((!\tdma_min|interfaces:2:interface|ack~0_combout\) # 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)) ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( (\tdma_min|interfaces:2:interface|ack~1_combout\ & (\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\)) ) ) ) # ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( (!\tdma_min|interfaces:2:interface|ack~1_combout\) # ((!\tdma_min|interfaces:2:interface|ack~0_combout\) # 
-- ((!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\) # (\asp_example|send.data\(31)))) ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( (!\tdma_min|interfaces:2:interface|ack~1_combout\ & (((\asp_example|send.data\(31))))) # (\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- ((!\tdma_min|interfaces:2:interface|ack~0_combout\ & ((\asp_example|send.data\(31)))) # (\tdma_min|interfaces:2:interface|ack~0_combout\ & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & 
-- !\asp_example|send.data\(31))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011101110111111101111111100010000000100001111111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	datad => \asp_example|ALT_INV_send.data\(31),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\);

-- Location: FF_X37_Y53_N44
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\);

-- Location: LABCELL_X37_Y53_N15
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ((!\tdma_min|interfaces:2:interface|ack~1_combout\) # 
-- (!\tdma_min|interfaces:2:interface|ack~0_combout\))) ) ) ) # ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ & ((!\tdma_min|interfaces:2:interface|ack~1_combout\) # 
-- (!\tdma_min|interfaces:2:interface|ack~0_combout\))) ) ) ) # ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\ ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ & ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_1_dff~q\ & ( ((\tdma_min|interfaces:2:interface|ack~1_combout\ & 
-- \tdma_min|interfaces:2:interface|ack~0_combout\)) # (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|usedw_is_0_dff~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001100110011001100110010001100100011001000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_0_dff~q\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_valid_wreq~combout\,
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_usedw_is_1_dff~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\);

-- Location: FF_X37_Y53_N16
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\);

-- Location: MLABCELL_X39_Y55_N6
\tdma_min|interfaces:2:interface|ack~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|ack~0_combout\ = ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(38) & ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(34) & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(37) & (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(35) & 
-- (\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|empty_dff~q\ & !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(36)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(37),
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(35),
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_empty_dff~q\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(36),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(38),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(34),
	combout => \tdma_min|interfaces:2:interface|ack~0_combout\);

-- Location: FF_X37_Y55_N11
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0));

-- Location: LABCELL_X37_Y55_N9
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( 
-- \tdma_min|interfaces:2:interface|ack~1_combout\ & ( (!\tdma_min|interfaces:2:interface|ack~0_combout\) # (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( \tdma_min|interfaces:2:interface|ack~1_combout\ & ( (\tdma_min|interfaces:2:interface|ack~0_combout\ & 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_lsb~q\) ) ) ) # ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|low_addressa\(0) & ( !\tdma_min|interfaces:2:interface|ack~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101000000001111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_rd_ptr_lsb~q\,
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_low_addressa\(0),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ram_read_address[0]~0_combout\);

-- Location: LABCELL_X30_Y55_N9
\tdma_min|interfaces:2:interface|push[31]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[31]~4_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(31),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[31]~4_combout\);

-- Location: LABCELL_X30_Y55_N48
\tdma_min|fabric|staging:0:stage|switches:1:switch|y[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|y[31]~0_combout\ = ( \tdma_min|interfaces:0:interface|push[31]~4_combout\ & ( \tdma_min|interfaces:3:interface|push[31]~4_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1)) # 
-- ((\tdma_min|interfaces:1:interface|push[31]~4_combout\)))) # (\tdma_min|slots|count\(0) & (((\tdma_min|interfaces:2:interface|push[31]~4_combout\)) # (\tdma_min|slots|count\(1)))) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[31]~4_combout\ & ( 
-- \tdma_min|interfaces:3:interface|push[31]~4_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1)) # ((\tdma_min|interfaces:1:interface|push[31]~4_combout\)))) # (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:2:interface|push[31]~4_combout\)))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[31]~4_combout\ & ( !\tdma_min|interfaces:3:interface|push[31]~4_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|push[31]~4_combout\))) # (\tdma_min|slots|count\(0) & (((\tdma_min|interfaces:2:interface|push[31]~4_combout\)) # (\tdma_min|slots|count\(1)))) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[31]~4_combout\ & ( 
-- !\tdma_min|interfaces:3:interface|push[31]~4_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[31]~4_combout\))) # (\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:2:interface|push[31]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[31]~4_combout\,
	datad => \tdma_min|interfaces:2:interface|ALT_INV_push[31]~4_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[31]~4_combout\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[31]~4_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[31]~0_combout\);

-- Location: FF_X30_Y55_N49
\tdma_min|interfaces:3:interface|recv.data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|y[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:3:interface|recv.data\(31));

-- Location: FF_X30_Y56_N35
\asp_dp|send.data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:3:interface|recv.data\(31),
	sclr => \asp_dp|ALT_INV_Equal0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dp|send.data\(31));

-- Location: LABCELL_X33_Y56_N33
\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ = ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~DUPLICATE_q\ & ( \asp_dp|send.data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_dp|ALT_INV_send.data\(31),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~DUPLICATE_q\,
	combout => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\);

-- Location: MLABCELL_X34_Y54_N6
\tdma_min|interfaces:3:interface|ack~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|ack~1_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- (!\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & !\tdma_min|slots|count\(1))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (!\tdma_min|slots|count\(0) & 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & \tdma_min|slots|count\(1))) ) ) ) # ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( 
-- !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (\tdma_min|slots|count\(0) & (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & !\tdma_min|slots|count\(1))) 
-- ) ) ) # ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( !\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( (\tdma_min|slots|count\(0) & 
-- (!\tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & \tdma_min|slots|count\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100010000000100000000001000000010001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datae => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	combout => \tdma_min|interfaces:3:interface|ack~1_combout\);

-- Location: MLABCELL_X34_Y54_N15
\tdma_min|interfaces:3:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|ack~combout\ = ( \tdma_min|interfaces:3:interface|ack~0_combout\ & ( \tdma_min|interfaces:3:interface|ack~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~1_combout\,
	datae => \tdma_min|interfaces:3:interface|ALT_INV_ack~0_combout\,
	combout => \tdma_min|interfaces:3:interface|ack~combout\);

-- Location: LABCELL_X31_Y55_N51
\tdma_min|interfaces:3:interface|push[0]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:3:interface|push[0]~27_combout\ = ( \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) & ( \tdma_min|interfaces:3:interface|ack~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:3:interface|ALT_INV_ack~combout\,
	dataf => \tdma_min|interfaces:3:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(0),
	combout => \tdma_min|interfaces:3:interface|push[0]~27_combout\);

-- Location: LABCELL_X31_Y55_N36
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~27_combout\ = ( \tdma_min|interfaces:0:interface|push[0]~27_combout\ & ( \tdma_min|interfaces:2:interface|push[0]~27_combout\ & ( (!\tdma_min|slots|count\(0)) # ((!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[0]~27_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[0]~27_combout\)))) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[0]~27_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[0]~27_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:3:interface|push[0]~27_combout\))) # (\tdma_min|slots|count\(1) & 
-- (((\tdma_min|interfaces:1:interface|push[0]~27_combout\ & \tdma_min|slots|count\(0))))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[0]~27_combout\ & ( !\tdma_min|interfaces:2:interface|push[0]~27_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[0]~27_combout\ & ((\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:1:interface|push[0]~27_combout\)))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[0]~27_combout\ & ( !\tdma_min|interfaces:2:interface|push[0]~27_combout\ & ( (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[0]~27_combout\)) # 
-- (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[0]~27_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[0]~27_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[0]~27_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[0]~27_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[0]~27_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~27_combout\);

-- Location: FF_X31_Y55_N38
\tdma_min|interfaces:2:interface|recv.data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[0]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(0));

-- Location: FF_X30_Y55_N52
\asp_example|send.data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(0),
	sclr => \asp_example|ALT_INV_send~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(0));

-- Location: MLABCELL_X39_Y55_N42
\tdma_min|interfaces:2:interface|ack~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|ack~1_combout\ = ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & (!\tdma_min|slots|count\(1) & \tdma_min|slots|count\(0))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & (\tdma_min|slots|count\(1) & \tdma_min|slots|count\(0))) ) ) ) # ( 
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & (!\tdma_min|slots|count\(1) & !\tdma_min|slots|count\(0))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(33) & ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(32) & ( 
-- (!\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(39) & (\tdma_min|slots|count\(1) & !\tdma_min|slots|count\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000100000001000000000000010000000100000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(39),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(33),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(32),
	combout => \tdma_min|interfaces:2:interface|ack~1_combout\);

-- Location: MLABCELL_X39_Y55_N51
\tdma_min|interfaces:2:interface|ack\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|ack~combout\ = ( \tdma_min|interfaces:2:interface|ack~0_combout\ & ( \tdma_min|interfaces:2:interface|ack~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \tdma_min|interfaces:2:interface|ALT_INV_ack~1_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~0_combout\,
	combout => \tdma_min|interfaces:2:interface|ack~combout\);

-- Location: LABCELL_X33_Y55_N51
\tdma_min|interfaces:2:interface|push[30]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[30]~3_combout\ = (\tdma_min|interfaces:2:interface|ack~combout\ & \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(30))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	datac => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(30),
	combout => \tdma_min|interfaces:2:interface|push[30]~3_combout\);

-- Location: LABCELL_X33_Y55_N36
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~4_combout\ = ( \tdma_min|interfaces:1:interface|push[30]~3_combout\ & ( \tdma_min|slots|count\(0) & ( (\tdma_min|interfaces:3:interface|push[30]~3_combout\) # (\tdma_min|slots|count\(1)) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|push[30]~3_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & \tdma_min|interfaces:3:interface|push[30]~3_combout\) ) ) ) # ( \tdma_min|interfaces:1:interface|push[30]~3_combout\ & ( 
-- !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[30]~3_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:0:interface|push[30]~3_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:1:interface|push[30]~3_combout\ & ( !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[30]~3_combout\)) # (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:0:interface|push[30]~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_push[30]~3_combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[30]~3_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[30]~3_combout\,
	datae => \tdma_min|interfaces:1:interface|ALT_INV_push[30]~3_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~4_combout\);

-- Location: FF_X33_Y55_N37
\tdma_min|interfaces:2:interface|recv.data[30]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[30]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data[30]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y55_N30
\tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~0_combout\ = ( \tdma_min|interfaces:0:interface|push[31]~4_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[31]~4_combout\)) # 
-- (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[31]~4_combout\))) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[31]~4_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[31]~4_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[31]~4_combout\))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[31]~4_combout\ & ( !\tdma_min|slots|count\(0) & ( 
-- (\tdma_min|interfaces:2:interface|push[31]~4_combout\) # (\tdma_min|slots|count\(1)) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[31]~4_combout\ & ( !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & 
-- \tdma_min|interfaces:2:interface|push[31]~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[31]~4_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[31]~4_combout\,
	datad => \tdma_min|interfaces:2:interface|ALT_INV_push[31]~4_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[31]~4_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~0_combout\);

-- Location: FF_X30_Y55_N31
\tdma_min|interfaces:2:interface|recv.data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(31));

-- Location: LABCELL_X33_Y53_N0
\asp_example|send~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|send~0_combout\ = ( \tdma_min|interfaces:2:interface|recv.data\(31) & ( (!\tdma_min|interfaces:2:interface|recv.data[30]~DUPLICATE_q\ & (!\tdma_min|interfaces:2:interface|recv.data\(28) & !\tdma_min|interfaces:2:interface|recv.data\(29))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_recv.data[30]~DUPLICATE_q\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(28),
	datad => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(29),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(31),
	combout => \asp_example|send~0_combout\);

-- Location: FF_X33_Y53_N50
\tdma_min|interfaces:2:interface|recv.data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:1:switch|x[16]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:2:interface|recv.data\(16));

-- Location: LABCELL_X33_Y53_N39
\asp_example|send~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|send~1_combout\ = ( \tdma_min|interfaces:2:interface|recv.data\(16) & ( (\KEY[1]~input_o\ & \asp_example|send~0_combout\) ) ) # ( !\tdma_min|interfaces:2:interface|recv.data\(16) & ( (\KEY[2]~input_o\ & \asp_example|send~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	datac => \ALT_INV_KEY[2]~input_o\,
	datad => \asp_example|ALT_INV_send~0_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_recv.data\(16),
	combout => \asp_example|send~1_combout\);

-- Location: FF_X36_Y53_N44
\asp_example|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Selector1~0_combout\,
	asdata => \asp_example|state~1_combout\,
	sload => \asp_example|send~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|state\(2));

-- Location: LABCELL_X37_Y53_N6
\asp_example|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Selector2~0_combout\ = ( \asp_example|state\(1) & ( \asp_example|state\(2) & ( (((!\KEY[0]~input_o\ & \asp_example|edge~q\)) # (\asp_example|state\(3))) # (\asp_example|state\(0)) ) ) ) # ( !\asp_example|state\(1) & ( \asp_example|state\(2) & 
-- ( (!\asp_example|state\(0) & (!\asp_example|state\(3) $ (((!\KEY[0]~input_o\ & \asp_example|edge~q\))))) # (\asp_example|state\(0) & (!\KEY[0]~input_o\ & ((\asp_example|edge~q\)))) ) ) ) # ( \asp_example|state\(1) & ( !\asp_example|state\(2) & ( 
-- ((\asp_example|state\(0) & ((!\asp_example|edge~q\) # (\KEY[0]~input_o\)))) # (\asp_example|state\(3)) ) ) ) # ( !\asp_example|state\(1) & ( !\asp_example|state\(2) & ( (\asp_example|state\(3) & ((!\asp_example|state\(0)) # ((!\KEY[0]~input_o\ & 
-- \asp_example|edge~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001110010111110001111110100000011011000101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_state\(0),
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \asp_example|ALT_INV_state\(3),
	datad => \asp_example|ALT_INV_edge~q\,
	datae => \asp_example|ALT_INV_state\(1),
	dataf => \asp_example|ALT_INV_state\(2),
	combout => \asp_example|Selector2~0_combout\);

-- Location: LABCELL_X37_Y53_N57
\asp_example|state~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|state~2_combout\ = ( \asp_example|state\(1) & ( (!\asp_example|edge~q\) # (\KEY[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_example|ALT_INV_edge~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \asp_example|ALT_INV_state\(1),
	combout => \asp_example|state~2_combout\);

-- Location: FF_X37_Y53_N8
\asp_example|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Selector2~0_combout\,
	asdata => \asp_example|state~2_combout\,
	sload => \asp_example|send~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|state\(1));

-- Location: LABCELL_X36_Y53_N36
\asp_example|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Selector0~0_combout\ = ( \asp_example|state\(3) & ( \asp_example|edge~q\ & ( (\KEY[0]~input_o\ & (((\asp_example|state\(2)) # (\asp_example|state\(1))) # (\asp_example|state\(0)))) ) ) ) # ( !\asp_example|state\(3) & ( \asp_example|edge~q\ & 
-- ( (!\KEY[0]~input_o\ & ((!\asp_example|state\(2)) # ((!\asp_example|state\(0) & !\asp_example|state\(1))))) ) ) ) # ( \asp_example|state\(3) & ( !\asp_example|edge~q\ & ( ((\asp_example|state\(2)) # (\asp_example|state\(1))) # (\asp_example|state\(0)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111111111111110101010100000000001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \asp_example|ALT_INV_state\(0),
	datac => \asp_example|ALT_INV_state\(1),
	datad => \asp_example|ALT_INV_state\(2),
	datae => \asp_example|ALT_INV_state\(3),
	dataf => \asp_example|ALT_INV_edge~q\,
	combout => \asp_example|Selector0~0_combout\);

-- Location: LABCELL_X36_Y53_N48
\asp_example|state~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|state~0_combout\ = ( \asp_example|state\(1) & ( \asp_example|edge~q\ & ( (!\KEY[0]~input_o\ & (!\asp_example|state\(2) & !\asp_example|state\(3))) # (\KEY[0]~input_o\ & ((\asp_example|state\(3)))) ) ) ) # ( !\asp_example|state\(1) & ( 
-- \asp_example|edge~q\ & ( (!\KEY[0]~input_o\ & (!\asp_example|state\(3) & ((!\asp_example|state\(2)) # (!\asp_example|state\(0))))) # (\KEY[0]~input_o\ & (((\asp_example|state\(3))))) ) ) ) # ( \asp_example|state\(1) & ( !\asp_example|edge~q\ & ( 
-- \asp_example|state\(3) ) ) ) # ( !\asp_example|state\(1) & ( !\asp_example|edge~q\ & ( \asp_example|state\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111110100101100001011000010110000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \asp_example|ALT_INV_state\(2),
	datac => \asp_example|ALT_INV_state\(3),
	datad => \asp_example|ALT_INV_state\(0),
	datae => \asp_example|ALT_INV_state\(1),
	dataf => \asp_example|ALT_INV_edge~q\,
	combout => \asp_example|state~0_combout\);

-- Location: FF_X36_Y53_N38
\asp_example|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Selector0~0_combout\,
	asdata => \asp_example|state~0_combout\,
	sload => \asp_example|send~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|state\(3));

-- Location: LABCELL_X36_Y53_N18
\asp_example|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Selector3~0_combout\ = ( \asp_example|state\(0) & ( \asp_example|edge~q\ & ( (!\KEY[0]~input_o\ & (((\asp_example|state\(2))) # (\asp_example|state\(3)))) # (\KEY[0]~input_o\ & ((!\asp_example|state\(1) & ((\asp_example|state\(2)))) # 
-- (\asp_example|state\(1) & (\asp_example|state\(3))))) ) ) ) # ( !\asp_example|state\(0) & ( \asp_example|edge~q\ & ( (!\KEY[0]~input_o\ & (((\asp_example|state\(1) & \asp_example|state\(2))) # (\asp_example|state\(3)))) # (\KEY[0]~input_o\ & 
-- (!\asp_example|state\(3) $ (((!\asp_example|state\(1) & !\asp_example|state\(2)))))) ) ) ) # ( \asp_example|state\(0) & ( !\asp_example|edge~q\ & ( (!\asp_example|state\(1) & ((\asp_example|state\(2)))) # (\asp_example|state\(1) & 
-- (\asp_example|state\(3))) ) ) ) # ( !\asp_example|state\(0) & ( !\asp_example|edge~q\ & ( !\asp_example|state\(3) $ (((!\asp_example|state\(1) & !\asp_example|state\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010101010000100011101110101010110011110100101000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_state\(3),
	datab => \asp_example|ALT_INV_state\(1),
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \asp_example|ALT_INV_state\(2),
	datae => \asp_example|ALT_INV_state\(0),
	dataf => \asp_example|ALT_INV_edge~q\,
	combout => \asp_example|Selector3~0_combout\);

-- Location: LABCELL_X36_Y53_N9
\asp_example|state~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|state~3_combout\ = ( \asp_example|state\(1) & ( \KEY[0]~input_o\ & ( \asp_example|state\(0) ) ) ) # ( !\asp_example|state\(1) & ( \KEY[0]~input_o\ & ( \asp_example|state\(0) ) ) ) # ( \asp_example|state\(1) & ( !\KEY[0]~input_o\ & ( 
-- (!\asp_example|edge~q\ & (((\asp_example|state\(0))))) # (\asp_example|edge~q\ & (!\asp_example|state\(3) & (!\asp_example|state\(2)))) ) ) ) # ( !\asp_example|state\(1) & ( !\KEY[0]~input_o\ & ( (!\asp_example|edge~q\ & (((\asp_example|state\(0))))) # 
-- (\asp_example|edge~q\ & (!\asp_example|state\(3) & ((!\asp_example|state\(2)) # (!\asp_example|state\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001011101100001000001110110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_state\(3),
	datab => \asp_example|ALT_INV_edge~q\,
	datac => \asp_example|ALT_INV_state\(2),
	datad => \asp_example|ALT_INV_state\(0),
	datae => \asp_example|ALT_INV_state\(1),
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \asp_example|state~3_combout\);

-- Location: FF_X36_Y53_N20
\asp_example|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Selector3~0_combout\,
	asdata => \asp_example|state~3_combout\,
	sload => \asp_example|send~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|state\(0));

-- Location: LABCELL_X33_Y53_N6
\asp_example|WideNor0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|WideNor0~0_combout\ = ( \asp_example|state\(2) & ( \asp_example|state\(1) & ( (!\asp_example|state\(3)) # ((\asp_example|edge~q\ & !\KEY[0]~input_o\)) ) ) ) # ( !\asp_example|state\(2) & ( \asp_example|state\(1) & ( (!\asp_example|state\(3)) 
-- # ((\asp_example|edge~q\ & !\KEY[0]~input_o\)) ) ) ) # ( \asp_example|state\(2) & ( !\asp_example|state\(1) & ( (!\asp_example|state\(0) & ((!\asp_example|state\(3)) # ((\asp_example|edge~q\ & !\KEY[0]~input_o\)))) # (\asp_example|state\(0) & 
-- (\asp_example|edge~q\ & (!\KEY[0]~input_o\))) ) ) ) # ( !\asp_example|state\(2) & ( !\asp_example|state\(1) & ( (((\asp_example|edge~q\ & !\KEY[0]~input_o\)) # (\asp_example|state\(3))) # (\asp_example|state\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010111111111101110100011000011111111001100001111111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_state\(0),
	datab => \asp_example|ALT_INV_edge~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \asp_example|ALT_INV_state\(3),
	datae => \asp_example|ALT_INV_state\(2),
	dataf => \asp_example|ALT_INV_state\(1),
	combout => \asp_example|WideNor0~0_combout\);

-- Location: LABCELL_X33_Y53_N3
\asp_example|send.data[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|send.data[31]~feeder_combout\ = ( \asp_example|WideNor0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_example|ALT_INV_WideNor0~0_combout\,
	combout => \asp_example|send.data[31]~feeder_combout\);

-- Location: FF_X33_Y53_N5
\asp_example|send.data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|send.data[31]~feeder_combout\,
	asdata => \tdma_min|interfaces:2:interface|recv.data\(31),
	sload => \asp_example|send~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|send.data\(31));

-- Location: LABCELL_X37_Y53_N27
\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ = ( !\tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|full_dff~q\ & ( \asp_example|send.data\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_send.data\(31),
	dataf => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|ALT_INV_full_dff~q\,
	combout => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\);

-- Location: LABCELL_X33_Y53_N54
\tdma_min|interfaces:2:interface|push[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|interfaces:2:interface|push[16]~0_combout\ = ( \tdma_min|interfaces:2:interface|ack~combout\ & ( \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(16) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:2:interface|fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ALT_INV_q_b\(16),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_ack~combout\,
	combout => \tdma_min|interfaces:2:interface|push[16]~0_combout\);

-- Location: LABCELL_X33_Y53_N12
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[16]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[16]~0_combout\ = ( \tdma_min|interfaces:1:interface|push[16]~0_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:0:interface|push[16]~0_combout\))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[16]~0_combout\)) ) ) ) # ( !\tdma_min|interfaces:1:interface|push[16]~0_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:0:interface|push[16]~0_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[16]~0_combout\)) ) ) ) # ( \tdma_min|interfaces:1:interface|push[16]~0_combout\ & ( !\tdma_min|slots|count\(0) & ( 
-- (!\tdma_min|slots|count\(1)) # (\tdma_min|interfaces:3:interface|push[16]~0_combout\) ) ) ) # ( !\tdma_min|interfaces:1:interface|push[16]~0_combout\ & ( !\tdma_min|slots|count\(0) & ( (\tdma_min|slots|count\(1) & 
-- \tdma_min|interfaces:3:interface|push[16]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_push[16]~0_combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[16]~0_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[16]~0_combout\,
	datae => \tdma_min|interfaces:1:interface|ALT_INV_push[16]~0_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[16]~0_combout\);

-- Location: FF_X33_Y53_N13
\tdma_min|interfaces:1:interface|recv.data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[16]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(16));

-- Location: LABCELL_X36_Y55_N6
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[17]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[17]~7_combout\ = ( \tdma_min|interfaces:2:interface|push[17]~7_combout\ & ( \tdma_min|interfaces:1:interface|push[17]~7_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))) # 
-- (\tdma_min|interfaces:0:interface|push[17]~7_combout\))) # (\tdma_min|slots|count\(1) & (((\tdma_min|interfaces:3:interface|push[17]~7_combout\) # (\tdma_min|slots|count\(0))))) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[17]~7_combout\ & ( 
-- \tdma_min|interfaces:1:interface|push[17]~7_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:0:interface|push[17]~7_combout\))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & 
-- \tdma_min|interfaces:3:interface|push[17]~7_combout\)))) ) ) ) # ( \tdma_min|interfaces:2:interface|push[17]~7_combout\ & ( !\tdma_min|interfaces:1:interface|push[17]~7_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:0:interface|push[17]~7_combout\ & (\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count\(1) & (((\tdma_min|interfaces:3:interface|push[17]~7_combout\) # (\tdma_min|slots|count\(0))))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[17]~7_combout\ & ( !\tdma_min|interfaces:1:interface|push[17]~7_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:0:interface|push[17]~7_combout\ & (\tdma_min|slots|count\(0)))) # 
-- (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & \tdma_min|interfaces:3:interface|push[17]~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_push[17]~7_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[17]~7_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[17]~7_combout\,
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_push[17]~7_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[17]~7_combout\);

-- Location: FF_X36_Y55_N7
\tdma_min|interfaces:1:interface|recv.data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[17]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(17));

-- Location: LABCELL_X30_Y55_N54
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[31]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[31]~4_combout\ = ( \tdma_min|interfaces:0:interface|push[31]~4_combout\ & ( \tdma_min|interfaces:3:interface|push[31]~4_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((\tdma_min|interfaces:1:interface|push[31]~4_combout\)) # (\tdma_min|slots|count\(1)))) # (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1)) # ((\tdma_min|interfaces:2:interface|push[31]~4_combout\)))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[31]~4_combout\ & ( \tdma_min|interfaces:3:interface|push[31]~4_combout\ & ( (!\tdma_min|slots|count\(0) & (((\tdma_min|interfaces:1:interface|push[31]~4_combout\)) # (\tdma_min|slots|count\(1)))) # 
-- (\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:2:interface|push[31]~4_combout\)))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[31]~4_combout\ & ( !\tdma_min|interfaces:3:interface|push[31]~4_combout\ & ( 
-- (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[31]~4_combout\))) # (\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1)) # ((\tdma_min|interfaces:2:interface|push[31]~4_combout\)))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[31]~4_combout\ & ( !\tdma_min|interfaces:3:interface|push[31]~4_combout\ & ( (!\tdma_min|slots|count\(0) & (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[31]~4_combout\))) # 
-- (\tdma_min|slots|count\(0) & (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:2:interface|push[31]~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[31]~4_combout\,
	datad => \tdma_min|interfaces:2:interface|ALT_INV_push[31]~4_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[31]~4_combout\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[31]~4_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[31]~4_combout\);

-- Location: FF_X30_Y55_N55
\tdma_min|interfaces:1:interface|recv.data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[31]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(31));

-- Location: LABCELL_X33_Y55_N54
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[30]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[30]~3_combout\ = ( \tdma_min|interfaces:1:interface|push[30]~3_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:0:interface|push[30]~3_combout\))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[30]~3_combout\)) ) ) ) # ( !\tdma_min|interfaces:1:interface|push[30]~3_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:0:interface|push[30]~3_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[30]~3_combout\)) ) ) ) # ( \tdma_min|interfaces:1:interface|push[30]~3_combout\ & ( !\tdma_min|slots|count\(0) & ( 
-- (!\tdma_min|slots|count\(1)) # (\tdma_min|interfaces:3:interface|push[30]~3_combout\) ) ) ) # ( !\tdma_min|interfaces:1:interface|push[30]~3_combout\ & ( !\tdma_min|slots|count\(0) & ( (\tdma_min|slots|count\(1) & 
-- \tdma_min|interfaces:3:interface|push[30]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:2:interface|ALT_INV_push[30]~3_combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[30]~3_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[30]~3_combout\,
	datae => \tdma_min|interfaces:1:interface|ALT_INV_push[30]~3_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[30]~3_combout\);

-- Location: FF_X33_Y55_N55
\tdma_min|interfaces:1:interface|recv.data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[30]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(30));

-- Location: LABCELL_X33_Y55_N6
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[28]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[28]~1_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[28]~1_combout\ & ( (!\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:2:interface|push[28]~1_combout\) ) ) ) # ( 
-- !\tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[28]~1_combout\ & ( (!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[28]~1_combout\))) # (\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:0:interface|push[28]~1_combout\)) ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[28]~1_combout\ & ( (\tdma_min|slots|count\(0) & \tdma_min|interfaces:2:interface|push[28]~1_combout\) ) ) ) # ( 
-- !\tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[28]~1_combout\ & ( (!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[28]~1_combout\))) # (\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:0:interface|push[28]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_push[28]~1_combout\,
	datab => \tdma_min|interfaces:1:interface|ALT_INV_push[28]~1_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:2:interface|ALT_INV_push[28]~1_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[28]~1_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[28]~1_combout\);

-- Location: FF_X33_Y55_N7
\tdma_min|interfaces:1:interface|recv.data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[28]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(28));

-- Location: LABCELL_X30_Y55_N42
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[29]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[29]~2_combout\ = ( \tdma_min|interfaces:2:interface|push[29]~2_combout\ & ( \tdma_min|slots|count\(0) & ( (\tdma_min|interfaces:0:interface|push[29]~2_combout\) # (\tdma_min|slots|count\(1)) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[29]~2_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & \tdma_min|interfaces:0:interface|push[29]~2_combout\) ) ) ) # ( \tdma_min|interfaces:2:interface|push[29]~2_combout\ & ( 
-- !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[29]~2_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[29]~2_combout\)) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[29]~2_combout\ & ( !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[29]~2_combout\))) # (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[29]~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[29]~2_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[29]~2_combout\,
	datad => \tdma_min|interfaces:0:interface|ALT_INV_push[29]~2_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[29]~2_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[29]~2_combout\);

-- Location: FF_X30_Y55_N43
\tdma_min|interfaces:1:interface|recv.data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[29]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(29));

-- Location: MLABCELL_X25_Y57_N45
\asp_dac|enable_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|enable_1~0_combout\ = ( \tdma_min|interfaces:1:interface|recv.data\(29) & ( (\tdma_min|interfaces:1:interface|recv.data\(31) & (!\tdma_min|interfaces:1:interface|recv.data\(30) & (\tdma_min|interfaces:1:interface|recv.data\(16) & 
-- \tdma_min|interfaces:1:interface|recv.data\(28)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(31),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(30),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(16),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(28),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(29),
	combout => \asp_dac|enable_1~0_combout\);

-- Location: FF_X28_Y57_N38
\asp_dac|enable_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(17),
	sload => VCC,
	ena => \asp_dac|enable_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|enable_1~q\);

-- Location: MLABCELL_X25_Y57_N30
\asp_dac|process_1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|process_1~0_combout\ = (!\tdma_min|interfaces:1:interface|recv.data\(29) & (!\tdma_min|interfaces:1:interface|recv.data\(30) & (\tdma_min|interfaces:1:interface|recv.data\(31) & !\tdma_min|interfaces:1:interface|recv.data\(28))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(29),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(30),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(31),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(28),
	combout => \asp_dac|process_1~0_combout\);

-- Location: MLABCELL_X28_Y57_N36
\asp_dac|process_1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|process_1~2_combout\ = ( \asp_dac|process_1~0_combout\ & ( (\tdma_min|interfaces:1:interface|recv.data\(16) & \asp_dac|enable_1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(16),
	datad => \asp_dac|ALT_INV_enable_1~q\,
	dataf => \asp_dac|ALT_INV_process_1~0_combout\,
	combout => \asp_dac|process_1~2_combout\);

-- Location: MLABCELL_X25_Y57_N0
\asp_dac|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Add0~29_sumout\ = SUM(( \asp_dac|tick_0\(0) ) + ( VCC ) + ( !VCC ))
-- \asp_dac|Add0~30\ = CARRY(( \asp_dac|tick_0\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_dac|ALT_INV_tick_0\(0),
	cin => GND,
	sumout => \asp_dac|Add0~29_sumout\,
	cout => \asp_dac|Add0~30\);

-- Location: LABCELL_X29_Y53_N12
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[18]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[18]~9_combout\ = ( \tdma_min|interfaces:3:interface|push[18]~9_combout\ & ( \tdma_min|interfaces:2:interface|push[18]~9_combout\ & ( ((!\tdma_min|slots|count\(0) & 
-- ((\tdma_min|interfaces:1:interface|push[18]~9_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[18]~9_combout\))) # (\tdma_min|slots|count\(1)) ) ) ) # ( !\tdma_min|interfaces:3:interface|push[18]~9_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[18]~9_combout\ & ( (!\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[18]~9_combout\))) # (\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:0:interface|push[18]~9_combout\)))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))))) ) ) ) # ( \tdma_min|interfaces:3:interface|push[18]~9_combout\ & ( !\tdma_min|interfaces:2:interface|push[18]~9_combout\ & ( 
-- (!\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[18]~9_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[18]~9_combout\)))) # (\tdma_min|slots|count\(1) & 
-- (((!\tdma_min|slots|count\(0))))) ) ) ) # ( !\tdma_min|interfaces:3:interface|push[18]~9_combout\ & ( !\tdma_min|interfaces:2:interface|push[18]~9_combout\ & ( (!\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & 
-- ((\tdma_min|interfaces:1:interface|push[18]~9_combout\))) # (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[18]~9_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[18]~9_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[18]~9_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|interfaces:3:interface|ALT_INV_push[18]~9_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[18]~9_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[18]~9_combout\);

-- Location: FF_X29_Y53_N13
\tdma_min|interfaces:1:interface|recv.data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[18]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(18));

-- Location: MLABCELL_X25_Y57_N42
\asp_dac|enable_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|enable_0~0_combout\ = ( \tdma_min|interfaces:1:interface|recv.data\(29) & ( (\tdma_min|interfaces:1:interface|recv.data\(31) & (!\tdma_min|interfaces:1:interface|recv.data\(30) & (!\tdma_min|interfaces:1:interface|recv.data\(16) & 
-- \tdma_min|interfaces:1:interface|recv.data\(28)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(31),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(30),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(16),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(28),
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(29),
	combout => \asp_dac|enable_0~0_combout\);

-- Location: FF_X25_Y57_N40
\asp_dac|rate_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(18),
	sload => VCC,
	ena => \asp_dac|enable_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|rate_0\(0));

-- Location: MLABCELL_X25_Y57_N48
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[19]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[19]~10_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[19]~10_combout\ & ( (!\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:2:interface|push[19]~10_combout\) ) ) ) # 
-- ( !\tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[19]~10_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:1:interface|push[19]~10_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|interfaces:0:interface|push[19]~10_combout\))) ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[19]~10_combout\ & ( (\tdma_min|slots|count\(0) & \tdma_min|interfaces:2:interface|push[19]~10_combout\) ) ) ) # ( 
-- !\tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[19]~10_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:1:interface|push[19]~10_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|interfaces:0:interface|push[19]~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000001010000010100100010011101111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_push[19]~10_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_push[19]~10_combout\,
	datad => \tdma_min|interfaces:0:interface|ALT_INV_push[19]~10_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[19]~10_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[19]~10_combout\);

-- Location: FF_X25_Y57_N49
\tdma_min|interfaces:1:interface|recv.data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[19]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(19));

-- Location: FF_X25_Y57_N38
\asp_dac|rate_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(19),
	sload => VCC,
	ena => \asp_dac|enable_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|rate_0\(1));

-- Location: MLABCELL_X25_Y57_N39
\asp_dac|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Mux1~0_combout\ = ( \asp_dac|rate_0\(1) ) # ( !\asp_dac|rate_0\(1) & ( \asp_dac|rate_0\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_dac|ALT_INV_rate_0\(0),
	dataf => \asp_dac|ALT_INV_rate_0\(1),
	combout => \asp_dac|Mux1~0_combout\);

-- Location: MLABCELL_X25_Y57_N18
\asp_dac|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Add0~17_sumout\ = SUM(( \asp_dac|tick_0\(6) ) + ( VCC ) + ( \asp_dac|Add0~14\ ))
-- \asp_dac|Add0~18\ = CARRY(( \asp_dac|tick_0\(6) ) + ( VCC ) + ( \asp_dac|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_dac|ALT_INV_tick_0\(6),
	cin => \asp_dac|Add0~14\,
	sumout => \asp_dac|Add0~17_sumout\,
	cout => \asp_dac|Add0~18\);

-- Location: MLABCELL_X25_Y57_N21
\asp_dac|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Add0~25_sumout\ = SUM(( \asp_dac|tick_0\(7) ) + ( VCC ) + ( \asp_dac|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_dac|ALT_INV_tick_0\(7),
	cin => \asp_dac|Add0~18\,
	sumout => \asp_dac|Add0~25_sumout\);

-- Location: MLABCELL_X25_Y57_N36
\asp_dac|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Mux1~1_combout\ = (\asp_dac|rate_0\(0) & \asp_dac|rate_0\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_dac|ALT_INV_rate_0\(0),
	datad => \asp_dac|ALT_INV_rate_0\(1),
	combout => \asp_dac|Mux1~1_combout\);

-- Location: FF_X25_Y57_N35
\asp_dac|enable_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(17),
	sload => VCC,
	ena => \asp_dac|enable_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|enable_0~q\);

-- Location: MLABCELL_X25_Y57_N33
\asp_dac|process_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|process_1~1_combout\ = ( !\tdma_min|interfaces:1:interface|recv.data\(16) & ( (\asp_dac|process_1~0_combout\ & \asp_dac|enable_0~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_dac|ALT_INV_process_1~0_combout\,
	datad => \asp_dac|ALT_INV_enable_0~q\,
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_recv.data\(16),
	combout => \asp_dac|process_1~1_combout\);

-- Location: FF_X25_Y57_N23
\asp_dac|tick_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dac|Add0~25_sumout\,
	asdata => \asp_dac|Mux1~1_combout\,
	sload => \asp_dac|Equal1~2_combout\,
	ena => \asp_dac|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|tick_0\(7));

-- Location: LABCELL_X24_Y57_N0
\asp_dac|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Equal1~1_combout\ = ( !\asp_dac|tick_0\(7) & ( !\asp_dac|tick_0\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_dac|ALT_INV_tick_0\(0),
	datae => \asp_dac|ALT_INV_tick_0\(7),
	combout => \asp_dac|Equal1~1_combout\);

-- Location: MLABCELL_X28_Y57_N39
\asp_dac|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Equal1~2_combout\ = (\asp_dac|Equal1~1_combout\ & \asp_dac|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_dac|ALT_INV_Equal1~1_combout\,
	datac => \asp_dac|ALT_INV_Equal1~0_combout\,
	combout => \asp_dac|Equal1~2_combout\);

-- Location: FF_X25_Y57_N2
\asp_dac|tick_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dac|Add0~29_sumout\,
	asdata => \asp_dac|Mux1~0_combout\,
	sload => \asp_dac|Equal1~2_combout\,
	ena => \asp_dac|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|tick_0\(0));

-- Location: MLABCELL_X25_Y57_N3
\asp_dac|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Add0~1_sumout\ = SUM(( \asp_dac|tick_0\(1) ) + ( VCC ) + ( \asp_dac|Add0~30\ ))
-- \asp_dac|Add0~2\ = CARRY(( \asp_dac|tick_0\(1) ) + ( VCC ) + ( \asp_dac|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_dac|ALT_INV_tick_0\(1),
	cin => \asp_dac|Add0~30\,
	sumout => \asp_dac|Add0~1_sumout\,
	cout => \asp_dac|Add0~2\);

-- Location: FF_X25_Y57_N5
\asp_dac|tick_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dac|Add0~1_sumout\,
	asdata => \asp_dac|Mux1~0_combout\,
	sload => \asp_dac|Equal1~2_combout\,
	ena => \asp_dac|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|tick_0\(1));

-- Location: MLABCELL_X25_Y57_N6
\asp_dac|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Add0~5_sumout\ = SUM(( \asp_dac|tick_0\(2) ) + ( VCC ) + ( \asp_dac|Add0~2\ ))
-- \asp_dac|Add0~6\ = CARRY(( \asp_dac|tick_0\(2) ) + ( VCC ) + ( \asp_dac|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_dac|ALT_INV_tick_0\(2),
	cin => \asp_dac|Add0~2\,
	sumout => \asp_dac|Add0~5_sumout\,
	cout => \asp_dac|Add0~6\);

-- Location: FF_X25_Y57_N8
\asp_dac|tick_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dac|Add0~5_sumout\,
	asdata => \asp_dac|rate_0\(1),
	sload => \asp_dac|Equal1~2_combout\,
	ena => \asp_dac|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|tick_0\(2));

-- Location: MLABCELL_X25_Y57_N9
\asp_dac|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Add0~21_sumout\ = SUM(( \asp_dac|tick_0\(3) ) + ( VCC ) + ( \asp_dac|Add0~6\ ))
-- \asp_dac|Add0~22\ = CARRY(( \asp_dac|tick_0\(3) ) + ( VCC ) + ( \asp_dac|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_dac|ALT_INV_tick_0\(3),
	cin => \asp_dac|Add0~6\,
	sumout => \asp_dac|Add0~21_sumout\,
	cout => \asp_dac|Add0~22\);

-- Location: FF_X25_Y57_N10
\asp_dac|tick_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dac|Add0~21_sumout\,
	asdata => \asp_dac|rate_0\(1),
	sload => \asp_dac|Equal1~2_combout\,
	ena => \asp_dac|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|tick_0\(3));

-- Location: MLABCELL_X25_Y57_N12
\asp_dac|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Add0~9_sumout\ = SUM(( \asp_dac|tick_0\(4) ) + ( VCC ) + ( \asp_dac|Add0~22\ ))
-- \asp_dac|Add0~10\ = CARRY(( \asp_dac|tick_0\(4) ) + ( VCC ) + ( \asp_dac|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_dac|ALT_INV_tick_0\(4),
	cin => \asp_dac|Add0~22\,
	sumout => \asp_dac|Add0~9_sumout\,
	cout => \asp_dac|Add0~10\);

-- Location: FF_X25_Y57_N14
\asp_dac|tick_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dac|Add0~9_sumout\,
	asdata => \asp_dac|Mux1~1_combout\,
	sload => \asp_dac|Equal1~2_combout\,
	ena => \asp_dac|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|tick_0\(4));

-- Location: MLABCELL_X25_Y57_N15
\asp_dac|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Add0~13_sumout\ = SUM(( \asp_dac|tick_0\(5) ) + ( VCC ) + ( \asp_dac|Add0~10\ ))
-- \asp_dac|Add0~14\ = CARRY(( \asp_dac|tick_0\(5) ) + ( VCC ) + ( \asp_dac|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_dac|ALT_INV_tick_0\(5),
	cin => \asp_dac|Add0~10\,
	sumout => \asp_dac|Add0~13_sumout\,
	cout => \asp_dac|Add0~14\);

-- Location: FF_X25_Y57_N17
\asp_dac|tick_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dac|Add0~13_sumout\,
	asdata => \asp_dac|Mux1~1_combout\,
	sload => \asp_dac|Equal1~2_combout\,
	ena => \asp_dac|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|tick_0\(5));

-- Location: FF_X25_Y57_N20
\asp_dac|tick_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dac|Add0~17_sumout\,
	asdata => \asp_dac|Mux1~1_combout\,
	sload => \asp_dac|Equal1~2_combout\,
	ena => \asp_dac|process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|tick_0\(6));

-- Location: MLABCELL_X25_Y57_N24
\asp_dac|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Equal1~0_combout\ = ( !\asp_dac|tick_0\(1) & ( !\asp_dac|tick_0\(2) & ( (!\asp_dac|tick_0\(6) & (!\asp_dac|tick_0\(4) & (!\asp_dac|tick_0\(3) & !\asp_dac|tick_0\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_dac|ALT_INV_tick_0\(6),
	datab => \asp_dac|ALT_INV_tick_0\(4),
	datac => \asp_dac|ALT_INV_tick_0\(3),
	datad => \asp_dac|ALT_INV_tick_0\(5),
	datae => \asp_dac|ALT_INV_tick_0\(1),
	dataf => \asp_dac|ALT_INV_tick_0\(2),
	combout => \asp_dac|Equal1~0_combout\);

-- Location: MLABCELL_X28_Y57_N0
\asp_dac|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Add1~5_sumout\ = SUM(( \asp_dac|tick_1\(0) ) + ( VCC ) + ( !VCC ))
-- \asp_dac|Add1~6\ = CARRY(( \asp_dac|tick_1\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_dac|ALT_INV_tick_1\(0),
	cin => GND,
	sumout => \asp_dac|Add1~5_sumout\,
	cout => \asp_dac|Add1~6\);

-- Location: FF_X28_Y57_N29
\asp_dac|rate_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(19),
	sload => VCC,
	ena => \asp_dac|enable_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|rate_1\(1));

-- Location: FF_X28_Y57_N49
\asp_dac|rate_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(18),
	sload => VCC,
	ena => \asp_dac|enable_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|rate_1\(0));

-- Location: MLABCELL_X28_Y57_N51
\asp_dac|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Mux3~0_combout\ = (\asp_dac|rate_1\(0)) # (\asp_dac|rate_1\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_dac|ALT_INV_rate_1\(1),
	datac => \asp_dac|ALT_INV_rate_1\(0),
	combout => \asp_dac|Mux3~0_combout\);

-- Location: MLABCELL_X28_Y57_N9
\asp_dac|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Add1~29_sumout\ = SUM(( \asp_dac|tick_1\(3) ) + ( VCC ) + ( \asp_dac|Add1~2\ ))
-- \asp_dac|Add1~30\ = CARRY(( \asp_dac|tick_1\(3) ) + ( VCC ) + ( \asp_dac|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_dac|ALT_INV_tick_1\(3),
	cin => \asp_dac|Add1~2\,
	sumout => \asp_dac|Add1~29_sumout\,
	cout => \asp_dac|Add1~30\);

-- Location: MLABCELL_X28_Y57_N12
\asp_dac|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Add1~25_sumout\ = SUM(( \asp_dac|tick_1\(4) ) + ( VCC ) + ( \asp_dac|Add1~30\ ))
-- \asp_dac|Add1~26\ = CARRY(( \asp_dac|tick_1\(4) ) + ( VCC ) + ( \asp_dac|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_dac|ALT_INV_tick_1\(4),
	cin => \asp_dac|Add1~30\,
	sumout => \asp_dac|Add1~25_sumout\,
	cout => \asp_dac|Add1~26\);

-- Location: MLABCELL_X28_Y57_N48
\asp_dac|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Mux3~1_combout\ = (\asp_dac|rate_1\(1) & \asp_dac|rate_1\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_dac|ALT_INV_rate_1\(1),
	datad => \asp_dac|ALT_INV_rate_1\(0),
	combout => \asp_dac|Mux3~1_combout\);

-- Location: FF_X28_Y57_N14
\asp_dac|tick_1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dac|Add1~25_sumout\,
	asdata => \asp_dac|Mux3~1_combout\,
	sload => \asp_dac|Equal3~2_combout\,
	ena => \asp_dac|process_1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|tick_1\(4));

-- Location: MLABCELL_X28_Y57_N15
\asp_dac|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Add1~21_sumout\ = SUM(( \asp_dac|tick_1\(5) ) + ( VCC ) + ( \asp_dac|Add1~26\ ))
-- \asp_dac|Add1~22\ = CARRY(( \asp_dac|tick_1\(5) ) + ( VCC ) + ( \asp_dac|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_dac|ALT_INV_tick_1\(5),
	cin => \asp_dac|Add1~26\,
	sumout => \asp_dac|Add1~21_sumout\,
	cout => \asp_dac|Add1~22\);

-- Location: FF_X28_Y57_N17
\asp_dac|tick_1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dac|Add1~21_sumout\,
	asdata => \asp_dac|Mux3~1_combout\,
	sload => \asp_dac|Equal3~2_combout\,
	ena => \asp_dac|process_1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|tick_1\(5));

-- Location: MLABCELL_X28_Y57_N18
\asp_dac|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Add1~13_sumout\ = SUM(( \asp_dac|tick_1\(6) ) + ( VCC ) + ( \asp_dac|Add1~22\ ))
-- \asp_dac|Add1~14\ = CARRY(( \asp_dac|tick_1\(6) ) + ( VCC ) + ( \asp_dac|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_dac|ALT_INV_tick_1\(6),
	cin => \asp_dac|Add1~22\,
	sumout => \asp_dac|Add1~13_sumout\,
	cout => \asp_dac|Add1~14\);

-- Location: FF_X28_Y57_N20
\asp_dac|tick_1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dac|Add1~13_sumout\,
	asdata => \asp_dac|Mux3~1_combout\,
	sload => \asp_dac|Equal3~2_combout\,
	ena => \asp_dac|process_1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|tick_1\(6));

-- Location: MLABCELL_X28_Y57_N21
\asp_dac|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Add1~17_sumout\ = SUM(( \asp_dac|tick_1\(7) ) + ( VCC ) + ( \asp_dac|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_dac|ALT_INV_tick_1\(7),
	cin => \asp_dac|Add1~14\,
	sumout => \asp_dac|Add1~17_sumout\);

-- Location: FF_X28_Y57_N23
\asp_dac|tick_1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dac|Add1~17_sumout\,
	asdata => \asp_dac|Mux3~1_combout\,
	sload => \asp_dac|Equal3~2_combout\,
	ena => \asp_dac|process_1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|tick_1\(7));

-- Location: MLABCELL_X28_Y57_N24
\asp_dac|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Equal3~0_combout\ = ( !\asp_dac|tick_1\(0) & ( !\asp_dac|tick_1\(6) & ( (!\asp_dac|tick_1\(7) & (!\asp_dac|tick_1\(5) & (!\asp_dac|tick_1\(1) & !\asp_dac|tick_1\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_dac|ALT_INV_tick_1\(7),
	datab => \asp_dac|ALT_INV_tick_1\(5),
	datac => \asp_dac|ALT_INV_tick_1\(1),
	datad => \asp_dac|ALT_INV_tick_1\(2),
	datae => \asp_dac|ALT_INV_tick_1\(0),
	dataf => \asp_dac|ALT_INV_tick_1\(6),
	combout => \asp_dac|Equal3~0_combout\);

-- Location: MLABCELL_X28_Y57_N33
\asp_dac|Equal3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Equal3~2_combout\ = ( \asp_dac|Equal3~0_combout\ & ( \asp_dac|Equal3~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_dac|ALT_INV_Equal3~1_combout\,
	dataf => \asp_dac|ALT_INV_Equal3~0_combout\,
	combout => \asp_dac|Equal3~2_combout\);

-- Location: FF_X28_Y57_N2
\asp_dac|tick_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dac|Add1~5_sumout\,
	asdata => \asp_dac|Mux3~0_combout\,
	sload => \asp_dac|Equal3~2_combout\,
	ena => \asp_dac|process_1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|tick_1\(0));

-- Location: MLABCELL_X28_Y57_N3
\asp_dac|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Add1~9_sumout\ = SUM(( \asp_dac|tick_1\(1) ) + ( VCC ) + ( \asp_dac|Add1~6\ ))
-- \asp_dac|Add1~10\ = CARRY(( \asp_dac|tick_1\(1) ) + ( VCC ) + ( \asp_dac|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_dac|ALT_INV_tick_1\(1),
	cin => \asp_dac|Add1~6\,
	sumout => \asp_dac|Add1~9_sumout\,
	cout => \asp_dac|Add1~10\);

-- Location: FF_X28_Y57_N5
\asp_dac|tick_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dac|Add1~9_sumout\,
	asdata => \asp_dac|Mux3~0_combout\,
	sload => \asp_dac|Equal3~2_combout\,
	ena => \asp_dac|process_1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|tick_1\(1));

-- Location: MLABCELL_X28_Y57_N6
\asp_dac|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Add1~1_sumout\ = SUM(( \asp_dac|tick_1\(2) ) + ( VCC ) + ( \asp_dac|Add1~10\ ))
-- \asp_dac|Add1~2\ = CARRY(( \asp_dac|tick_1\(2) ) + ( VCC ) + ( \asp_dac|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \asp_dac|ALT_INV_tick_1\(2),
	cin => \asp_dac|Add1~10\,
	sumout => \asp_dac|Add1~1_sumout\,
	cout => \asp_dac|Add1~2\);

-- Location: FF_X28_Y57_N8
\asp_dac|tick_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dac|Add1~1_sumout\,
	asdata => \asp_dac|rate_1\(1),
	sload => \asp_dac|Equal3~2_combout\,
	ena => \asp_dac|process_1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|tick_1\(2));

-- Location: FF_X28_Y57_N11
\asp_dac|tick_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dac|Add1~29_sumout\,
	asdata => \asp_dac|rate_1\(1),
	sload => \asp_dac|Equal3~2_combout\,
	ena => \asp_dac|process_1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|tick_1\(3));

-- Location: MLABCELL_X28_Y57_N30
\asp_dac|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|Equal3~1_combout\ = ( !\asp_dac|tick_1\(4) & ( !\asp_dac|tick_1\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_dac|ALT_INV_tick_1\(3),
	dataf => \asp_dac|ALT_INV_tick_1\(4),
	combout => \asp_dac|Equal3~1_combout\);

-- Location: MLABCELL_X28_Y57_N42
\asp_dac|data[14]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|data[14]~0_combout\ = ( \asp_dac|Equal1~1_combout\ & ( \asp_dac|Equal3~0_combout\ & ( (!\asp_dac|process_1~1_combout\ & ((!\asp_dac|process_1~2_combout\) # ((!\asp_dac|Equal3~1_combout\)))) # (\asp_dac|process_1~1_combout\ & 
-- (((!\asp_dac|Equal1~0_combout\)))) ) ) ) # ( !\asp_dac|Equal1~1_combout\ & ( \asp_dac|Equal3~0_combout\ & ( (!\asp_dac|process_1~2_combout\) # ((!\asp_dac|Equal3~1_combout\) # (\asp_dac|process_1~1_combout\)) ) ) ) # ( \asp_dac|Equal1~1_combout\ & ( 
-- !\asp_dac|Equal3~0_combout\ & ( (!\asp_dac|Equal1~0_combout\) # (!\asp_dac|process_1~1_combout\) ) ) ) # ( !\asp_dac|Equal1~1_combout\ & ( !\asp_dac|Equal3~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111001111110011111111101011111111110010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_dac|ALT_INV_process_1~2_combout\,
	datab => \asp_dac|ALT_INV_Equal1~0_combout\,
	datac => \asp_dac|ALT_INV_process_1~1_combout\,
	datad => \asp_dac|ALT_INV_Equal3~1_combout\,
	datae => \asp_dac|ALT_INV_Equal1~1_combout\,
	dataf => \asp_dac|ALT_INV_Equal3~0_combout\,
	combout => \asp_dac|data[14]~0_combout\);

-- Location: LABCELL_X29_Y54_N18
\asp_dac|put~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_dac|put~0_combout\ = ( !\asp_dac|data[14]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \asp_dac|ALT_INV_data[14]~0_combout\,
	combout => \asp_dac|put~0_combout\);

-- Location: FF_X29_Y54_N19
\asp_dac|put\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_dac|put~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|put~q\);

-- Location: FF_X25_Y56_N25
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	ena => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y56_N45
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q\ & ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ $ (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\) ) ) # ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q\ & ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\,
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~q\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity8~DUPLICATE_q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout\);

-- Location: FF_X25_Y56_N47
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\);

-- Location: FF_X25_Y56_N37
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q\);

-- Location: FF_X25_Y56_N46
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y56_N36
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q\ & ( 
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE_q\ & ( ((!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\) # 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\)) # (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~q\) ) ) ) # ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q\ 
-- & ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE_q\ & ( (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~q\ & 
-- (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\ & \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\)) ) ) ) # ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q\ & 
-- ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000010101111111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity8~q\,
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a1~q\,
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\,
	datae => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a2~q\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~DUPLICATE_q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout\);

-- Location: FF_X25_Y56_N38
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\);

-- Location: FF_X25_Y56_N53
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\);

-- Location: MLABCELL_X25_Y56_N27
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & ( (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\ & 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~DUPLICATE_q\ & !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~q\,
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity8~DUPLICATE_q\,
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a1~q\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\);

-- Location: MLABCELL_X25_Y56_N51
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~0_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ & ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\ $ (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\) ) ) # ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ & ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a2~DUPLICATE_q\,
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a4~q\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~0_combout\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~0_combout\);

-- Location: FF_X25_Y56_N52
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y56_N48
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~0_combout\ = !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\ $ 
-- (((!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\) # (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111010000001011111101000000101111110100000010111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a2~DUPLICATE_q\,
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV__~0_combout\,
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a3~q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~0_combout\);

-- Location: FF_X25_Y56_N50
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\);

-- Location: MLABCELL_X25_Y56_N24
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\ & ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\ $ 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\ $ (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\ $ 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~DUPLICATE_q\))) ) ) # ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\ & ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\ $ (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~q\ $ 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\ $ (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011001101001100101100110100101101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a1~q\,
	datab => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~q\,
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a2~DUPLICATE_q\,
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a4~DUPLICATE_q\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a3~q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\);

-- Location: FF_X25_Y56_N26
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	ena => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~q\);

-- Location: MLABCELL_X25_Y56_N0
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE_q\ & ( 
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\ ) ) # ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE_q\ & ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\ $ (((!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\) # (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|parity8~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011001111001100001100111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\,
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_parity8~q\,
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a1~q\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~DUPLICATE_q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout\);

-- Location: FF_X25_Y56_N2
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\);

-- Location: FF_X25_Y56_N20
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\,
	sload => VCC,
	ena => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(1));

-- Location: MLABCELL_X28_Y56_N48
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(1),
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\);

-- Location: FF_X28_Y56_N50
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: MLABCELL_X28_Y56_N33
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\(1),
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]~feeder_combout\);

-- Location: FF_X28_Y56_N35
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(1));

-- Location: FF_X28_Y56_N20
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(1));

-- Location: FF_X28_Y56_N23
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(1));

-- Location: FF_X27_Y56_N11
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\);

-- Location: LABCELL_X27_Y56_N33
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ 
-- $ (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\) ) ) # ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ & ( 
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~q\,
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~q\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~1_combout\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\);

-- Location: FF_X27_Y56_N35
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\);

-- Location: LABCELL_X27_Y56_N48
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|int_rdempty\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|int_rdempty~combout\ = ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ & ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_msb_aeb~q\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_lsb_aeb~q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|int_rdempty~combout\);

-- Location: FF_X27_Y56_N50
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\,
	sload => VCC,
	ena => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: FF_X27_Y56_N22
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\,
	sload => VCC,
	ena => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: FF_X25_Y56_N58
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\,
	sload => VCC,
	ena => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g[3]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y56_N24
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g[3]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g[3]~DUPLICATE_q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\);

-- Location: FF_X28_Y56_N25
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: FF_X27_Y56_N41
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(3));

-- Location: FF_X27_Y56_N32
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(3));

-- Location: FF_X27_Y56_N28
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(3));

-- Location: FF_X25_Y56_N13
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~DUPLICATE_q\,
	sload => VCC,
	ena => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(4));

-- Location: MLABCELL_X28_Y56_N51
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(4),
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\);

-- Location: FF_X28_Y56_N53
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: MLABCELL_X28_Y56_N42
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_delayed_wrptr_g\(4),
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder_combout\);

-- Location: FF_X28_Y56_N43
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(4));

-- Location: FF_X28_Y56_N5
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(4));

-- Location: FF_X27_Y56_N13
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(4));

-- Location: LABCELL_X27_Y56_N0
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0_combout\ = ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|int_rdempty~combout\ & ( 
-- ((!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & ((!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(4))) # (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(3)))) # 
-- (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & ((!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(3)) # 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(4)))))) ) ) # ( 
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|int_rdempty~combout\ & ( (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(3) & (((!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(4) $ 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(4))) # (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(3))))) # (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(3) & 
-- (((!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(3)) # (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(4) $ 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011111111001111010111111010111111110011111111001111010111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(3),
	datab => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~q\,
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(4),
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(3),
	datae => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(4),
	datag => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X27_Y56_N2
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\);

-- Location: LABCELL_X27_Y56_N30
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\ & ( 
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ ) ) # ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\ & ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ $ ((((!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ & !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\)) 
-- # (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101011010101001010101101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~q\,
	datab => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_lsb_aeb~q\,
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_msb_aeb~q\,
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~DUPLICATE_q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\);

-- Location: FF_X27_Y56_N31
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\);

-- Location: FF_X28_Y56_N13
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\,
	sload => VCC,
	ena => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: MLABCELL_X25_Y56_N42
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ = ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~DUPLICATE_q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\);

-- Location: FF_X25_Y56_N23
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\,
	sload => VCC,
	ena => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(0));

-- Location: MLABCELL_X28_Y56_N27
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(0),
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\);

-- Location: FF_X28_Y56_N29
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: FF_X28_Y56_N40
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(0));

-- Location: FF_X27_Y56_N34
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(0));

-- Location: FF_X27_Y56_N26
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(0));

-- Location: FF_X25_Y56_N17
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~q\,
	sload => VCC,
	ena => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(2));

-- Location: FF_X28_Y56_N11
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: FF_X27_Y56_N7
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(2));

-- Location: FF_X27_Y56_N46
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe11a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(2));

-- Location: FF_X27_Y56_N43
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe12a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(2));

-- Location: LABCELL_X27_Y56_N18
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ & ( 
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(2) & ( (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\ $ (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(0)))) ) ) ) # ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ & ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(2) & ( 
-- (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\ $ (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(0))))) ) ) ) # ( 
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ & ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(2) & ( 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\ $ 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(0)))) ) ) ) # ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ & ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(2) & ( (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\ $ 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000000000010110100000000000000000000100100000000001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~DUPLICATE_q\,
	datab => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_msb_aeb~q\,
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(0),
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~q\,
	datae => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_lsb_aeb~q\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(2),
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X27_Y56_N24
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ = !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~DUPLICATE_q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\);

-- Location: FF_X27_Y56_N20
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\,
	sload => VCC,
	ena => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LABCELL_X27_Y56_N42
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(2) & ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & ( (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(2) & (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ & 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(0) $ (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(0))))) ) ) ) # ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(2) & ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & ( (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(2) & 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ & (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(0) $ (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000000010000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(2),
	datab => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(0),
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(0),
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_lsb_aeb~q\,
	datae => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(2),
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_msb_aeb~q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X27_Y56_N15
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & ( 
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ & ( (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(1) & 
-- (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(1))) # (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(1) & (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(1) & 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\)) ) ) ) # ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & ( 
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ & ( (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(1) & 
-- (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(1) & !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\)) # 
-- (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(1) & (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(1))) ) ) ) # ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ & ( (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(1)) # 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\) ) ) ) # ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ & ( (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\) # 
-- (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|dffe13a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111111010101001011010010100000101101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe10|ALT_INV_dffe13a\(1),
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(1),
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~1_combout\,
	datae => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2_combout\);

-- Location: FF_X27_Y56_N17
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\);

-- Location: FF_X27_Y56_N59
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\);

-- Location: LABCELL_X27_Y56_N57
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ 
-- $ (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\) ) ) # ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ $ (((!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\) # (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111010000001011111101001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~q\,
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_lsb_aeb~q\,
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_msb_aeb~q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout\);

-- Location: FF_X27_Y56_N58
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\);

-- Location: LABCELL_X27_Y56_N39
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & ( 
-- (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\ & (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\)) ) ) # ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & ( 
-- (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\ & (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\ & 
-- (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ & !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000001000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~DUPLICATE_q\,
	datab => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\,
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_lsb_aeb~q\,
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~q\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_msb_aeb~q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: MLABCELL_X28_Y56_N0
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & ( 
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ ) ) # ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ ) ) ) # ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ & ( 
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV__~1_combout\,
	datae => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~DUPLICATE_q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\);

-- Location: FF_X28_Y56_N1
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\);

-- Location: LABCELL_X27_Y56_N51
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ $ (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ $ (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\))) ) 
-- ) # ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ & ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ $ (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ 
-- $ (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ $ (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011001101001100101100110100101101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\,
	datab => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~q\,
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\,
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: FF_X27_Y56_N53
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	ena => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\);

-- Location: LABCELL_X27_Y56_N9
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & ( 
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & ( ((!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\) # (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\)) 
-- # (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\) ) ) ) # ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & ( 
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & ( (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ & (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & 
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\)) ) ) ) # ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & ( ((!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\) # 
-- ((!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\) # (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\))) # (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\) ) ) 
-- ) # ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q\ & ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & ( (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6~q\ 
-- & (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ & (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q\ & \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010111111111111110100000000000010101111111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_parity6~q\,
	datab => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_lsb_aeb~q\,
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~q\,
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a1~q\,
	datae => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~q\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdemp_eq_comp_msb_aeb~q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\);

-- Location: FF_X27_Y56_N10
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y56_N57
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a2~DUPLICATE_q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\);

-- Location: FF_X28_Y56_N58
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder_combout\,
	ena => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: FF_X25_Y56_N10
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(2));

-- Location: FF_X25_Y56_N40
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(2));

-- Location: FF_X25_Y56_N5
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(2));

-- Location: FF_X24_Y56_N47
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(0));

-- Location: FF_X24_Y56_N29
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(0));

-- Location: FF_X25_Y56_N44
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(0));

-- Location: MLABCELL_X25_Y56_N54
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\ & ( 
-- (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(2) & (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE_q\ $ 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(0)))) ) ) # ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a2~DUPLICATE_q\ & ( 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(2) & (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a0~DUPLICATE_q\ $ 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100000000001010101000000001010101000000000010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(2),
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a0~DUPLICATE_q\,
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(0),
	datae => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a2~DUPLICATE_q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X25_Y56_N21
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(0) & ( 
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(0) & ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(2) $ (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(2)) ) ) ) 
-- # ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(0) & ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(0) & ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(2) $ 
-- (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111000000000000000000000000000000001111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(2),
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(2),
	datae => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(0),
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(0),
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X24_Y56_N6
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[1]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(1),
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[1]~feeder_combout\);

-- Location: FF_X24_Y56_N8
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(1));

-- Location: FF_X24_Y56_N22
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(1));

-- Location: LABCELL_X24_Y56_N0
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[1]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe16a\(1),
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[1]~feeder_combout\);

-- Location: FF_X24_Y56_N2
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(1));

-- Location: MLABCELL_X25_Y56_N6
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(1) & ( 
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(1) & ( (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (((\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\)))) # (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ & ((\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\)))) ) ) ) # ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(1) & ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(1) & ( 
-- (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ & (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\ & 
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\)) ) ) ) # ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(1) & ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(1) & ( 
-- (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ & (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\ & 
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\)) ) ) ) # ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(1) & ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(1) & ( 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (((\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~1_combout\)))) # 
-- (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~0_combout\ & 
-- ((!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010000000000000000010100000000010100000011001100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~0_combout\,
	datab => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|ALT_INV_l1_w0_n0_mux_dataout~1_combout\,
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a1~q\,
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\,
	datae => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(1),
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(1),
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2_combout\);

-- Location: FF_X25_Y56_N7
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|l1_w0_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\);

-- Location: LABCELL_X24_Y56_N51
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[3]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_rdptr_g\(3),
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[3]~feeder_combout\);

-- Location: FF_X24_Y56_N53
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(3));

-- Location: FF_X24_Y56_N25
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(3));

-- Location: LABCELL_X24_Y56_N39
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[3]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe16a\(3),
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[3]~feeder_combout\);

-- Location: FF_X24_Y56_N40
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(3));

-- Location: FF_X24_Y56_N13
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(4));

-- Location: LABCELL_X24_Y56_N33
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[4]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe15a\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe15a\(4),
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[4]~feeder_combout\);

-- Location: FF_X24_Y56_N35
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(4));

-- Location: FF_X24_Y56_N16
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe16a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(4));

-- Location: FF_X25_Y56_N59
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\,
	sload => VCC,
	ena => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(3));

-- Location: MLABCELL_X25_Y56_N30
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0_combout\ = ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & ( 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(3) & (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(3) & (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(4) $ 
-- ((!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(4)))))) # (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(3) & (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(3) & 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(4) $ ((!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(4)))))) ) ) # ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- ( (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(3) & (((\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\ & 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(4) $ (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\)))))) # 
-- (\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(3) & (((!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a3~q\ & 
-- (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|dffe17a\(4) $ (!\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|counter7a4~q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001010000101000000101000001010000010100001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(3),
	datab => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe14|ALT_INV_dffe17a\(4),
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a4~q\,
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(3),
	datae => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_valid_wrreq~0_combout\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g1p|ALT_INV_counter7a3~q\,
	datag => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(4),
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X25_Y56_N31
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|l1_w0_n0_mux_dataout~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\);

-- Location: MLABCELL_X25_Y56_N15
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ & ( 
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\ & ( \asp_dac|put~q\ ) ) ) # ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ & ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\ & ( \asp_dac|put~q\ ) ) ) # ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ & ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\ & ( \asp_dac|put~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_dac|ALT_INV_put~q\,
	datae => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrfull_eq_comp_lsb_mux_reg~q\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrfull_eq_comp_msb_mux_reg~q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: LABCELL_X27_Y56_N54
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|int_rdempty~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|int_rdempty~_wirecell_combout\ = ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|int_rdempty~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|int_rdempty~_wirecell_combout\);

-- Location: LABCELL_X31_Y55_N18
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[0]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[0]~23_combout\ = ( \tdma_min|interfaces:0:interface|push[0]~27_combout\ & ( \tdma_min|interfaces:2:interface|push[0]~27_combout\ & ( ((!\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:1:interface|push[0]~27_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[0]~27_combout\))) # (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[0]~27_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[0]~27_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|interfaces:1:interface|push[0]~27_combout\ & !\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # 
-- (\tdma_min|interfaces:3:interface|push[0]~27_combout\))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[0]~27_combout\ & ( !\tdma_min|interfaces:2:interface|push[0]~27_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0)) # 
-- (\tdma_min|interfaces:1:interface|push[0]~27_combout\)))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[0]~27_combout\ & ((!\tdma_min|slots|count\(0))))) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[0]~27_combout\ & ( 
-- !\tdma_min|interfaces:2:interface|push[0]~27_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[0]~27_combout\))) # (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[0]~27_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[0]~27_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[0]~27_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[0]~27_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[0]~27_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[0]~23_combout\);

-- Location: FF_X31_Y55_N19
\tdma_min|interfaces:1:interface|recv.data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(0));

-- Location: FF_X31_Y55_N40
\asp_dac|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(0),
	sclr => \asp_dac|data[14]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|data\(0));

-- Location: MLABCELL_X25_Y56_N3
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ram_address_a[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ram_address_a\(3) = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(4) & ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(3) ) ) # ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(4) & ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|wrptr_g\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(3),
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_wrptr_g\(4),
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ram_address_a\(3));

-- Location: MLABCELL_X28_Y56_N15
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\ = ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a0~DUPLICATE_q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout\);

-- Location: MLABCELL_X28_Y56_N6
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ ) ) # ( 
-- !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q\ & ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110000110011001100111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a3~q\,
	datae => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|ALT_INV_counter5a4~q\,
	combout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LABCELL_X37_Y54_N54
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[1]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[1]~22_combout\ = ( \tdma_min|interfaces:2:interface|push[1]~26_combout\ & ( \tdma_min|interfaces:1:interface|push[1]~26_combout\ & ( (!\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count\(1)) # 
-- (\tdma_min|interfaces:3:interface|push[1]~26_combout\)))) # (\tdma_min|slots|count\(0) & (((\tdma_min|slots|count\(1))) # (\tdma_min|interfaces:0:interface|push[1]~26_combout\))) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[1]~26_combout\ & ( 
-- \tdma_min|interfaces:1:interface|push[1]~26_combout\ & ( (!\tdma_min|slots|count\(0) & (((!\tdma_min|slots|count\(1)) # (\tdma_min|interfaces:3:interface|push[1]~26_combout\)))) # (\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:0:interface|push[1]~26_combout\ & (!\tdma_min|slots|count\(1)))) ) ) ) # ( \tdma_min|interfaces:2:interface|push[1]~26_combout\ & ( !\tdma_min|interfaces:1:interface|push[1]~26_combout\ & ( (!\tdma_min|slots|count\(0) & 
-- (((\tdma_min|slots|count\(1) & \tdma_min|interfaces:3:interface|push[1]~26_combout\)))) # (\tdma_min|slots|count\(0) & (((\tdma_min|slots|count\(1))) # (\tdma_min|interfaces:0:interface|push[1]~26_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[1]~26_combout\ & ( !\tdma_min|interfaces:1:interface|push[1]~26_combout\ & ( (!\tdma_min|slots|count\(0) & (((\tdma_min|slots|count\(1) & \tdma_min|interfaces:3:interface|push[1]~26_combout\)))) # 
-- (\tdma_min|slots|count\(0) & (\tdma_min|interfaces:0:interface|push[1]~26_combout\ & (!\tdma_min|slots|count\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(0),
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[1]~26_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[1]~26_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[1]~26_combout\,
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_push[1]~26_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[1]~22_combout\);

-- Location: FF_X37_Y54_N55
\tdma_min|interfaces:1:interface|recv.data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[1]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(1));

-- Location: FF_X31_Y55_N4
\asp_dac|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(1),
	sclr => \asp_dac|data[14]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|data\(1));

-- Location: LABCELL_X29_Y55_N24
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[2]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[2]~21_combout\ = ( \tdma_min|interfaces:0:interface|push[2]~18_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1)) # (\tdma_min|interfaces:2:interface|push[2]~18_combout\) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[2]~18_combout\ & ( \tdma_min|slots|count\(0) & ( (\tdma_min|slots|count\(1) & \tdma_min|interfaces:2:interface|push[2]~18_combout\) ) ) ) # ( \tdma_min|interfaces:0:interface|push[2]~18_combout\ & ( 
-- !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[2]~18_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[2]~18_combout\)) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[2]~18_combout\ & ( !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[2]~18_combout\))) # (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[2]~18_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[2]~18_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:2:interface|ALT_INV_push[2]~18_combout\,
	datad => \tdma_min|interfaces:1:interface|ALT_INV_push[2]~18_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[2]~18_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[2]~21_combout\);

-- Location: FF_X29_Y55_N25
\tdma_min|interfaces:1:interface|recv.data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[2]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(2));

-- Location: FF_X31_Y55_N58
\asp_dac|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(2),
	sclr => \asp_dac|data[14]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|data\(2));

-- Location: MLABCELL_X28_Y55_N24
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[3]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[3]~20_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) & ( \tdma_min|interfaces:2:interface|push[3]~19_combout\ ) ) ) # ( !\tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) & ( 
-- \tdma_min|interfaces:0:interface|push[3]~19_combout\ ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) & ( \tdma_min|interfaces:3:interface|push[3]~19_combout\ ) ) ) # ( !\tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) & ( 
-- \tdma_min|interfaces:1:interface|push[3]~19_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[3]~19_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_push[3]~19_combout\,
	datac => \tdma_min|interfaces:0:interface|ALT_INV_push[3]~19_combout\,
	datad => \tdma_min|interfaces:1:interface|ALT_INV_push[3]~19_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[3]~20_combout\);

-- Location: FF_X28_Y55_N25
\tdma_min|interfaces:1:interface|recv.data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(3));

-- Location: FF_X31_Y55_N22
\asp_dac|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(3),
	sclr => \asp_dac|data[14]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|data\(3));

-- Location: LABCELL_X29_Y55_N6
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[4]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[4]~19_combout\ = ( \tdma_min|interfaces:3:interface|push[4]~20_combout\ & ( \tdma_min|interfaces:0:interface|push[4]~20_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (((\tdma_min|interfaces:1:interface|push[4]~20_combout\) # (\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:2:interface|push[4]~20_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|push[4]~20_combout\ & ( \tdma_min|interfaces:0:interface|push[4]~20_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|interfaces:1:interface|push[4]~20_combout\) # (\tdma_min|slots|count\(0))))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[4]~20_combout\ & (\tdma_min|slots|count\(0)))) ) ) ) # ( \tdma_min|interfaces:3:interface|push[4]~20_combout\ & ( !\tdma_min|interfaces:0:interface|push[4]~20_combout\ & ( 
-- (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & \tdma_min|interfaces:1:interface|push[4]~20_combout\)))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:2:interface|push[4]~20_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:3:interface|push[4]~20_combout\ & ( !\tdma_min|interfaces:0:interface|push[4]~20_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & \tdma_min|interfaces:1:interface|push[4]~20_combout\)))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[4]~20_combout\ & (\tdma_min|slots|count\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001010100011111000100001011101010110101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:2:interface|ALT_INV_push[4]~20_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_push[4]~20_combout\,
	datae => \tdma_min|interfaces:3:interface|ALT_INV_push[4]~20_combout\,
	dataf => \tdma_min|interfaces:0:interface|ALT_INV_push[4]~20_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[4]~19_combout\);

-- Location: FF_X29_Y55_N7
\tdma_min|interfaces:1:interface|recv.data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(4));

-- Location: FF_X29_Y55_N10
\asp_dac|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(4),
	sclr => \asp_dac|data[14]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|data\(4));

-- Location: MLABCELL_X28_Y55_N18
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[5]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[5]~18_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) & ( \tdma_min|interfaces:2:interface|push[5]~21_combout\ ) ) ) # ( !\tdma_min|slots|count\(1) & ( \tdma_min|slots|count\(0) & ( 
-- \tdma_min|interfaces:0:interface|push[5]~21_combout\ ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) & ( \tdma_min|interfaces:3:interface|push[5]~21_combout\ ) ) ) # ( !\tdma_min|slots|count\(1) & ( !\tdma_min|slots|count\(0) & ( 
-- \tdma_min|interfaces:1:interface|push[5]~21_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[5]~21_combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[5]~21_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[5]~21_combout\,
	datad => \tdma_min|interfaces:2:interface|ALT_INV_push[5]~21_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[5]~18_combout\);

-- Location: FF_X28_Y55_N19
\tdma_min|interfaces:1:interface|recv.data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[5]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(5));

-- Location: FF_X29_Y56_N52
\asp_dac|data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(5),
	sclr => \asp_dac|data[14]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|data\(5));

-- Location: LABCELL_X35_Y55_N30
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[6]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[6]~17_combout\ = ( \tdma_min|interfaces:0:interface|push[6]~22_combout\ & ( \tdma_min|interfaces:2:interface|push[6]~22_combout\ & ( ((!\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:1:interface|push[6]~22_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[6]~22_combout\))) # (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[6]~22_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[6]~22_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|interfaces:1:interface|push[6]~22_combout\ & !\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # 
-- (\tdma_min|interfaces:3:interface|push[6]~22_combout\))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[6]~22_combout\ & ( !\tdma_min|interfaces:2:interface|push[6]~22_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0)) # 
-- (\tdma_min|interfaces:1:interface|push[6]~22_combout\)))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[6]~22_combout\ & ((!\tdma_min|slots|count\(0))))) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[6]~22_combout\ & ( 
-- !\tdma_min|interfaces:2:interface|push[6]~22_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[6]~22_combout\))) # (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[6]~22_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[6]~22_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[6]~22_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[6]~22_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[6]~22_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[6]~17_combout\);

-- Location: FF_X35_Y55_N31
\tdma_min|interfaces:1:interface|recv.data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[6]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(6));

-- Location: FF_X34_Y55_N22
\asp_dac|data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(6),
	sclr => \asp_dac|data[14]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|data\(6));

-- Location: LABCELL_X31_Y56_N30
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[7]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[7]~16_combout\ = ( \tdma_min|interfaces:2:interface|push[7]~23_combout\ & ( \tdma_min|slots|count\(0) & ( (\tdma_min|interfaces:0:interface|push[7]~23_combout\) # (\tdma_min|slots|count\(1)) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[7]~23_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & \tdma_min|interfaces:0:interface|push[7]~23_combout\) ) ) ) # ( \tdma_min|interfaces:2:interface|push[7]~23_combout\ & ( 
-- !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[7]~23_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[7]~23_combout\)) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[7]~23_combout\ & ( !\tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[7]~23_combout\))) # (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[7]~23_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[7]~23_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[7]~23_combout\,
	datad => \tdma_min|interfaces:0:interface|ALT_INV_push[7]~23_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[7]~23_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[7]~16_combout\);

-- Location: FF_X31_Y56_N31
\tdma_min|interfaces:1:interface|recv.data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(7));

-- Location: FF_X29_Y55_N34
\asp_dac|data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(7),
	sclr => \asp_dac|data[14]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|data\(7));

-- Location: LABCELL_X31_Y54_N42
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[8]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[8]~15_combout\ = ( \tdma_min|interfaces:2:interface|push[8]~24_combout\ & ( \tdma_min|interfaces:1:interface|push[8]~24_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # 
-- (\tdma_min|interfaces:0:interface|push[8]~24_combout\)))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:3:interface|push[8]~24_combout\))) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[8]~24_combout\ & ( 
-- \tdma_min|interfaces:1:interface|push[8]~24_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:0:interface|push[8]~24_combout\)))) # (\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:3:interface|push[8]~24_combout\ & ((!\tdma_min|slots|count\(0))))) ) ) ) # ( \tdma_min|interfaces:2:interface|push[8]~24_combout\ & ( !\tdma_min|interfaces:1:interface|push[8]~24_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (((\tdma_min|interfaces:0:interface|push[8]~24_combout\ & \tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:3:interface|push[8]~24_combout\))) ) ) ) # ( 
-- !\tdma_min|interfaces:2:interface|push[8]~24_combout\ & ( !\tdma_min|interfaces:1:interface|push[8]~24_combout\ & ( (!\tdma_min|slots|count\(1) & (((\tdma_min|interfaces:0:interface|push[8]~24_combout\ & \tdma_min|slots|count\(0))))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[8]~24_combout\ & ((!\tdma_min|slots|count\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[8]~24_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|interfaces:0:interface|ALT_INV_push[8]~24_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[8]~24_combout\,
	dataf => \tdma_min|interfaces:1:interface|ALT_INV_push[8]~24_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[8]~15_combout\);

-- Location: FF_X31_Y54_N43
\tdma_min|interfaces:1:interface|recv.data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(8));

-- Location: FF_X29_Y56_N46
\asp_dac|data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(8),
	sclr => \asp_dac|data[14]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|data\(8));

-- Location: LABCELL_X31_Y54_N12
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[9]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[9]~14_combout\ = ( \tdma_min|interfaces:1:interface|push[9]~25_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:0:interface|push[9]~25_combout\))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[9]~25_combout\)) ) ) ) # ( !\tdma_min|interfaces:1:interface|push[9]~25_combout\ & ( \tdma_min|slots|count\(0) & ( (!\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:0:interface|push[9]~25_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:2:interface|push[9]~25_combout\)) ) ) ) # ( \tdma_min|interfaces:1:interface|push[9]~25_combout\ & ( !\tdma_min|slots|count\(0) & ( 
-- (!\tdma_min|slots|count\(1)) # (\tdma_min|interfaces:3:interface|push[9]~25_combout\) ) ) ) # ( !\tdma_min|interfaces:1:interface|push[9]~25_combout\ & ( !\tdma_min|slots|count\(0) & ( (\tdma_min|interfaces:3:interface|push[9]~25_combout\ & 
-- \tdma_min|slots|count\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:3:interface|ALT_INV_push[9]~25_combout\,
	datab => \tdma_min|interfaces:2:interface|ALT_INV_push[9]~25_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(1),
	datad => \tdma_min|interfaces:0:interface|ALT_INV_push[9]~25_combout\,
	datae => \tdma_min|interfaces:1:interface|ALT_INV_push[9]~25_combout\,
	dataf => \tdma_min|slots|ALT_INV_count\(0),
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[9]~14_combout\);

-- Location: FF_X31_Y54_N13
\tdma_min|interfaces:1:interface|recv.data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[9]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(9));

-- Location: FF_X31_Y55_N43
\asp_dac|data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(9),
	sclr => \asp_dac|data[14]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|data\(9));

-- Location: LABCELL_X31_Y55_N0
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[10]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[10]~13_combout\ = ( \tdma_min|interfaces:2:interface|push[10]~17_combout\ & ( \tdma_min|interfaces:3:interface|push[10]~17_combout\ & ( ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:1:interface|push[10]~17_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:0:interface|push[10]~17_combout\)))) # (\tdma_min|slots|count\(1)) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[10]~17_combout\ & ( 
-- \tdma_min|interfaces:3:interface|push[10]~17_combout\ & ( (!\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:1:interface|push[10]~17_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|interfaces:0:interface|push[10]~17_combout\))))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0))))) ) ) ) # ( \tdma_min|interfaces:2:interface|push[10]~17_combout\ & ( !\tdma_min|interfaces:3:interface|push[10]~17_combout\ & ( 
-- (!\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:1:interface|push[10]~17_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:0:interface|push[10]~17_combout\))))) # (\tdma_min|slots|count\(1) & 
-- (((\tdma_min|slots|count\(0))))) ) ) ) # ( !\tdma_min|interfaces:2:interface|push[10]~17_combout\ & ( !\tdma_min|interfaces:3:interface|push[10]~17_combout\ & ( (!\tdma_min|slots|count\(1) & ((!\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:1:interface|push[10]~17_combout\)) # (\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:0:interface|push[10]~17_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:1:interface|ALT_INV_push[10]~17_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:0:interface|ALT_INV_push[10]~17_combout\,
	datae => \tdma_min|interfaces:2:interface|ALT_INV_push[10]~17_combout\,
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[10]~17_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[10]~13_combout\);

-- Location: FF_X31_Y55_N2
\tdma_min|interfaces:1:interface|recv.data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[10]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(10));

-- Location: FF_X31_Y55_N10
\asp_dac|data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(10),
	sclr => \asp_dac|data[14]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|data\(10));

-- Location: LABCELL_X35_Y55_N0
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[11]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[11]~12_combout\ = ( \tdma_min|interfaces:0:interface|push[11]~12_combout\ & ( \tdma_min|interfaces:2:interface|push[11]~12_combout\ & ( ((!\tdma_min|slots|count\(1) & 
-- (\tdma_min|interfaces:1:interface|push[11]~12_combout\)) # (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[11]~12_combout\)))) # (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[11]~12_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[11]~12_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[11]~12_combout\ & (!\tdma_min|slots|count\(0)))) # (\tdma_min|slots|count\(1) & 
-- (((\tdma_min|interfaces:3:interface|push[11]~12_combout\) # (\tdma_min|slots|count\(0))))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[11]~12_combout\ & ( !\tdma_min|interfaces:2:interface|push[11]~12_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (((\tdma_min|slots|count\(0))) # (\tdma_min|interfaces:1:interface|push[11]~12_combout\))) # (\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & \tdma_min|interfaces:3:interface|push[11]~12_combout\)))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[11]~12_combout\ & ( !\tdma_min|interfaces:2:interface|push[11]~12_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[11]~12_combout\)) # 
-- (\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:3:interface|push[11]~12_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_push[11]~12_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(1),
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[11]~12_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[11]~12_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[11]~12_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[11]~12_combout\);

-- Location: FF_X35_Y55_N1
\tdma_min|interfaces:1:interface|recv.data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[11]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(11));

-- Location: FF_X29_Y56_N40
\asp_dac|data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(11),
	sclr => \asp_dac|data[14]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|data\(11));

-- Location: MLABCELL_X34_Y55_N48
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[12]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[12]~11_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[12]~11_combout\ & ( (!\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:2:interface|push[12]~11_combout\) ) ) ) # 
-- ( !\tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[12]~11_combout\ & ( (!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[12]~11_combout\))) # (\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:0:interface|push[12]~11_combout\)) ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[12]~11_combout\ & ( (\tdma_min|slots|count\(0) & \tdma_min|interfaces:2:interface|push[12]~11_combout\) ) ) ) # ( 
-- !\tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[12]~11_combout\ & ( (!\tdma_min|slots|count\(0) & ((\tdma_min|interfaces:1:interface|push[12]~11_combout\))) # (\tdma_min|slots|count\(0) & 
-- (\tdma_min|interfaces:0:interface|push[12]~11_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000011001100011101000111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:0:interface|ALT_INV_push[12]~11_combout\,
	datab => \tdma_min|slots|ALT_INV_count\(0),
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[12]~11_combout\,
	datad => \tdma_min|interfaces:2:interface|ALT_INV_push[12]~11_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[12]~11_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[12]~11_combout\);

-- Location: FF_X34_Y55_N49
\tdma_min|interfaces:1:interface|recv.data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[12]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(12));

-- Location: FF_X34_Y55_N16
\asp_dac|data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(12),
	sclr => \asp_dac|data[14]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|data\(12));

-- Location: LABCELL_X29_Y56_N42
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[13]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[13]~8_combout\ = ( \tdma_min|slots|count\(0) & ( \tdma_min|interfaces:2:interface|push[13]~8_combout\ & ( (\tdma_min|interfaces:0:interface|push[13]~8_combout\) # (\tdma_min|slots|count\(1)) ) ) ) # ( 
-- !\tdma_min|slots|count\(0) & ( \tdma_min|interfaces:2:interface|push[13]~8_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[13]~8_combout\)) # (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:3:interface|push[13]~8_combout\))) ) ) ) # ( \tdma_min|slots|count\(0) & ( !\tdma_min|interfaces:2:interface|push[13]~8_combout\ & ( (!\tdma_min|slots|count\(1) & \tdma_min|interfaces:0:interface|push[13]~8_combout\) ) ) ) # ( 
-- !\tdma_min|slots|count\(0) & ( !\tdma_min|interfaces:2:interface|push[13]~8_combout\ & ( (!\tdma_min|slots|count\(1) & (\tdma_min|interfaces:1:interface|push[13]~8_combout\)) # (\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:3:interface|push[13]~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[13]~8_combout\,
	datac => \tdma_min|interfaces:1:interface|ALT_INV_push[13]~8_combout\,
	datad => \tdma_min|interfaces:3:interface|ALT_INV_push[13]~8_combout\,
	datae => \tdma_min|slots|ALT_INV_count\(0),
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[13]~8_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[13]~8_combout\);

-- Location: FF_X29_Y56_N43
\tdma_min|interfaces:1:interface|recv.data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[13]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(13));

-- Location: FF_X34_Y55_N40
\asp_dac|data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(13),
	sclr => \asp_dac|data[14]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|data\(13));

-- Location: LABCELL_X29_Y56_N36
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[14]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[14]~6_combout\ = ( \tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[14]~6_combout\ & ( (!\tdma_min|slots|count\(0)) # (\tdma_min|interfaces:2:interface|push[14]~6_combout\) ) ) ) # ( 
-- !\tdma_min|slots|count\(1) & ( \tdma_min|interfaces:3:interface|push[14]~6_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:1:interface|push[14]~6_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|interfaces:0:interface|push[14]~6_combout\))) ) ) ) # ( \tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[14]~6_combout\ & ( (\tdma_min|interfaces:2:interface|push[14]~6_combout\ & \tdma_min|slots|count\(0)) ) ) ) # ( 
-- !\tdma_min|slots|count\(1) & ( !\tdma_min|interfaces:3:interface|push[14]~6_combout\ & ( (!\tdma_min|slots|count\(0) & (\tdma_min|interfaces:1:interface|push[14]~6_combout\)) # (\tdma_min|slots|count\(0) & 
-- ((\tdma_min|interfaces:0:interface|push[14]~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|interfaces:1:interface|ALT_INV_push[14]~6_combout\,
	datab => \tdma_min|interfaces:0:interface|ALT_INV_push[14]~6_combout\,
	datac => \tdma_min|interfaces:2:interface|ALT_INV_push[14]~6_combout\,
	datad => \tdma_min|slots|ALT_INV_count\(0),
	datae => \tdma_min|slots|ALT_INV_count\(1),
	dataf => \tdma_min|interfaces:3:interface|ALT_INV_push[14]~6_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[14]~6_combout\);

-- Location: FF_X29_Y56_N38
\tdma_min|interfaces:1:interface|recv.data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[14]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(14));

-- Location: FF_X29_Y56_N4
\asp_dac|data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(14),
	sclr => \asp_dac|data[14]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|data\(14));

-- Location: MLABCELL_X34_Y55_N18
\tdma_min|fabric|staging:0:stage|switches:0:switch|y[15]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \tdma_min|fabric|staging:0:stage|switches:0:switch|y[15]~5_combout\ = ( \tdma_min|interfaces:0:interface|push[15]~5_combout\ & ( \tdma_min|interfaces:2:interface|push[15]~5_combout\ & ( ((!\tdma_min|slots|count\(1) & 
-- ((\tdma_min|interfaces:1:interface|push[15]~5_combout\))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[15]~5_combout\))) # (\tdma_min|slots|count\(0)) ) ) ) # ( !\tdma_min|interfaces:0:interface|push[15]~5_combout\ & ( 
-- \tdma_min|interfaces:2:interface|push[15]~5_combout\ & ( (!\tdma_min|slots|count\(1) & (((!\tdma_min|slots|count\(0) & \tdma_min|interfaces:1:interface|push[15]~5_combout\)))) # (\tdma_min|slots|count\(1) & (((\tdma_min|slots|count\(0))) # 
-- (\tdma_min|interfaces:3:interface|push[15]~5_combout\))) ) ) ) # ( \tdma_min|interfaces:0:interface|push[15]~5_combout\ & ( !\tdma_min|interfaces:2:interface|push[15]~5_combout\ & ( (!\tdma_min|slots|count\(1) & 
-- (((\tdma_min|interfaces:1:interface|push[15]~5_combout\) # (\tdma_min|slots|count\(0))))) # (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[15]~5_combout\ & (!\tdma_min|slots|count\(0)))) ) ) ) # ( 
-- !\tdma_min|interfaces:0:interface|push[15]~5_combout\ & ( !\tdma_min|interfaces:2:interface|push[15]~5_combout\ & ( (!\tdma_min|slots|count\(0) & ((!\tdma_min|slots|count\(1) & ((\tdma_min|interfaces:1:interface|push[15]~5_combout\))) # 
-- (\tdma_min|slots|count\(1) & (\tdma_min|interfaces:3:interface|push[15]~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \tdma_min|slots|ALT_INV_count\(1),
	datab => \tdma_min|interfaces:3:interface|ALT_INV_push[15]~5_combout\,
	datac => \tdma_min|slots|ALT_INV_count\(0),
	datad => \tdma_min|interfaces:1:interface|ALT_INV_push[15]~5_combout\,
	datae => \tdma_min|interfaces:0:interface|ALT_INV_push[15]~5_combout\,
	dataf => \tdma_min|interfaces:2:interface|ALT_INV_push[15]~5_combout\,
	combout => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[15]~5_combout\);

-- Location: FF_X34_Y55_N19
\tdma_min|interfaces:1:interface|recv.data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \tdma_min|fabric|staging:0:stage|switches:0:switch|y[15]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tdma_min|interfaces:1:interface|recv.data\(15));

-- Location: FF_X34_Y55_N34
\asp_dac|data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(15),
	sclr => \asp_dac|data[14]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|data\(15));

-- Location: FF_X31_Y55_N34
\asp_dac|data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \tdma_min|interfaces:1:interface|recv.data\(16),
	sclr => \asp_dac|data[14]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_dac|data\(16));

-- Location: M10K_X26_Y56_N0
\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "Audio:adc_dac|AudioOut:audio_dac|AudioFifo:fifo|dcfifo:dcfifo_component|dcfifo_qil1:auto_generated|altsyncram_cia1:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 4,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 15,
	port_a_logical_ram_depth => 16,
	port_a_logical_ram_width => 17,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 4,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 15,
	port_b_logical_ram_depth => 16,
	port_b_logical_ram_width => 17,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	portbre => VCC,
	portbaddrstall => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~_wirecell_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \AUD_BCLK~inputCLKENA0_outclk\,
	ena1 => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	portadatain => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\,
	portaaddr => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\,
	portbaddr => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X29_Y58_N45
\adc_dac|audio_dac|channel_0[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_0[15]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(15),
	combout => \adc_dac|audio_dac|channel_0[15]~feeder_combout\);

-- Location: LABCELL_X27_Y56_N36
\adc_dac|audio_dac|new_data~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|new_data~0_combout\ = !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|int_rdempty~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|ALT_INV_int_rdempty~combout\,
	combout => \adc_dac|audio_dac|new_data~0_combout\);

-- Location: FF_X27_Y56_N37
\adc_dac|audio_dac|new_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|new_data~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|new_data~q\);

-- Location: LABCELL_X29_Y58_N33
\adc_dac|audio_dac|channel_0[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_0[15]~0_combout\ = ( !\adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(16) & ( \adc_dac|audio_dac|new_data~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \adc_dac|audio_dac|ALT_INV_new_data~q\,
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(16),
	combout => \adc_dac|audio_dac|channel_0[15]~0_combout\);

-- Location: FF_X29_Y58_N46
\adc_dac|audio_dac|channel_0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|channel_0[15]~feeder_combout\,
	ena => \adc_dac|audio_dac|channel_0[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_0\(15));

-- Location: FF_X27_Y58_N5
\adc_dac|audio_dac|last\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \AUD_DACLRCK~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|last~q\);

-- Location: LABCELL_X29_Y54_N33
\adc_dac|audio_dac|channel_1[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_1[15]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(15),
	combout => \adc_dac|audio_dac|channel_1[15]~feeder_combout\);

-- Location: LABCELL_X29_Y54_N42
\adc_dac|audio_dac|channel_1[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_1[15]~0_combout\ = ( \adc_dac|audio_dac|new_data~q\ & ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(16) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(16),
	dataf => \adc_dac|audio_dac|ALT_INV_new_data~q\,
	combout => \adc_dac|audio_dac|channel_1[15]~0_combout\);

-- Location: FF_X29_Y54_N34
\adc_dac|audio_dac|channel_1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|channel_1[15]~feeder_combout\,
	ena => \adc_dac|audio_dac|channel_1[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_1\(15));

-- Location: FF_X29_Y54_N37
\adc_dac|audio_dac|channel_1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(14),
	sload => VCC,
	ena => \adc_dac|audio_dac|channel_1[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_1\(14));

-- Location: LABCELL_X29_Y58_N21
\adc_dac|audio_dac|channel_0[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_0[14]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(14),
	combout => \adc_dac|audio_dac|channel_0[14]~feeder_combout\);

-- Location: FF_X29_Y58_N23
\adc_dac|audio_dac|channel_0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|channel_0[14]~feeder_combout\,
	ena => \adc_dac|audio_dac|channel_0[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_0\(14));

-- Location: FF_X29_Y58_N19
\adc_dac|audio_dac|channel_0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(12),
	sload => VCC,
	ena => \adc_dac|audio_dac|channel_0[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_0\(12));

-- Location: FF_X29_Y58_N2
\adc_dac|audio_dac|channel_1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(12),
	sload => VCC,
	ena => \adc_dac|audio_dac|channel_1[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_1\(12));

-- Location: LABCELL_X29_Y58_N51
\adc_dac|audio_dac|channel_0[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_0[11]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(11),
	combout => \adc_dac|audio_dac|channel_0[11]~feeder_combout\);

-- Location: FF_X29_Y58_N53
\adc_dac|audio_dac|channel_0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|channel_0[11]~feeder_combout\,
	ena => \adc_dac|audio_dac|channel_0[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_0\(11));

-- Location: LABCELL_X29_Y58_N15
\adc_dac|audio_dac|channel_1[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_1[11]~feeder_combout\ = \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(11),
	combout => \adc_dac|audio_dac|channel_1[11]~feeder_combout\);

-- Location: FF_X29_Y58_N16
\adc_dac|audio_dac|channel_1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|channel_1[11]~feeder_combout\,
	ena => \adc_dac|audio_dac|channel_1[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_1\(11));

-- Location: LABCELL_X29_Y58_N48
\adc_dac|audio_dac|channel_0[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_0[10]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(10),
	combout => \adc_dac|audio_dac|channel_0[10]~feeder_combout\);

-- Location: FF_X29_Y58_N50
\adc_dac|audio_dac|channel_0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|channel_0[10]~feeder_combout\,
	ena => \adc_dac|audio_dac|channel_0[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_0\(10));

-- Location: FF_X29_Y58_N13
\adc_dac|audio_dac|channel_1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(10),
	sload => VCC,
	ena => \adc_dac|audio_dac|channel_1[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_1\(10));

-- Location: LABCELL_X29_Y58_N12
\adc_dac|audio_dac|channel_1[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_1[9]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(9),
	combout => \adc_dac|audio_dac|channel_1[9]~feeder_combout\);

-- Location: FF_X29_Y58_N14
\adc_dac|audio_dac|channel_1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|channel_1[9]~feeder_combout\,
	ena => \adc_dac|audio_dac|channel_1[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_1\(9));

-- Location: FF_X27_Y58_N20
\adc_dac|audio_dac|channel_0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(8),
	sload => VCC,
	ena => \adc_dac|audio_dac|channel_0[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_0\(8));

-- Location: FF_X27_Y58_N17
\adc_dac|audio_dac|channel_1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(8),
	sload => VCC,
	ena => \adc_dac|audio_dac|channel_1[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_1\(8));

-- Location: LABCELL_X27_Y58_N57
\adc_dac|audio_dac|channel_0[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_0[7]~feeder_combout\ = \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(7),
	combout => \adc_dac|audio_dac|channel_0[7]~feeder_combout\);

-- Location: FF_X27_Y58_N59
\adc_dac|audio_dac|channel_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|channel_0[7]~feeder_combout\,
	ena => \adc_dac|audio_dac|channel_0[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_0\(7));

-- Location: LABCELL_X27_Y58_N15
\adc_dac|audio_dac|channel_1[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_1[7]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(7),
	combout => \adc_dac|audio_dac|channel_1[7]~feeder_combout\);

-- Location: FF_X27_Y58_N16
\adc_dac|audio_dac|channel_1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|channel_1[7]~feeder_combout\,
	ena => \adc_dac|audio_dac|channel_1[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_1\(7));

-- Location: LABCELL_X27_Y58_N9
\adc_dac|audio_dac|channel_1[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_1[5]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(5),
	combout => \adc_dac|audio_dac|channel_1[5]~feeder_combout\);

-- Location: FF_X27_Y58_N11
\adc_dac|audio_dac|channel_1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|channel_1[5]~feeder_combout\,
	ena => \adc_dac|audio_dac|channel_1[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_1\(5));

-- Location: LABCELL_X27_Y58_N45
\adc_dac|audio_dac|channel_0[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_0[5]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(5),
	combout => \adc_dac|audio_dac|channel_0[5]~feeder_combout\);

-- Location: FF_X27_Y58_N46
\adc_dac|audio_dac|channel_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|channel_0[5]~feeder_combout\,
	ena => \adc_dac|audio_dac|channel_0[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_0\(5));

-- Location: LABCELL_X27_Y58_N12
\adc_dac|audio_dac|channel_1[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_1[3]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(3),
	combout => \adc_dac|audio_dac|channel_1[3]~feeder_combout\);

-- Location: FF_X27_Y58_N14
\adc_dac|audio_dac|channel_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|channel_1[3]~feeder_combout\,
	ena => \adc_dac|audio_dac|channel_1[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_1\(3));

-- Location: LABCELL_X27_Y58_N21
\adc_dac|audio_dac|channel_0[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_0[3]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(3),
	combout => \adc_dac|audio_dac|channel_0[3]~feeder_combout\);

-- Location: FF_X27_Y58_N23
\adc_dac|audio_dac|channel_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|channel_0[3]~feeder_combout\,
	ena => \adc_dac|audio_dac|channel_0[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_0\(3));

-- Location: FF_X29_Y58_N58
\adc_dac|audio_dac|channel_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(2),
	sload => VCC,
	ena => \adc_dac|audio_dac|channel_0[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_0\(2));

-- Location: FF_X27_Y58_N10
\adc_dac|audio_dac|channel_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(2),
	sload => VCC,
	ena => \adc_dac|audio_dac|channel_1[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_1\(2));

-- Location: LABCELL_X27_Y58_N6
\adc_dac|audio_dac|channel_1[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_1[1]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(1),
	combout => \adc_dac|audio_dac|channel_1[1]~feeder_combout\);

-- Location: FF_X27_Y58_N8
\adc_dac|audio_dac|channel_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|channel_1[1]~feeder_combout\,
	ena => \adc_dac|audio_dac|channel_1[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_1\(1));

-- Location: FF_X24_Y56_N55
\adc_dac|audio_dac|channel_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(0),
	sload => VCC,
	ena => \adc_dac|audio_dac|channel_1[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_1\(0));

-- Location: FF_X27_Y58_N55
\adc_dac|audio_dac|channel_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(0),
	sload => VCC,
	ena => \adc_dac|audio_dac|channel_0[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_0\(0));

-- Location: LABCELL_X27_Y58_N27
\adc_dac|audio_dac|shift~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|shift~15_combout\ = ( \adc_dac|audio_dac|last~q\ & ( (!\AUD_DACLRCK~input_o\ & \adc_dac|audio_dac|channel_0\(0)) ) ) # ( !\adc_dac|audio_dac|last~q\ & ( (\AUD_DACLRCK~input_o\ & \adc_dac|audio_dac|channel_1\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AUD_DACLRCK~input_o\,
	datac => \adc_dac|audio_dac|ALT_INV_channel_1\(0),
	datad => \adc_dac|audio_dac|ALT_INV_channel_0\(0),
	dataf => \adc_dac|audio_dac|ALT_INV_last~q\,
	combout => \adc_dac|audio_dac|shift~15_combout\);

-- Location: FF_X27_Y58_N29
\adc_dac|audio_dac|shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|shift~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|shift\(0));

-- Location: LABCELL_X27_Y58_N54
\adc_dac|audio_dac|channel_0[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_0[1]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(1),
	combout => \adc_dac|audio_dac|channel_0[1]~feeder_combout\);

-- Location: FF_X27_Y58_N56
\adc_dac|audio_dac|channel_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|channel_0[1]~feeder_combout\,
	ena => \adc_dac|audio_dac|channel_0[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_0\(1));

-- Location: LABCELL_X27_Y58_N24
\adc_dac|audio_dac|shift~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|shift~14_combout\ = ( \adc_dac|audio_dac|last~q\ & ( (!\AUD_DACLRCK~input_o\ & ((\adc_dac|audio_dac|channel_0\(1)))) # (\AUD_DACLRCK~input_o\ & (\adc_dac|audio_dac|shift\(0))) ) ) # ( !\adc_dac|audio_dac|last~q\ & ( 
-- (!\AUD_DACLRCK~input_o\ & ((\adc_dac|audio_dac|shift\(0)))) # (\AUD_DACLRCK~input_o\ & (\adc_dac|audio_dac|channel_1\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AUD_DACLRCK~input_o\,
	datab => \adc_dac|audio_dac|ALT_INV_channel_1\(1),
	datac => \adc_dac|audio_dac|ALT_INV_shift\(0),
	datad => \adc_dac|audio_dac|ALT_INV_channel_0\(1),
	dataf => \adc_dac|audio_dac|ALT_INV_last~q\,
	combout => \adc_dac|audio_dac|shift~14_combout\);

-- Location: FF_X27_Y58_N26
\adc_dac|audio_dac|shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|shift~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|shift\(1));

-- Location: LABCELL_X27_Y58_N48
\adc_dac|audio_dac|shift~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|shift~13_combout\ = ( \adc_dac|audio_dac|shift\(1) & ( (!\AUD_DACLRCK~input_o\ & ((!\adc_dac|audio_dac|last~q\) # ((\adc_dac|audio_dac|channel_0\(2))))) # (\AUD_DACLRCK~input_o\ & (((\adc_dac|audio_dac|channel_1\(2))) # 
-- (\adc_dac|audio_dac|last~q\))) ) ) # ( !\adc_dac|audio_dac|shift\(1) & ( (!\AUD_DACLRCK~input_o\ & (\adc_dac|audio_dac|last~q\ & (\adc_dac|audio_dac|channel_0\(2)))) # (\AUD_DACLRCK~input_o\ & (!\adc_dac|audio_dac|last~q\ & 
-- ((\adc_dac|audio_dac|channel_1\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010011011110111111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AUD_DACLRCK~input_o\,
	datab => \adc_dac|audio_dac|ALT_INV_last~q\,
	datac => \adc_dac|audio_dac|ALT_INV_channel_0\(2),
	datad => \adc_dac|audio_dac|ALT_INV_channel_1\(2),
	dataf => \adc_dac|audio_dac|ALT_INV_shift\(1),
	combout => \adc_dac|audio_dac|shift~13_combout\);

-- Location: FF_X27_Y58_N50
\adc_dac|audio_dac|shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|shift~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|shift\(2));

-- Location: LABCELL_X27_Y58_N51
\adc_dac|audio_dac|shift~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|shift~12_combout\ = ( \adc_dac|audio_dac|shift\(2) & ( (!\AUD_DACLRCK~input_o\ & ((!\adc_dac|audio_dac|last~q\) # ((\adc_dac|audio_dac|channel_0\(3))))) # (\AUD_DACLRCK~input_o\ & (((\adc_dac|audio_dac|channel_1\(3))) # 
-- (\adc_dac|audio_dac|last~q\))) ) ) # ( !\adc_dac|audio_dac|shift\(2) & ( (!\AUD_DACLRCK~input_o\ & (\adc_dac|audio_dac|last~q\ & ((\adc_dac|audio_dac|channel_0\(3))))) # (\AUD_DACLRCK~input_o\ & (!\adc_dac|audio_dac|last~q\ & 
-- (\adc_dac|audio_dac|channel_1\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010011101101111111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AUD_DACLRCK~input_o\,
	datab => \adc_dac|audio_dac|ALT_INV_last~q\,
	datac => \adc_dac|audio_dac|ALT_INV_channel_1\(3),
	datad => \adc_dac|audio_dac|ALT_INV_channel_0\(3),
	dataf => \adc_dac|audio_dac|ALT_INV_shift\(2),
	combout => \adc_dac|audio_dac|shift~12_combout\);

-- Location: FF_X27_Y58_N53
\adc_dac|audio_dac|shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|shift~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|shift\(3));

-- Location: FF_X27_Y58_N43
\adc_dac|audio_dac|channel_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(4),
	sload => VCC,
	ena => \adc_dac|audio_dac|channel_0[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_0\(4));

-- Location: FF_X27_Y58_N13
\adc_dac|audio_dac|channel_1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(4),
	sload => VCC,
	ena => \adc_dac|audio_dac|channel_1[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_1\(4));

-- Location: LABCELL_X27_Y58_N30
\adc_dac|audio_dac|shift~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|shift~11_combout\ = ( \adc_dac|audio_dac|channel_1\(4) & ( (!\AUD_DACLRCK~input_o\ & ((!\adc_dac|audio_dac|last~q\ & (\adc_dac|audio_dac|shift\(3))) # (\adc_dac|audio_dac|last~q\ & ((\adc_dac|audio_dac|channel_0\(4)))))) # 
-- (\AUD_DACLRCK~input_o\ & ((!\adc_dac|audio_dac|last~q\) # ((\adc_dac|audio_dac|shift\(3))))) ) ) # ( !\adc_dac|audio_dac|channel_1\(4) & ( (!\AUD_DACLRCK~input_o\ & ((!\adc_dac|audio_dac|last~q\ & (\adc_dac|audio_dac|shift\(3))) # 
-- (\adc_dac|audio_dac|last~q\ & ((\adc_dac|audio_dac|channel_0\(4)))))) # (\AUD_DACLRCK~input_o\ & (\adc_dac|audio_dac|last~q\ & (\adc_dac|audio_dac|shift\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011000010010010101101001101011011110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AUD_DACLRCK~input_o\,
	datab => \adc_dac|audio_dac|ALT_INV_last~q\,
	datac => \adc_dac|audio_dac|ALT_INV_shift\(3),
	datad => \adc_dac|audio_dac|ALT_INV_channel_0\(4),
	dataf => \adc_dac|audio_dac|ALT_INV_channel_1\(4),
	combout => \adc_dac|audio_dac|shift~11_combout\);

-- Location: FF_X27_Y58_N31
\adc_dac|audio_dac|shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|shift~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|shift\(4));

-- Location: LABCELL_X27_Y58_N33
\adc_dac|audio_dac|shift~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|shift~10_combout\ = ( \adc_dac|audio_dac|shift\(4) & ( (!\AUD_DACLRCK~input_o\ & ((!\adc_dac|audio_dac|last~q\) # ((\adc_dac|audio_dac|channel_0\(5))))) # (\AUD_DACLRCK~input_o\ & (((\adc_dac|audio_dac|channel_1\(5))) # 
-- (\adc_dac|audio_dac|last~q\))) ) ) # ( !\adc_dac|audio_dac|shift\(4) & ( (!\AUD_DACLRCK~input_o\ & (\adc_dac|audio_dac|last~q\ & ((\adc_dac|audio_dac|channel_0\(5))))) # (\AUD_DACLRCK~input_o\ & (!\adc_dac|audio_dac|last~q\ & 
-- (\adc_dac|audio_dac|channel_1\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010011101101111111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AUD_DACLRCK~input_o\,
	datab => \adc_dac|audio_dac|ALT_INV_last~q\,
	datac => \adc_dac|audio_dac|ALT_INV_channel_1\(5),
	datad => \adc_dac|audio_dac|ALT_INV_channel_0\(5),
	dataf => \adc_dac|audio_dac|ALT_INV_shift\(4),
	combout => \adc_dac|audio_dac|shift~10_combout\);

-- Location: FF_X27_Y58_N35
\adc_dac|audio_dac|shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|shift~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|shift\(5));

-- Location: LABCELL_X27_Y58_N42
\adc_dac|audio_dac|channel_0[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_0[6]~feeder_combout\ = \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(6),
	combout => \adc_dac|audio_dac|channel_0[6]~feeder_combout\);

-- Location: FF_X27_Y58_N44
\adc_dac|audio_dac|channel_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|channel_0[6]~feeder_combout\,
	ena => \adc_dac|audio_dac|channel_0[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_0\(6));

-- Location: FF_X27_Y58_N7
\adc_dac|audio_dac|channel_1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	asdata => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(6),
	sload => VCC,
	ena => \adc_dac|audio_dac|channel_1[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_1\(6));

-- Location: LABCELL_X27_Y58_N36
\adc_dac|audio_dac|shift~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|shift~9_combout\ = ( \adc_dac|audio_dac|channel_1\(6) & ( (!\AUD_DACLRCK~input_o\ & ((!\adc_dac|audio_dac|last~q\ & (\adc_dac|audio_dac|shift\(5))) # (\adc_dac|audio_dac|last~q\ & ((\adc_dac|audio_dac|channel_0\(6)))))) # 
-- (\AUD_DACLRCK~input_o\ & ((!\adc_dac|audio_dac|last~q\) # ((\adc_dac|audio_dac|shift\(5))))) ) ) # ( !\adc_dac|audio_dac|channel_1\(6) & ( (!\AUD_DACLRCK~input_o\ & ((!\adc_dac|audio_dac|last~q\ & (\adc_dac|audio_dac|shift\(5))) # 
-- (\adc_dac|audio_dac|last~q\ & ((\adc_dac|audio_dac|channel_0\(6)))))) # (\AUD_DACLRCK~input_o\ & (\adc_dac|audio_dac|last~q\ & (\adc_dac|audio_dac|shift\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011000010010010101101001101011011110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AUD_DACLRCK~input_o\,
	datab => \adc_dac|audio_dac|ALT_INV_last~q\,
	datac => \adc_dac|audio_dac|ALT_INV_shift\(5),
	datad => \adc_dac|audio_dac|ALT_INV_channel_0\(6),
	dataf => \adc_dac|audio_dac|ALT_INV_channel_1\(6),
	combout => \adc_dac|audio_dac|shift~9_combout\);

-- Location: FF_X27_Y58_N37
\adc_dac|audio_dac|shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|shift~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|shift\(6));

-- Location: LABCELL_X27_Y58_N39
\adc_dac|audio_dac|shift~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|shift~8_combout\ = ( \adc_dac|audio_dac|shift\(6) & ( (!\AUD_DACLRCK~input_o\ & ((!\adc_dac|audio_dac|last~q\) # ((\adc_dac|audio_dac|channel_0\(7))))) # (\AUD_DACLRCK~input_o\ & (((\adc_dac|audio_dac|channel_1\(7))) # 
-- (\adc_dac|audio_dac|last~q\))) ) ) # ( !\adc_dac|audio_dac|shift\(6) & ( (!\AUD_DACLRCK~input_o\ & (\adc_dac|audio_dac|last~q\ & (\adc_dac|audio_dac|channel_0\(7)))) # (\AUD_DACLRCK~input_o\ & (!\adc_dac|audio_dac|last~q\ & 
-- ((\adc_dac|audio_dac|channel_1\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010011011110111111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AUD_DACLRCK~input_o\,
	datab => \adc_dac|audio_dac|ALT_INV_last~q\,
	datac => \adc_dac|audio_dac|ALT_INV_channel_0\(7),
	datad => \adc_dac|audio_dac|ALT_INV_channel_1\(7),
	dataf => \adc_dac|audio_dac|ALT_INV_shift\(6),
	combout => \adc_dac|audio_dac|shift~8_combout\);

-- Location: FF_X27_Y58_N40
\adc_dac|audio_dac|shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|shift~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|shift\(7));

-- Location: LABCELL_X27_Y58_N0
\adc_dac|audio_dac|shift~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|shift~7_combout\ = ( \adc_dac|audio_dac|shift\(7) & ( \adc_dac|audio_dac|last~q\ & ( (\adc_dac|audio_dac|channel_0\(8)) # (\AUD_DACLRCK~input_o\) ) ) ) # ( !\adc_dac|audio_dac|shift\(7) & ( \adc_dac|audio_dac|last~q\ & ( 
-- (!\AUD_DACLRCK~input_o\ & \adc_dac|audio_dac|channel_0\(8)) ) ) ) # ( \adc_dac|audio_dac|shift\(7) & ( !\adc_dac|audio_dac|last~q\ & ( (!\AUD_DACLRCK~input_o\) # (\adc_dac|audio_dac|channel_1\(8)) ) ) ) # ( !\adc_dac|audio_dac|shift\(7) & ( 
-- !\adc_dac|audio_dac|last~q\ & ( (\AUD_DACLRCK~input_o\ & \adc_dac|audio_dac|channel_1\(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AUD_DACLRCK~input_o\,
	datac => \adc_dac|audio_dac|ALT_INV_channel_0\(8),
	datad => \adc_dac|audio_dac|ALT_INV_channel_1\(8),
	datae => \adc_dac|audio_dac|ALT_INV_shift\(7),
	dataf => \adc_dac|audio_dac|ALT_INV_last~q\,
	combout => \adc_dac|audio_dac|shift~7_combout\);

-- Location: FF_X27_Y58_N1
\adc_dac|audio_dac|shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|shift~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|shift\(8));

-- Location: LABCELL_X29_Y58_N54
\adc_dac|audio_dac|channel_0[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_0[9]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(9),
	combout => \adc_dac|audio_dac|channel_0[9]~feeder_combout\);

-- Location: FF_X29_Y58_N55
\adc_dac|audio_dac|channel_0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|channel_0[9]~feeder_combout\,
	ena => \adc_dac|audio_dac|channel_0[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_0\(9));

-- Location: LABCELL_X29_Y58_N39
\adc_dac|audio_dac|shift~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|shift~6_combout\ = ( \adc_dac|audio_dac|channel_0\(9) & ( (!\adc_dac|audio_dac|last~q\ & ((!\AUD_DACLRCK~input_o\ & ((\adc_dac|audio_dac|shift\(8)))) # (\AUD_DACLRCK~input_o\ & (\adc_dac|audio_dac|channel_1\(9))))) # 
-- (\adc_dac|audio_dac|last~q\ & ((!\AUD_DACLRCK~input_o\) # ((\adc_dac|audio_dac|shift\(8))))) ) ) # ( !\adc_dac|audio_dac|channel_0\(9) & ( (!\adc_dac|audio_dac|last~q\ & ((!\AUD_DACLRCK~input_o\ & ((\adc_dac|audio_dac|shift\(8)))) # (\AUD_DACLRCK~input_o\ 
-- & (\adc_dac|audio_dac|channel_1\(9))))) # (\adc_dac|audio_dac|last~q\ & (\AUD_DACLRCK~input_o\ & ((\adc_dac|audio_dac|shift\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010011011000000101001101101000110110111110100011011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|ALT_INV_last~q\,
	datab => \ALT_INV_AUD_DACLRCK~input_o\,
	datac => \adc_dac|audio_dac|ALT_INV_channel_1\(9),
	datad => \adc_dac|audio_dac|ALT_INV_shift\(8),
	dataf => \adc_dac|audio_dac|ALT_INV_channel_0\(9),
	combout => \adc_dac|audio_dac|shift~6_combout\);

-- Location: FF_X29_Y58_N40
\adc_dac|audio_dac|shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|shift~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|shift\(9));

-- Location: LABCELL_X29_Y58_N36
\adc_dac|audio_dac|shift~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|shift~5_combout\ = ( \adc_dac|audio_dac|shift\(9) & ( (!\adc_dac|audio_dac|last~q\ & ((!\AUD_DACLRCK~input_o\) # ((\adc_dac|audio_dac|channel_1\(10))))) # (\adc_dac|audio_dac|last~q\ & (((\adc_dac|audio_dac|channel_0\(10))) # 
-- (\AUD_DACLRCK~input_o\))) ) ) # ( !\adc_dac|audio_dac|shift\(9) & ( (!\adc_dac|audio_dac|last~q\ & (\AUD_DACLRCK~input_o\ & ((\adc_dac|audio_dac|channel_1\(10))))) # (\adc_dac|audio_dac|last~q\ & (!\AUD_DACLRCK~input_o\ & 
-- (\adc_dac|audio_dac|channel_0\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010011101101111111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|ALT_INV_last~q\,
	datab => \ALT_INV_AUD_DACLRCK~input_o\,
	datac => \adc_dac|audio_dac|ALT_INV_channel_0\(10),
	datad => \adc_dac|audio_dac|ALT_INV_channel_1\(10),
	dataf => \adc_dac|audio_dac|ALT_INV_shift\(9),
	combout => \adc_dac|audio_dac|shift~5_combout\);

-- Location: FF_X29_Y58_N37
\adc_dac|audio_dac|shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|shift~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|shift\(10));

-- Location: LABCELL_X29_Y58_N24
\adc_dac|audio_dac|shift~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|shift~4_combout\ = ( \adc_dac|audio_dac|shift\(10) & ( (!\adc_dac|audio_dac|last~q\ & ((!\AUD_DACLRCK~input_o\) # ((\adc_dac|audio_dac|channel_1\(11))))) # (\adc_dac|audio_dac|last~q\ & (((\adc_dac|audio_dac|channel_0\(11))) # 
-- (\AUD_DACLRCK~input_o\))) ) ) # ( !\adc_dac|audio_dac|shift\(10) & ( (!\adc_dac|audio_dac|last~q\ & (\AUD_DACLRCK~input_o\ & ((\adc_dac|audio_dac|channel_1\(11))))) # (\adc_dac|audio_dac|last~q\ & (!\AUD_DACLRCK~input_o\ & 
-- (\adc_dac|audio_dac|channel_0\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010011101101111111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|ALT_INV_last~q\,
	datab => \ALT_INV_AUD_DACLRCK~input_o\,
	datac => \adc_dac|audio_dac|ALT_INV_channel_0\(11),
	datad => \adc_dac|audio_dac|ALT_INV_channel_1\(11),
	dataf => \adc_dac|audio_dac|ALT_INV_shift\(10),
	combout => \adc_dac|audio_dac|shift~4_combout\);

-- Location: FF_X29_Y58_N25
\adc_dac|audio_dac|shift[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|shift~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|shift\(11));

-- Location: LABCELL_X29_Y58_N27
\adc_dac|audio_dac|shift~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|shift~3_combout\ = ( \adc_dac|audio_dac|shift\(11) & ( (!\adc_dac|audio_dac|last~q\ & ((!\AUD_DACLRCK~input_o\) # ((\adc_dac|audio_dac|channel_1\(12))))) # (\adc_dac|audio_dac|last~q\ & (((\adc_dac|audio_dac|channel_0\(12))) # 
-- (\AUD_DACLRCK~input_o\))) ) ) # ( !\adc_dac|audio_dac|shift\(11) & ( (!\adc_dac|audio_dac|last~q\ & (\AUD_DACLRCK~input_o\ & ((\adc_dac|audio_dac|channel_1\(12))))) # (\adc_dac|audio_dac|last~q\ & (!\AUD_DACLRCK~input_o\ & 
-- (\adc_dac|audio_dac|channel_0\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011010011101101111111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|ALT_INV_last~q\,
	datab => \ALT_INV_AUD_DACLRCK~input_o\,
	datac => \adc_dac|audio_dac|ALT_INV_channel_0\(12),
	datad => \adc_dac|audio_dac|ALT_INV_channel_1\(12),
	dataf => \adc_dac|audio_dac|ALT_INV_shift\(11),
	combout => \adc_dac|audio_dac|shift~3_combout\);

-- Location: FF_X29_Y58_N29
\adc_dac|audio_dac|shift[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|shift~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|shift\(12));

-- Location: LABCELL_X29_Y58_N3
\adc_dac|audio_dac|channel_1[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_1[13]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(13),
	combout => \adc_dac|audio_dac|channel_1[13]~feeder_combout\);

-- Location: FF_X29_Y58_N5
\adc_dac|audio_dac|channel_1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|channel_1[13]~feeder_combout\,
	ena => \adc_dac|audio_dac|channel_1[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_1\(13));

-- Location: LABCELL_X29_Y58_N42
\adc_dac|audio_dac|channel_0[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|channel_0[13]~feeder_combout\ = ( \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|q_b\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adc_dac|audio_dac|fifo|dcfifo_component|auto_generated|fifo_ram|ALT_INV_q_b\(13),
	combout => \adc_dac|audio_dac|channel_0[13]~feeder_combout\);

-- Location: FF_X29_Y58_N43
\adc_dac|audio_dac|channel_0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|channel_0[13]~feeder_combout\,
	ena => \adc_dac|audio_dac|channel_0[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|channel_0\(13));

-- Location: LABCELL_X29_Y58_N6
\adc_dac|audio_dac|shift~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|shift~2_combout\ = ( \adc_dac|audio_dac|channel_0\(13) & ( (!\adc_dac|audio_dac|last~q\ & ((!\AUD_DACLRCK~input_o\ & (\adc_dac|audio_dac|shift\(12))) # (\AUD_DACLRCK~input_o\ & ((\adc_dac|audio_dac|channel_1\(13)))))) # 
-- (\adc_dac|audio_dac|last~q\ & ((!\AUD_DACLRCK~input_o\) # ((\adc_dac|audio_dac|shift\(12))))) ) ) # ( !\adc_dac|audio_dac|channel_0\(13) & ( (!\adc_dac|audio_dac|last~q\ & ((!\AUD_DACLRCK~input_o\ & (\adc_dac|audio_dac|shift\(12))) # 
-- (\AUD_DACLRCK~input_o\ & ((\adc_dac|audio_dac|channel_1\(13)))))) # (\adc_dac|audio_dac|last~q\ & (\AUD_DACLRCK~input_o\ & (\adc_dac|audio_dac|shift\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100101011000010010010101101001101011011110100110101101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|ALT_INV_last~q\,
	datab => \ALT_INV_AUD_DACLRCK~input_o\,
	datac => \adc_dac|audio_dac|ALT_INV_shift\(12),
	datad => \adc_dac|audio_dac|ALT_INV_channel_1\(13),
	dataf => \adc_dac|audio_dac|ALT_INV_channel_0\(13),
	combout => \adc_dac|audio_dac|shift~2_combout\);

-- Location: FF_X29_Y58_N7
\adc_dac|audio_dac|shift[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|shift~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|shift\(13));

-- Location: LABCELL_X29_Y58_N9
\adc_dac|audio_dac|shift~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|shift~1_combout\ = ( \adc_dac|audio_dac|shift\(13) & ( (!\adc_dac|audio_dac|last~q\ & ((!\AUD_DACLRCK~input_o\) # ((\adc_dac|audio_dac|channel_1\(14))))) # (\adc_dac|audio_dac|last~q\ & (((\adc_dac|audio_dac|channel_0\(14))) # 
-- (\AUD_DACLRCK~input_o\))) ) ) # ( !\adc_dac|audio_dac|shift\(13) & ( (!\adc_dac|audio_dac|last~q\ & (\AUD_DACLRCK~input_o\ & (\adc_dac|audio_dac|channel_1\(14)))) # (\adc_dac|audio_dac|last~q\ & (!\AUD_DACLRCK~input_o\ & 
-- ((\adc_dac|audio_dac|channel_0\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010011011110111111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adc_dac|audio_dac|ALT_INV_last~q\,
	datab => \ALT_INV_AUD_DACLRCK~input_o\,
	datac => \adc_dac|audio_dac|ALT_INV_channel_1\(14),
	datad => \adc_dac|audio_dac|ALT_INV_channel_0\(14),
	dataf => \adc_dac|audio_dac|ALT_INV_shift\(13),
	combout => \adc_dac|audio_dac|shift~1_combout\);

-- Location: FF_X29_Y58_N11
\adc_dac|audio_dac|shift[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|shift~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|shift\(14));

-- Location: LABCELL_X29_Y58_N30
\adc_dac|audio_dac|shift~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adc_dac|audio_dac|shift~0_combout\ = ( \adc_dac|audio_dac|shift\(14) & ( (!\AUD_DACLRCK~input_o\ & (((!\adc_dac|audio_dac|last~q\)) # (\adc_dac|audio_dac|channel_0\(15)))) # (\AUD_DACLRCK~input_o\ & (((\adc_dac|audio_dac|channel_1\(15)) # 
-- (\adc_dac|audio_dac|last~q\)))) ) ) # ( !\adc_dac|audio_dac|shift\(14) & ( (!\AUD_DACLRCK~input_o\ & (\adc_dac|audio_dac|channel_0\(15) & (\adc_dac|audio_dac|last~q\))) # (\AUD_DACLRCK~input_o\ & (((!\adc_dac|audio_dac|last~q\ & 
-- \adc_dac|audio_dac|channel_1\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000000100101001010100111111101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_AUD_DACLRCK~input_o\,
	datab => \adc_dac|audio_dac|ALT_INV_channel_0\(15),
	datac => \adc_dac|audio_dac|ALT_INV_last~q\,
	datad => \adc_dac|audio_dac|ALT_INV_channel_1\(15),
	dataf => \adc_dac|audio_dac|ALT_INV_shift\(14),
	combout => \adc_dac|audio_dac|shift~0_combout\);

-- Location: FF_X29_Y58_N31
\adc_dac|audio_dac|shift[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \AUD_BCLK~inputCLKENA0_outclk\,
	d => \adc_dac|audio_dac|shift~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \adc_dac|audio_dac|shift\(15));

-- Location: PLLREFCLKSELECT_X89_Y7_N0
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_2",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X89_Y1_N0
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "none",
	nreset_invert => "true",
	output_clock_frequency => "725.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 20,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "m_cnt",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 15,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 14,
	pll_m_cnt_odd_div_duty_en => "true",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 1,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|fboutclk_wire\(0),
	ecnc1test => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	cntnen => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|fboutclk_wire\(0),
	tclk => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X89_Y5_N0
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\,
	shift => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	shiften => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X89_Y0_N1
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 30,
	dprio0_cnt_lo_div => 29,
	dprio0_cnt_odd_div_even_duty_en => "true",
	duty_cycle => 50,
	output_clock_frequency => "12.288135 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 0)
-- pragma translate_on
PORT MAP (
	nen0 => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0\,
	tclk0 => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|outclk_wire\(0));

-- Location: CLKCTRL_G8
\adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|outclk_wire\(0),
	outclk => \adc_dac|audio_clock|audio_pll_0|audio_pll|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\);

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: LABCELL_X85_Y15_N0
\asp_example|hexn[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hexn[0]~0_combout\ = ( !\asp_example|hexn\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \asp_example|ALT_INV_hexn\(0),
	combout => \asp_example|hexn[0]~0_combout\);

-- Location: FF_X85_Y15_N2
\asp_example|hexn[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|hexn[0]~0_combout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(0));

-- Location: MLABCELL_X87_Y16_N30
\asp_example|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~1_sumout\ = SUM(( \asp_example|hexn\(0) ) + ( \asp_example|hexn\(1) ) + ( !VCC ))
-- \asp_example|Add0~2\ = CARRY(( \asp_example|hexn\(0) ) + ( \asp_example|hexn\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_example|ALT_INV_hexn\(1),
	datac => \asp_example|ALT_INV_hexn\(0),
	cin => GND,
	sumout => \asp_example|Add0~1_sumout\,
	cout => \asp_example|Add0~2\);

-- Location: FF_X87_Y16_N32
\asp_example|hexn[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~1_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(1));

-- Location: MLABCELL_X87_Y16_N33
\asp_example|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~5_sumout\ = SUM(( \asp_example|hexn\(2) ) + ( GND ) + ( \asp_example|Add0~2\ ))
-- \asp_example|Add0~6\ = CARRY(( \asp_example|hexn\(2) ) + ( GND ) + ( \asp_example|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(2),
	cin => \asp_example|Add0~2\,
	sumout => \asp_example|Add0~5_sumout\,
	cout => \asp_example|Add0~6\);

-- Location: FF_X87_Y16_N35
\asp_example|hexn[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~5_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(2));

-- Location: MLABCELL_X87_Y16_N36
\asp_example|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~9_sumout\ = SUM(( \asp_example|hexn\(3) ) + ( GND ) + ( \asp_example|Add0~6\ ))
-- \asp_example|Add0~10\ = CARRY(( \asp_example|hexn\(3) ) + ( GND ) + ( \asp_example|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_example|ALT_INV_hexn\(3),
	cin => \asp_example|Add0~6\,
	sumout => \asp_example|Add0~9_sumout\,
	cout => \asp_example|Add0~10\);

-- Location: FF_X87_Y16_N38
\asp_example|hexn[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~9_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(3));

-- Location: LABCELL_X85_Y15_N6
\asp_example|hs6|hs0|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs0|Mux6~0_combout\ = ( \asp_example|hexn\(0) & ( \asp_example|hexn\(2) & ( (\asp_example|hexn\(3) & !\asp_example|hexn\(1)) ) ) ) # ( !\asp_example|hexn\(0) & ( \asp_example|hexn\(2) & ( (!\asp_example|hexn\(3) & !\asp_example|hexn\(1)) 
-- ) ) ) # ( \asp_example|hexn\(0) & ( !\asp_example|hexn\(2) & ( !\asp_example|hexn\(3) $ (\asp_example|hexn\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110011001100110001000100010000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(3),
	datab => \asp_example|ALT_INV_hexn\(1),
	datae => \asp_example|ALT_INV_hexn\(0),
	dataf => \asp_example|ALT_INV_hexn\(2),
	combout => \asp_example|hs6|hs0|Mux6~0_combout\);

-- Location: LABCELL_X85_Y15_N15
\asp_example|hs6|hs0|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs0|Mux5~0_combout\ = ( \asp_example|hexn\(0) & ( \asp_example|hexn\(2) & ( !\asp_example|hexn\(1) $ (\asp_example|hexn\(3)) ) ) ) # ( !\asp_example|hexn\(0) & ( \asp_example|hexn\(2) & ( (\asp_example|hexn\(3)) # (\asp_example|hexn\(1)) 
-- ) ) ) # ( \asp_example|hexn\(0) & ( !\asp_example|hexn\(2) & ( (\asp_example|hexn\(1) & \asp_example|hexn\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100001111111111111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_example|ALT_INV_hexn\(1),
	datad => \asp_example|ALT_INV_hexn\(3),
	datae => \asp_example|ALT_INV_hexn\(0),
	dataf => \asp_example|ALT_INV_hexn\(2),
	combout => \asp_example|hs6|hs0|Mux5~0_combout\);

-- Location: LABCELL_X85_Y15_N48
\asp_example|hs6|hs0|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs0|Mux4~0_combout\ = ( \asp_example|hexn\(0) & ( \asp_example|hexn\(2) & ( (\asp_example|hexn\(3) & \asp_example|hexn\(1)) ) ) ) # ( !\asp_example|hexn\(0) & ( \asp_example|hexn\(2) & ( \asp_example|hexn\(3) ) ) ) # ( 
-- !\asp_example|hexn\(0) & ( !\asp_example|hexn\(2) & ( (!\asp_example|hexn\(3) & \asp_example|hexn\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000000000000000001010101010101010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(3),
	datab => \asp_example|ALT_INV_hexn\(1),
	datae => \asp_example|ALT_INV_hexn\(0),
	dataf => \asp_example|ALT_INV_hexn\(2),
	combout => \asp_example|hs6|hs0|Mux4~0_combout\);

-- Location: LABCELL_X85_Y15_N57
\asp_example|hs6|hs0|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs0|Mux3~0_combout\ = ( \asp_example|hexn\(0) & ( \asp_example|hexn\(2) & ( \asp_example|hexn\(1) ) ) ) # ( !\asp_example|hexn\(0) & ( \asp_example|hexn\(2) & ( (!\asp_example|hexn\(1) & !\asp_example|hexn\(3)) ) ) ) # ( 
-- \asp_example|hexn\(0) & ( !\asp_example|hexn\(2) & ( (!\asp_example|hexn\(1) & !\asp_example|hexn\(3)) ) ) ) # ( !\asp_example|hexn\(0) & ( !\asp_example|hexn\(2) & ( (\asp_example|hexn\(1) & \asp_example|hexn\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100000000000011110000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_example|ALT_INV_hexn\(1),
	datad => \asp_example|ALT_INV_hexn\(3),
	datae => \asp_example|ALT_INV_hexn\(0),
	dataf => \asp_example|ALT_INV_hexn\(2),
	combout => \asp_example|hs6|hs0|Mux3~0_combout\);

-- Location: LABCELL_X85_Y15_N30
\asp_example|hs6|hs0|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs0|Mux2~0_combout\ = ( \asp_example|hexn\(0) & ( \asp_example|hexn\(2) & ( !\asp_example|hexn\(3) ) ) ) # ( !\asp_example|hexn\(0) & ( \asp_example|hexn\(2) & ( (!\asp_example|hexn\(3) & !\asp_example|hexn\(1)) ) ) ) # ( 
-- \asp_example|hexn\(0) & ( !\asp_example|hexn\(2) & ( (!\asp_example|hexn\(3)) # (!\asp_example|hexn\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111010001000100010001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(3),
	datab => \asp_example|ALT_INV_hexn\(1),
	datae => \asp_example|ALT_INV_hexn\(0),
	dataf => \asp_example|ALT_INV_hexn\(2),
	combout => \asp_example|hs6|hs0|Mux2~0_combout\);

-- Location: LABCELL_X85_Y15_N39
\asp_example|hs6|hs0|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs0|Mux1~0_combout\ = ( \asp_example|hexn\(0) & ( \asp_example|hexn\(2) & ( !\asp_example|hexn\(1) $ (!\asp_example|hexn\(3)) ) ) ) # ( \asp_example|hexn\(0) & ( !\asp_example|hexn\(2) & ( !\asp_example|hexn\(3) ) ) ) # ( 
-- !\asp_example|hexn\(0) & ( !\asp_example|hexn\(2) & ( (\asp_example|hexn\(1) & !\asp_example|hexn\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000111111110000000000000000000000000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_example|ALT_INV_hexn\(1),
	datad => \asp_example|ALT_INV_hexn\(3),
	datae => \asp_example|ALT_INV_hexn\(0),
	dataf => \asp_example|ALT_INV_hexn\(2),
	combout => \asp_example|hs6|hs0|Mux1~0_combout\);

-- Location: LABCELL_X85_Y15_N42
\asp_example|hs6|hs0|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs0|Mux0~0_combout\ = ( \asp_example|hexn\(0) & ( \asp_example|hexn\(2) & ( (!\asp_example|hexn\(1)) # (\asp_example|hexn\(3)) ) ) ) # ( !\asp_example|hexn\(0) & ( \asp_example|hexn\(2) & ( (!\asp_example|hexn\(3)) # 
-- (\asp_example|hexn\(1)) ) ) ) # ( \asp_example|hexn\(0) & ( !\asp_example|hexn\(2) & ( (\asp_example|hexn\(1)) # (\asp_example|hexn\(3)) ) ) ) # ( !\asp_example|hexn\(0) & ( !\asp_example|hexn\(2) & ( (\asp_example|hexn\(1)) # (\asp_example|hexn\(3)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011110111011101110111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(3),
	datab => \asp_example|ALT_INV_hexn\(1),
	datae => \asp_example|ALT_INV_hexn\(0),
	dataf => \asp_example|ALT_INV_hexn\(2),
	combout => \asp_example|hs6|hs0|Mux0~0_combout\);

-- Location: MLABCELL_X87_Y16_N39
\asp_example|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~13_sumout\ = SUM(( \asp_example|hexn\(4) ) + ( GND ) + ( \asp_example|Add0~10\ ))
-- \asp_example|Add0~14\ = CARRY(( \asp_example|hexn\(4) ) + ( GND ) + ( \asp_example|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_example|ALT_INV_hexn\(4),
	cin => \asp_example|Add0~10\,
	sumout => \asp_example|Add0~13_sumout\,
	cout => \asp_example|Add0~14\);

-- Location: FF_X87_Y16_N41
\asp_example|hexn[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~13_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(4));

-- Location: MLABCELL_X87_Y16_N42
\asp_example|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~17_sumout\ = SUM(( \asp_example|hexn\(5) ) + ( GND ) + ( \asp_example|Add0~14\ ))
-- \asp_example|Add0~18\ = CARRY(( \asp_example|hexn\(5) ) + ( GND ) + ( \asp_example|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_example|ALT_INV_hexn\(5),
	cin => \asp_example|Add0~14\,
	sumout => \asp_example|Add0~17_sumout\,
	cout => \asp_example|Add0~18\);

-- Location: FF_X87_Y16_N44
\asp_example|hexn[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~17_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(5));

-- Location: MLABCELL_X87_Y16_N45
\asp_example|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~21_sumout\ = SUM(( \asp_example|hexn\(6) ) + ( GND ) + ( \asp_example|Add0~18\ ))
-- \asp_example|Add0~22\ = CARRY(( \asp_example|hexn\(6) ) + ( GND ) + ( \asp_example|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_example|ALT_INV_hexn\(6),
	cin => \asp_example|Add0~18\,
	sumout => \asp_example|Add0~21_sumout\,
	cout => \asp_example|Add0~22\);

-- Location: FF_X87_Y16_N47
\asp_example|hexn[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~21_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(6));

-- Location: MLABCELL_X87_Y16_N48
\asp_example|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~25_sumout\ = SUM(( \asp_example|hexn\(7) ) + ( GND ) + ( \asp_example|Add0~22\ ))
-- \asp_example|Add0~26\ = CARRY(( \asp_example|hexn\(7) ) + ( GND ) + ( \asp_example|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_example|ALT_INV_hexn\(7),
	cin => \asp_example|Add0~22\,
	sumout => \asp_example|Add0~25_sumout\,
	cout => \asp_example|Add0~26\);

-- Location: FF_X87_Y16_N50
\asp_example|hexn[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~25_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(7));

-- Location: MLABCELL_X87_Y16_N0
\asp_example|hs6|hs1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs1|Mux6~0_combout\ = ( \asp_example|hexn\(6) & ( \asp_example|hexn\(4) & ( (!\asp_example|hexn\(5) & \asp_example|hexn\(7)) ) ) ) # ( !\asp_example|hexn\(6) & ( \asp_example|hexn\(4) & ( !\asp_example|hexn\(5) $ (\asp_example|hexn\(7)) ) 
-- ) ) # ( \asp_example|hexn\(6) & ( !\asp_example|hexn\(4) & ( (!\asp_example|hexn\(5) & !\asp_example|hexn\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000011000011110000110000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_example|ALT_INV_hexn\(5),
	datac => \asp_example|ALT_INV_hexn\(7),
	datae => \asp_example|ALT_INV_hexn\(6),
	dataf => \asp_example|ALT_INV_hexn\(4),
	combout => \asp_example|hs6|hs1|Mux6~0_combout\);

-- Location: MLABCELL_X87_Y16_N9
\asp_example|hs6|hs1|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs1|Mux5~0_combout\ = ( \asp_example|hexn\(6) & ( \asp_example|hexn\(4) & ( !\asp_example|hexn\(7) $ (\asp_example|hexn\(5)) ) ) ) # ( !\asp_example|hexn\(6) & ( \asp_example|hexn\(4) & ( (\asp_example|hexn\(7) & \asp_example|hexn\(5)) ) 
-- ) ) # ( \asp_example|hexn\(6) & ( !\asp_example|hexn\(4) & ( (\asp_example|hexn\(5)) # (\asp_example|hexn\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110101111100000101000001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(7),
	datac => \asp_example|ALT_INV_hexn\(5),
	datae => \asp_example|ALT_INV_hexn\(6),
	dataf => \asp_example|ALT_INV_hexn\(4),
	combout => \asp_example|hs6|hs1|Mux5~0_combout\);

-- Location: MLABCELL_X87_Y16_N12
\asp_example|hs6|hs1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs1|Mux4~0_combout\ = ( \asp_example|hexn\(4) & ( (\asp_example|hexn\(7) & (\asp_example|hexn\(5) & \asp_example|hexn\(6))) ) ) # ( !\asp_example|hexn\(4) & ( (!\asp_example|hexn\(7) & (\asp_example|hexn\(5) & !\asp_example|hexn\(6))) # 
-- (\asp_example|hexn\(7) & ((\asp_example|hexn\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001010101001000100101010100000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(7),
	datab => \asp_example|ALT_INV_hexn\(5),
	datad => \asp_example|ALT_INV_hexn\(6),
	dataf => \asp_example|ALT_INV_hexn\(4),
	combout => \asp_example|hs6|hs1|Mux4~0_combout\);

-- Location: MLABCELL_X87_Y16_N15
\asp_example|hs6|hs1|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs1|Mux3~0_combout\ = ( \asp_example|hexn\(4) & ( (!\asp_example|hexn\(5) & (!\asp_example|hexn\(7) & !\asp_example|hexn\(6))) # (\asp_example|hexn\(5) & ((\asp_example|hexn\(6)))) ) ) # ( !\asp_example|hexn\(4) & ( 
-- (!\asp_example|hexn\(7) & (!\asp_example|hexn\(5) & \asp_example|hexn\(6))) # (\asp_example|hexn\(7) & (\asp_example|hexn\(5) & !\asp_example|hexn\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100000011000000110000001100010000011100000111000001110000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(7),
	datab => \asp_example|ALT_INV_hexn\(5),
	datac => \asp_example|ALT_INV_hexn\(6),
	dataf => \asp_example|ALT_INV_hexn\(4),
	combout => \asp_example|hs6|hs1|Mux3~0_combout\);

-- Location: MLABCELL_X87_Y16_N18
\asp_example|hs6|hs1|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs1|Mux2~0_combout\ = ( \asp_example|hexn\(4) & ( (!\asp_example|hexn\(7)) # ((!\asp_example|hexn\(5) & !\asp_example|hexn\(6))) ) ) # ( !\asp_example|hexn\(4) & ( (!\asp_example|hexn\(7) & (!\asp_example|hexn\(5) & 
-- \asp_example|hexn\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100011101110101010101110111010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(7),
	datab => \asp_example|ALT_INV_hexn\(5),
	datad => \asp_example|ALT_INV_hexn\(6),
	dataf => \asp_example|ALT_INV_hexn\(4),
	combout => \asp_example|hs6|hs1|Mux2~0_combout\);

-- Location: MLABCELL_X87_Y16_N21
\asp_example|hs6|hs1|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs1|Mux1~0_combout\ = ( \asp_example|hexn\(4) & ( !\asp_example|hexn\(7) $ (((!\asp_example|hexn\(5) & \asp_example|hexn\(6)))) ) ) # ( !\asp_example|hexn\(4) & ( (!\asp_example|hexn\(7) & (\asp_example|hexn\(5) & !\asp_example|hexn\(6))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000010101010010110101010101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(7),
	datac => \asp_example|ALT_INV_hexn\(5),
	datad => \asp_example|ALT_INV_hexn\(6),
	dataf => \asp_example|ALT_INV_hexn\(4),
	combout => \asp_example|hs6|hs1|Mux1~0_combout\);

-- Location: MLABCELL_X87_Y16_N24
\asp_example|hs6|hs1|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs1|Mux0~0_combout\ = ( \asp_example|hexn\(6) & ( \asp_example|hexn\(4) & ( (!\asp_example|hexn\(5)) # (\asp_example|hexn\(7)) ) ) ) # ( !\asp_example|hexn\(6) & ( \asp_example|hexn\(4) & ( (\asp_example|hexn\(7)) # 
-- (\asp_example|hexn\(5)) ) ) ) # ( \asp_example|hexn\(6) & ( !\asp_example|hexn\(4) & ( (!\asp_example|hexn\(7)) # (\asp_example|hexn\(5)) ) ) ) # ( !\asp_example|hexn\(6) & ( !\asp_example|hexn\(4) & ( (\asp_example|hexn\(7)) # (\asp_example|hexn\(5)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111111100111111001100111111001111111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_example|ALT_INV_hexn\(5),
	datac => \asp_example|ALT_INV_hexn\(7),
	datae => \asp_example|ALT_INV_hexn\(6),
	dataf => \asp_example|ALT_INV_hexn\(4),
	combout => \asp_example|hs6|hs1|Mux0~0_combout\);

-- Location: MLABCELL_X87_Y16_N51
\asp_example|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~29_sumout\ = SUM(( \asp_example|hexn\(8) ) + ( GND ) + ( \asp_example|Add0~26\ ))
-- \asp_example|Add0~30\ = CARRY(( \asp_example|hexn\(8) ) + ( GND ) + ( \asp_example|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(8),
	cin => \asp_example|Add0~26\,
	sumout => \asp_example|Add0~29_sumout\,
	cout => \asp_example|Add0~30\);

-- Location: FF_X87_Y16_N53
\asp_example|hexn[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~29_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(8));

-- Location: MLABCELL_X87_Y16_N54
\asp_example|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~33_sumout\ = SUM(( \asp_example|hexn\(9) ) + ( GND ) + ( \asp_example|Add0~30\ ))
-- \asp_example|Add0~34\ = CARRY(( \asp_example|hexn\(9) ) + ( GND ) + ( \asp_example|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_example|ALT_INV_hexn\(9),
	cin => \asp_example|Add0~30\,
	sumout => \asp_example|Add0~33_sumout\,
	cout => \asp_example|Add0~34\);

-- Location: FF_X87_Y16_N56
\asp_example|hexn[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~33_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(9));

-- Location: MLABCELL_X87_Y16_N57
\asp_example|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~37_sumout\ = SUM(( \asp_example|hexn\(10) ) + ( GND ) + ( \asp_example|Add0~34\ ))
-- \asp_example|Add0~38\ = CARRY(( \asp_example|hexn\(10) ) + ( GND ) + ( \asp_example|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_example|ALT_INV_hexn\(10),
	cin => \asp_example|Add0~34\,
	sumout => \asp_example|Add0~37_sumout\,
	cout => \asp_example|Add0~38\);

-- Location: FF_X87_Y16_N59
\asp_example|hexn[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~37_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(10));

-- Location: MLABCELL_X87_Y15_N0
\asp_example|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~41_sumout\ = SUM(( \asp_example|hexn\(11) ) + ( GND ) + ( \asp_example|Add0~38\ ))
-- \asp_example|Add0~42\ = CARRY(( \asp_example|hexn\(11) ) + ( GND ) + ( \asp_example|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_example|ALT_INV_hexn\(11),
	cin => \asp_example|Add0~38\,
	sumout => \asp_example|Add0~41_sumout\,
	cout => \asp_example|Add0~42\);

-- Location: FF_X87_Y15_N2
\asp_example|hexn[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~41_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(11));

-- Location: LABCELL_X88_Y15_N3
\asp_example|hs6|hs2|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs2|Mux6~0_combout\ = ( \asp_example|hexn\(8) & ( (!\asp_example|hexn\(9) & (!\asp_example|hexn\(10) $ (\asp_example|hexn\(11)))) # (\asp_example|hexn\(9) & (!\asp_example|hexn\(10) & \asp_example|hexn\(11))) ) ) # ( 
-- !\asp_example|hexn\(8) & ( (!\asp_example|hexn\(9) & (\asp_example|hexn\(10) & !\asp_example|hexn\(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000010100000010110101010000001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(9),
	datac => \asp_example|ALT_INV_hexn\(10),
	datad => \asp_example|ALT_INV_hexn\(11),
	dataf => \asp_example|ALT_INV_hexn\(8),
	combout => \asp_example|hs6|hs2|Mux6~0_combout\);

-- Location: LABCELL_X85_Y15_N18
\asp_example|hs6|hs2|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs2|Mux5~0_combout\ = ( \asp_example|hexn\(11) & ( \asp_example|hexn\(8) & ( \asp_example|hexn\(9) ) ) ) # ( !\asp_example|hexn\(11) & ( \asp_example|hexn\(8) & ( (\asp_example|hexn\(10) & !\asp_example|hexn\(9)) ) ) ) # ( 
-- \asp_example|hexn\(11) & ( !\asp_example|hexn\(8) & ( \asp_example|hexn\(10) ) ) ) # ( !\asp_example|hexn\(11) & ( !\asp_example|hexn\(8) & ( (\asp_example|hexn\(10) & \asp_example|hexn\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011001100110011001100110000001100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_example|ALT_INV_hexn\(10),
	datac => \asp_example|ALT_INV_hexn\(9),
	datae => \asp_example|ALT_INV_hexn\(11),
	dataf => \asp_example|ALT_INV_hexn\(8),
	combout => \asp_example|hs6|hs2|Mux5~0_combout\);

-- Location: LABCELL_X88_Y15_N39
\asp_example|hs6|hs2|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs2|Mux4~0_combout\ = ( \asp_example|hexn\(8) & ( (\asp_example|hexn\(9) & (\asp_example|hexn\(10) & \asp_example|hexn\(11))) ) ) # ( !\asp_example|hexn\(8) & ( (!\asp_example|hexn\(10) & (\asp_example|hexn\(9) & !\asp_example|hexn\(11))) 
-- # (\asp_example|hexn\(10) & ((\asp_example|hexn\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000001111010100000000111100000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(9),
	datac => \asp_example|ALT_INV_hexn\(10),
	datad => \asp_example|ALT_INV_hexn\(11),
	dataf => \asp_example|ALT_INV_hexn\(8),
	combout => \asp_example|hs6|hs2|Mux4~0_combout\);

-- Location: LABCELL_X88_Y15_N12
\asp_example|hs6|hs2|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs2|Mux3~0_combout\ = ( \asp_example|hexn\(8) & ( (!\asp_example|hexn\(9) & (!\asp_example|hexn\(10) & !\asp_example|hexn\(11))) # (\asp_example|hexn\(9) & (\asp_example|hexn\(10))) ) ) # ( !\asp_example|hexn\(8) & ( 
-- (!\asp_example|hexn\(9) & (\asp_example|hexn\(10) & !\asp_example|hexn\(11))) # (\asp_example|hexn\(9) & (!\asp_example|hexn\(10) & \asp_example|hexn\(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010000100100001001000010010010010001100100011001000110010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(9),
	datab => \asp_example|ALT_INV_hexn\(10),
	datac => \asp_example|ALT_INV_hexn\(11),
	dataf => \asp_example|ALT_INV_hexn\(8),
	combout => \asp_example|hs6|hs2|Mux3~0_combout\);

-- Location: LABCELL_X88_Y15_N15
\asp_example|hs6|hs2|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs2|Mux2~0_combout\ = ( \asp_example|hexn\(8) & ( (!\asp_example|hexn\(11)) # ((!\asp_example|hexn\(9) & !\asp_example|hexn\(10))) ) ) # ( !\asp_example|hexn\(8) & ( (!\asp_example|hexn\(9) & (\asp_example|hexn\(10) & 
-- !\asp_example|hexn\(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000011111111100010001111111110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(9),
	datab => \asp_example|ALT_INV_hexn\(10),
	datad => \asp_example|ALT_INV_hexn\(11),
	dataf => \asp_example|ALT_INV_hexn\(8),
	combout => \asp_example|hs6|hs2|Mux2~0_combout\);

-- Location: LABCELL_X88_Y15_N18
\asp_example|hs6|hs2|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs2|Mux1~0_combout\ = ( \asp_example|hexn\(8) & ( !\asp_example|hexn\(11) $ (((\asp_example|hexn\(10) & !\asp_example|hexn\(9)))) ) ) # ( !\asp_example|hexn\(8) & ( (!\asp_example|hexn\(10) & (\asp_example|hexn\(9) & 
-- !\asp_example|hexn\(11))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000011001111001100001100111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_example|ALT_INV_hexn\(10),
	datac => \asp_example|ALT_INV_hexn\(9),
	datad => \asp_example|ALT_INV_hexn\(11),
	dataf => \asp_example|ALT_INV_hexn\(8),
	combout => \asp_example|hs6|hs2|Mux1~0_combout\);

-- Location: LABCELL_X88_Y15_N21
\asp_example|hs6|hs2|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs2|Mux0~0_combout\ = ( \asp_example|hexn\(8) & ( (!\asp_example|hexn\(9) $ (!\asp_example|hexn\(10))) # (\asp_example|hexn\(11)) ) ) # ( !\asp_example|hexn\(8) & ( (!\asp_example|hexn\(10) $ (!\asp_example|hexn\(11))) # 
-- (\asp_example|hexn\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011111011101011101111101110101100110111111110110011011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(9),
	datab => \asp_example|ALT_INV_hexn\(10),
	datad => \asp_example|ALT_INV_hexn\(11),
	dataf => \asp_example|ALT_INV_hexn\(8),
	combout => \asp_example|hs6|hs2|Mux0~0_combout\);

-- Location: MLABCELL_X87_Y15_N3
\asp_example|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~45_sumout\ = SUM(( \asp_example|hexn\(12) ) + ( GND ) + ( \asp_example|Add0~42\ ))
-- \asp_example|Add0~46\ = CARRY(( \asp_example|hexn\(12) ) + ( GND ) + ( \asp_example|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(12),
	cin => \asp_example|Add0~42\,
	sumout => \asp_example|Add0~45_sumout\,
	cout => \asp_example|Add0~46\);

-- Location: FF_X87_Y15_N5
\asp_example|hexn[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~45_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(12));

-- Location: MLABCELL_X87_Y15_N6
\asp_example|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~49_sumout\ = SUM(( \asp_example|hexn\(13) ) + ( GND ) + ( \asp_example|Add0~46\ ))
-- \asp_example|Add0~50\ = CARRY(( \asp_example|hexn\(13) ) + ( GND ) + ( \asp_example|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_example|ALT_INV_hexn\(13),
	cin => \asp_example|Add0~46\,
	sumout => \asp_example|Add0~49_sumout\,
	cout => \asp_example|Add0~50\);

-- Location: FF_X87_Y15_N8
\asp_example|hexn[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~49_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(13));

-- Location: MLABCELL_X87_Y15_N9
\asp_example|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~53_sumout\ = SUM(( \asp_example|hexn\(14) ) + ( GND ) + ( \asp_example|Add0~50\ ))
-- \asp_example|Add0~54\ = CARRY(( \asp_example|hexn\(14) ) + ( GND ) + ( \asp_example|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_example|ALT_INV_hexn\(14),
	cin => \asp_example|Add0~50\,
	sumout => \asp_example|Add0~53_sumout\,
	cout => \asp_example|Add0~54\);

-- Location: FF_X87_Y15_N11
\asp_example|hexn[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~53_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(14));

-- Location: MLABCELL_X87_Y15_N12
\asp_example|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~57_sumout\ = SUM(( \asp_example|hexn\(15) ) + ( GND ) + ( \asp_example|Add0~54\ ))
-- \asp_example|Add0~58\ = CARRY(( \asp_example|hexn\(15) ) + ( GND ) + ( \asp_example|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_example|ALT_INV_hexn\(15),
	cin => \asp_example|Add0~54\,
	sumout => \asp_example|Add0~57_sumout\,
	cout => \asp_example|Add0~58\);

-- Location: FF_X87_Y15_N14
\asp_example|hexn[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~57_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(15));

-- Location: LABCELL_X88_Y15_N27
\asp_example|hs6|hs3|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs3|Mux6~0_combout\ = ( \asp_example|hexn\(13) & ( (\asp_example|hexn\(15) & (!\asp_example|hexn\(14) & \asp_example|hexn\(12))) ) ) # ( !\asp_example|hexn\(13) & ( (!\asp_example|hexn\(15) & (!\asp_example|hexn\(14) $ 
-- (!\asp_example|hexn\(12)))) # (\asp_example|hexn\(15) & (\asp_example|hexn\(14) & \asp_example|hexn\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010100101000010101010010100000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(15),
	datac => \asp_example|ALT_INV_hexn\(14),
	datad => \asp_example|ALT_INV_hexn\(12),
	dataf => \asp_example|ALT_INV_hexn\(13),
	combout => \asp_example|hs6|hs3|Mux6~0_combout\);

-- Location: LABCELL_X88_Y15_N30
\asp_example|hs6|hs3|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs3|Mux5~0_combout\ = ( \asp_example|hexn\(13) & ( (!\asp_example|hexn\(12) & (\asp_example|hexn\(14))) # (\asp_example|hexn\(12) & ((\asp_example|hexn\(15)))) ) ) # ( !\asp_example|hexn\(13) & ( (\asp_example|hexn\(14) & 
-- (!\asp_example|hexn\(12) $ (!\asp_example|hexn\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100100010000100010010001000100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(12),
	datab => \asp_example|ALT_INV_hexn\(14),
	datad => \asp_example|ALT_INV_hexn\(15),
	dataf => \asp_example|ALT_INV_hexn\(13),
	combout => \asp_example|hs6|hs3|Mux5~0_combout\);

-- Location: LABCELL_X88_Y15_N9
\asp_example|hs6|hs3|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs3|Mux4~0_combout\ = ( \asp_example|hexn\(13) & ( (!\asp_example|hexn\(14) & (!\asp_example|hexn\(12) & !\asp_example|hexn\(15))) # (\asp_example|hexn\(14) & ((\asp_example|hexn\(15)))) ) ) # ( !\asp_example|hexn\(13) & ( 
-- (!\asp_example|hexn\(12) & (\asp_example|hexn\(14) & \asp_example|hexn\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001010001000001100111000100000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(12),
	datab => \asp_example|ALT_INV_hexn\(14),
	datad => \asp_example|ALT_INV_hexn\(15),
	dataf => \asp_example|ALT_INV_hexn\(13),
	combout => \asp_example|hs6|hs3|Mux4~0_combout\);

-- Location: LABCELL_X88_Y15_N42
\asp_example|hs6|hs3|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs3|Mux3~0_combout\ = ( \asp_example|hexn\(13) & ( (!\asp_example|hexn\(12) & (!\asp_example|hexn\(14) & \asp_example|hexn\(15))) # (\asp_example|hexn\(12) & (\asp_example|hexn\(14))) ) ) # ( !\asp_example|hexn\(13) & ( 
-- (!\asp_example|hexn\(15) & (!\asp_example|hexn\(12) $ (!\asp_example|hexn\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011000000000011001100000000000010001100110010001000110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(12),
	datab => \asp_example|ALT_INV_hexn\(14),
	datad => \asp_example|ALT_INV_hexn\(15),
	dataf => \asp_example|ALT_INV_hexn\(13),
	combout => \asp_example|hs6|hs3|Mux3~0_combout\);

-- Location: LABCELL_X88_Y15_N6
\asp_example|hs6|hs3|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs3|Mux2~0_combout\ = ( \asp_example|hexn\(13) & ( (\asp_example|hexn\(12) & !\asp_example|hexn\(15)) ) ) # ( !\asp_example|hexn\(13) & ( (!\asp_example|hexn\(14) & (\asp_example|hexn\(12))) # (\asp_example|hexn\(14) & 
-- ((!\asp_example|hexn\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101000100011101110100010001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(12),
	datab => \asp_example|ALT_INV_hexn\(14),
	datad => \asp_example|ALT_INV_hexn\(15),
	dataf => \asp_example|ALT_INV_hexn\(13),
	combout => \asp_example|hs6|hs3|Mux2~0_combout\);

-- Location: LABCELL_X88_Y15_N45
\asp_example|hs6|hs3|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs3|Mux1~0_combout\ = ( \asp_example|hexn\(13) & ( (!\asp_example|hexn\(15) & ((!\asp_example|hexn\(14)) # (\asp_example|hexn\(12)))) ) ) # ( !\asp_example|hexn\(13) & ( (\asp_example|hexn\(12) & (!\asp_example|hexn\(14) $ 
-- (\asp_example|hexn\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000010001010001000001000111011101000000001101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(12),
	datab => \asp_example|ALT_INV_hexn\(14),
	datad => \asp_example|ALT_INV_hexn\(15),
	dataf => \asp_example|ALT_INV_hexn\(13),
	combout => \asp_example|hs6|hs3|Mux1~0_combout\);

-- Location: LABCELL_X88_Y15_N33
\asp_example|hs6|hs3|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs3|Mux0~0_combout\ = ( \asp_example|hexn\(13) & ( (!\asp_example|hexn\(12)) # ((!\asp_example|hexn\(14)) # (\asp_example|hexn\(15))) ) ) # ( !\asp_example|hexn\(13) & ( (!\asp_example|hexn\(14) & ((\asp_example|hexn\(15)))) # 
-- (\asp_example|hexn\(14) & ((!\asp_example|hexn\(15)) # (\asp_example|hexn\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111011101001100111101110111101110111111111110111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(12),
	datab => \asp_example|ALT_INV_hexn\(14),
	datad => \asp_example|ALT_INV_hexn\(15),
	dataf => \asp_example|ALT_INV_hexn\(13),
	combout => \asp_example|hs6|hs3|Mux0~0_combout\);

-- Location: MLABCELL_X87_Y15_N15
\asp_example|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~61_sumout\ = SUM(( \asp_example|hexn\(16) ) + ( GND ) + ( \asp_example|Add0~58\ ))
-- \asp_example|Add0~62\ = CARRY(( \asp_example|hexn\(16) ) + ( GND ) + ( \asp_example|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_example|ALT_INV_hexn\(16),
	cin => \asp_example|Add0~58\,
	sumout => \asp_example|Add0~61_sumout\,
	cout => \asp_example|Add0~62\);

-- Location: FF_X87_Y15_N17
\asp_example|hexn[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~61_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(16));

-- Location: MLABCELL_X87_Y15_N18
\asp_example|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~65_sumout\ = SUM(( \asp_example|hexn\(17) ) + ( GND ) + ( \asp_example|Add0~62\ ))
-- \asp_example|Add0~66\ = CARRY(( \asp_example|hexn\(17) ) + ( GND ) + ( \asp_example|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_example|ALT_INV_hexn\(17),
	cin => \asp_example|Add0~62\,
	sumout => \asp_example|Add0~65_sumout\,
	cout => \asp_example|Add0~66\);

-- Location: FF_X87_Y15_N20
\asp_example|hexn[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~65_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(17));

-- Location: MLABCELL_X87_Y15_N21
\asp_example|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~69_sumout\ = SUM(( \asp_example|hexn\(18) ) + ( GND ) + ( \asp_example|Add0~66\ ))
-- \asp_example|Add0~70\ = CARRY(( \asp_example|hexn\(18) ) + ( GND ) + ( \asp_example|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(18),
	cin => \asp_example|Add0~66\,
	sumout => \asp_example|Add0~69_sumout\,
	cout => \asp_example|Add0~70\);

-- Location: FF_X87_Y15_N23
\asp_example|hexn[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~69_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(18));

-- Location: MLABCELL_X87_Y15_N24
\asp_example|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~73_sumout\ = SUM(( \asp_example|hexn\(19) ) + ( GND ) + ( \asp_example|Add0~70\ ))
-- \asp_example|Add0~74\ = CARRY(( \asp_example|hexn\(19) ) + ( GND ) + ( \asp_example|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_example|ALT_INV_hexn\(19),
	cin => \asp_example|Add0~70\,
	sumout => \asp_example|Add0~73_sumout\,
	cout => \asp_example|Add0~74\);

-- Location: FF_X87_Y15_N26
\asp_example|hexn[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~73_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(19));

-- Location: LABCELL_X88_Y15_N48
\asp_example|hs6|hs4|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs4|Mux6~0_combout\ = ( \asp_example|hexn\(19) & ( (\asp_example|hexn\(16) & (!\asp_example|hexn\(18) $ (!\asp_example|hexn\(17)))) ) ) # ( !\asp_example|hexn\(19) & ( (!\asp_example|hexn\(17) & (!\asp_example|hexn\(18) $ 
-- (!\asp_example|hexn\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011000000001100001100000000000000001111000000000000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_example|ALT_INV_hexn\(18),
	datac => \asp_example|ALT_INV_hexn\(17),
	datad => \asp_example|ALT_INV_hexn\(16),
	dataf => \asp_example|ALT_INV_hexn\(19),
	combout => \asp_example|hs6|hs4|Mux6~0_combout\);

-- Location: LABCELL_X88_Y15_N51
\asp_example|hs6|hs4|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs4|Mux5~0_combout\ = ( \asp_example|hexn\(19) & ( (!\asp_example|hexn\(16) & ((\asp_example|hexn\(18)))) # (\asp_example|hexn\(16) & (\asp_example|hexn\(17))) ) ) # ( !\asp_example|hexn\(19) & ( (\asp_example|hexn\(18) & 
-- (!\asp_example|hexn\(17) $ (!\asp_example|hexn\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100100010000100010010001000110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(17),
	datab => \asp_example|ALT_INV_hexn\(18),
	datad => \asp_example|ALT_INV_hexn\(16),
	dataf => \asp_example|ALT_INV_hexn\(19),
	combout => \asp_example|hs6|hs4|Mux5~0_combout\);

-- Location: LABCELL_X88_Y15_N54
\asp_example|hs6|hs4|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs4|Mux4~0_combout\ = ( \asp_example|hexn\(19) & ( (\asp_example|hexn\(18) & ((!\asp_example|hexn\(16)) # (\asp_example|hexn\(17)))) ) ) # ( !\asp_example|hexn\(19) & ( (!\asp_example|hexn\(18) & (\asp_example|hexn\(17) & 
-- !\asp_example|hexn\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000110011000000110011001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_example|ALT_INV_hexn\(18),
	datac => \asp_example|ALT_INV_hexn\(17),
	datad => \asp_example|ALT_INV_hexn\(16),
	dataf => \asp_example|ALT_INV_hexn\(19),
	combout => \asp_example|hs6|hs4|Mux4~0_combout\);

-- Location: LABCELL_X88_Y15_N57
\asp_example|hs6|hs4|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs4|Mux3~0_combout\ = ( \asp_example|hexn\(19) & ( (\asp_example|hexn\(17) & (!\asp_example|hexn\(18) $ (\asp_example|hexn\(16)))) ) ) # ( !\asp_example|hexn\(19) & ( (!\asp_example|hexn\(17) & (!\asp_example|hexn\(18) $ 
-- (!\asp_example|hexn\(16)))) # (\asp_example|hexn\(17) & (\asp_example|hexn\(18) & \asp_example|hexn\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010011001001000101001100101000100000100010100010000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(17),
	datab => \asp_example|ALT_INV_hexn\(18),
	datad => \asp_example|ALT_INV_hexn\(16),
	dataf => \asp_example|ALT_INV_hexn\(19),
	combout => \asp_example|hs6|hs4|Mux3~0_combout\);

-- Location: LABCELL_X88_Y15_N24
\asp_example|hs6|hs4|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs4|Mux2~0_combout\ = ( \asp_example|hexn\(19) & ( (!\asp_example|hexn\(18) & (!\asp_example|hexn\(17) & \asp_example|hexn\(16))) ) ) # ( !\asp_example|hexn\(19) & ( ((\asp_example|hexn\(18) & !\asp_example|hexn\(17))) # 
-- (\asp_example|hexn\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111111001100001111111100000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_example|ALT_INV_hexn\(18),
	datac => \asp_example|ALT_INV_hexn\(17),
	datad => \asp_example|ALT_INV_hexn\(16),
	dataf => \asp_example|ALT_INV_hexn\(19),
	combout => \asp_example|hs6|hs4|Mux2~0_combout\);

-- Location: LABCELL_X88_Y15_N0
\asp_example|hs6|hs4|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs4|Mux1~0_combout\ = ( \asp_example|hexn\(19) & ( (\asp_example|hexn\(18) & (!\asp_example|hexn\(17) & \asp_example|hexn\(16))) ) ) # ( !\asp_example|hexn\(19) & ( (!\asp_example|hexn\(18) & ((\asp_example|hexn\(16)) # 
-- (\asp_example|hexn\(17)))) # (\asp_example|hexn\(18) & (\asp_example|hexn\(17) & \asp_example|hexn\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011001111000011001100111100000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_example|ALT_INV_hexn\(18),
	datac => \asp_example|ALT_INV_hexn\(17),
	datad => \asp_example|ALT_INV_hexn\(16),
	dataf => \asp_example|ALT_INV_hexn\(19),
	combout => \asp_example|hs6|hs4|Mux1~0_combout\);

-- Location: LABCELL_X88_Y15_N36
\asp_example|hs6|hs4|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs4|Mux0~0_combout\ = ( \asp_example|hexn\(19) & ( (!\asp_example|hexn\(18)) # ((\asp_example|hexn\(16)) # (\asp_example|hexn\(17))) ) ) # ( !\asp_example|hexn\(19) & ( (!\asp_example|hexn\(18) & (\asp_example|hexn\(17))) # 
-- (\asp_example|hexn\(18) & ((!\asp_example|hexn\(17)) # (!\asp_example|hexn\(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111100001111110011110011001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_example|ALT_INV_hexn\(18),
	datac => \asp_example|ALT_INV_hexn\(17),
	datad => \asp_example|ALT_INV_hexn\(16),
	dataf => \asp_example|ALT_INV_hexn\(19),
	combout => \asp_example|hs6|hs4|Mux0~0_combout\);

-- Location: MLABCELL_X87_Y15_N27
\asp_example|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~77_sumout\ = SUM(( \asp_example|hexn\(20) ) + ( GND ) + ( \asp_example|Add0~74\ ))
-- \asp_example|Add0~78\ = CARRY(( \asp_example|hexn\(20) ) + ( GND ) + ( \asp_example|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(20),
	cin => \asp_example|Add0~74\,
	sumout => \asp_example|Add0~77_sumout\,
	cout => \asp_example|Add0~78\);

-- Location: FF_X87_Y15_N29
\asp_example|hexn[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~77_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(20));

-- Location: MLABCELL_X87_Y15_N30
\asp_example|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~81_sumout\ = SUM(( \asp_example|hexn\(21) ) + ( GND ) + ( \asp_example|Add0~78\ ))
-- \asp_example|Add0~82\ = CARRY(( \asp_example|hexn\(21) ) + ( GND ) + ( \asp_example|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_example|ALT_INV_hexn\(21),
	cin => \asp_example|Add0~78\,
	sumout => \asp_example|Add0~81_sumout\,
	cout => \asp_example|Add0~82\);

-- Location: FF_X87_Y15_N32
\asp_example|hexn[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~81_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(21));

-- Location: MLABCELL_X87_Y15_N33
\asp_example|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~85_sumout\ = SUM(( \asp_example|hexn\(22) ) + ( GND ) + ( \asp_example|Add0~82\ ))
-- \asp_example|Add0~86\ = CARRY(( \asp_example|hexn\(22) ) + ( GND ) + ( \asp_example|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(22),
	cin => \asp_example|Add0~82\,
	sumout => \asp_example|Add0~85_sumout\,
	cout => \asp_example|Add0~86\);

-- Location: FF_X87_Y15_N35
\asp_example|hexn[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~85_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(22));

-- Location: MLABCELL_X87_Y15_N36
\asp_example|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|Add0~89_sumout\ = SUM(( \asp_example|hexn\(23) ) + ( GND ) + ( \asp_example|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \asp_example|ALT_INV_hexn\(23),
	cin => \asp_example|Add0~86\,
	sumout => \asp_example|Add0~89_sumout\);

-- Location: FF_X87_Y15_N38
\asp_example|hexn[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \asp_example|Add0~89_sumout\,
	ena => \asp_example|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \asp_example|hexn\(23));

-- Location: MLABCELL_X87_Y15_N45
\asp_example|hs6|hs5|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs5|Mux6~0_combout\ = ( \asp_example|hexn\(22) & ( (!\asp_example|hexn\(21) & (!\asp_example|hexn\(23) $ (\asp_example|hexn\(20)))) ) ) # ( !\asp_example|hexn\(22) & ( (\asp_example|hexn\(20) & (!\asp_example|hexn\(23) $ 
-- (\asp_example|hexn\(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010011001000000001001100110001000010001001000100001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(23),
	datab => \asp_example|ALT_INV_hexn\(21),
	datad => \asp_example|ALT_INV_hexn\(20),
	dataf => \asp_example|ALT_INV_hexn\(22),
	combout => \asp_example|hs6|hs5|Mux6~0_combout\);

-- Location: MLABCELL_X87_Y15_N48
\asp_example|hs6|hs5|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs5|Mux5~0_combout\ = (!\asp_example|hexn\(23) & (\asp_example|hexn\(22) & (!\asp_example|hexn\(21) $ (!\asp_example|hexn\(20))))) # (\asp_example|hexn\(23) & ((!\asp_example|hexn\(20) & ((\asp_example|hexn\(22)))) # 
-- (\asp_example|hexn\(20) & (\asp_example|hexn\(21)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100011001000001110001100100000111000110010000011100011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(23),
	datab => \asp_example|ALT_INV_hexn\(21),
	datac => \asp_example|ALT_INV_hexn\(22),
	datad => \asp_example|ALT_INV_hexn\(20),
	combout => \asp_example|hs6|hs5|Mux5~0_combout\);

-- Location: MLABCELL_X87_Y15_N57
\asp_example|hs6|hs5|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs5|Mux4~0_combout\ = ( \asp_example|hexn\(22) & ( (\asp_example|hexn\(23) & ((!\asp_example|hexn\(20)) # (\asp_example|hexn\(21)))) ) ) # ( !\asp_example|hexn\(22) & ( (!\asp_example|hexn\(23) & (\asp_example|hexn\(21) & 
-- !\asp_example|hexn\(20))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000001010101000100010101010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(23),
	datab => \asp_example|ALT_INV_hexn\(21),
	datad => \asp_example|ALT_INV_hexn\(20),
	dataf => \asp_example|ALT_INV_hexn\(22),
	combout => \asp_example|hs6|hs5|Mux4~0_combout\);

-- Location: MLABCELL_X87_Y15_N54
\asp_example|hs6|hs5|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs5|Mux3~0_combout\ = ( \asp_example|hexn\(22) & ( (!\asp_example|hexn\(21) & (!\asp_example|hexn\(20) & !\asp_example|hexn\(23))) # (\asp_example|hexn\(21) & (\asp_example|hexn\(20))) ) ) # ( !\asp_example|hexn\(22) & ( 
-- (!\asp_example|hexn\(21) & (\asp_example|hexn\(20) & !\asp_example|hexn\(23))) # (\asp_example|hexn\(21) & (!\asp_example|hexn\(20) & \asp_example|hexn\(23))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000110000000011000011000011000011000000111100001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_example|ALT_INV_hexn\(21),
	datac => \asp_example|ALT_INV_hexn\(20),
	datad => \asp_example|ALT_INV_hexn\(23),
	dataf => \asp_example|ALT_INV_hexn\(22),
	combout => \asp_example|hs6|hs5|Mux3~0_combout\);

-- Location: MLABCELL_X87_Y15_N42
\asp_example|hs6|hs5|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs5|Mux2~0_combout\ = ( \asp_example|hexn\(22) & ( (!\asp_example|hexn\(23) & ((!\asp_example|hexn\(21)) # (\asp_example|hexn\(20)))) ) ) # ( !\asp_example|hexn\(22) & ( (\asp_example|hexn\(20) & ((!\asp_example|hexn\(21)) # 
-- (!\asp_example|hexn\(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001100000011110000110011001111000000001100111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \asp_example|ALT_INV_hexn\(21),
	datac => \asp_example|ALT_INV_hexn\(20),
	datad => \asp_example|ALT_INV_hexn\(23),
	dataf => \asp_example|ALT_INV_hexn\(22),
	combout => \asp_example|hs6|hs5|Mux2~0_combout\);

-- Location: MLABCELL_X87_Y15_N51
\asp_example|hs6|hs5|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs5|Mux1~0_combout\ = ( \asp_example|hexn\(22) & ( (\asp_example|hexn\(20) & (!\asp_example|hexn\(23) $ (!\asp_example|hexn\(21)))) ) ) # ( !\asp_example|hexn\(22) & ( (!\asp_example|hexn\(23) & ((\asp_example|hexn\(20)) # 
-- (\asp_example|hexn\(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010101010001000101010101000000000011001100000000001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(23),
	datab => \asp_example|ALT_INV_hexn\(21),
	datad => \asp_example|ALT_INV_hexn\(20),
	dataf => \asp_example|ALT_INV_hexn\(22),
	combout => \asp_example|hs6|hs5|Mux1~0_combout\);

-- Location: LABCELL_X85_Y15_N27
\asp_example|hs6|hs5|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \asp_example|hs6|hs5|Mux0~0_combout\ = ( \asp_example|hexn\(21) & ( ((!\asp_example|hexn\(20)) # (!\asp_example|hexn\(22))) # (\asp_example|hexn\(23)) ) ) # ( !\asp_example|hexn\(21) & ( (!\asp_example|hexn\(23) & ((\asp_example|hexn\(22)))) # 
-- (\asp_example|hexn\(23) & ((!\asp_example|hexn\(22)) # (\asp_example|hexn\(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101111010101011010111111111111111101011111111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \asp_example|ALT_INV_hexn\(23),
	datac => \asp_example|ALT_INV_hexn\(20),
	datad => \asp_example|ALT_INV_hexn\(22),
	dataf => \asp_example|ALT_INV_hexn\(21),
	combout => \asp_example|hs6|hs5|Mux0~0_combout\);

-- Location: IOIBUF_X56_Y0_N1
\CLOCK2_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK2_50,
	o => \CLOCK2_50~input_o\);

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X12_Y81_N1
\FPGA_I2C_SDAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => FPGA_I2C_SDAT,
	o => \FPGA_I2C_SDAT~input_o\);


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


