============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.15-s090_1
  Generated on:           Nov 15 2025  01:23:42 pm
  Module:                 MCU
  Operating conditions:   tt_1p00v_1p00v_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Summary
-------
--------------------------------------------------------------------------------------
                  Category                  Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------------------
 Total Clock Gating Instances                  387  100.00                         -  
--------------------------------------------------------------------------------------
 RC Clock Gating Instances                     314   81.14                     35.46  
 Non-RC Clock Gating Instances                  73   18.86                      0.00  
--------------------------------------------------------------------------------------
 RC Multi-stage Clock Gating Instances           0    0.00                         -  
 Non-RC Multi-stage Clock Gating Instances      44  100.00                         -  
--------------------------------------------------------------------------------------
 RC Gated Flip-flops                          3976   77.52                     86.13  
 Non-RC Gated Flip-flops                       646   12.60                      0.00  
--------------------------------------------------------------------------------------
 Total Gated Flip-flops                       4622   90.12                         -  
 Total Ungated Flip-flops                      507    9.88                         -  
 Enable not found                              498   98.22                         -  
 Register bank width too small                   9    1.78                         -  
--------------------------------------------------------------------------------------
 Total Flip-flops                             5129  100.00                         -  
--------------------------------------------------------------------------------------
Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     5129       5129     3976 (77.52%) 507 (9.88%) 
--------------------------------------------------------


