verilog blk_mem_gen_v8_4_5 --include "../../../../final_project.gen/sources_1/bd/mb_final/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_final/ipshared/7698" --include "../../../../final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/clk_wiz_0" \
"../../../../final_project.gen/sources_1/bd/mb_final/ipshared/25a8/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "../../../../final_project.gen/sources_1/bd/mb_final/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_final/ipshared/7698" --include "../../../../final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/clk_wiz_0" \
"../../../bd/mb_final/ip/mb_final_lmb_bram_0/sim/mb_final_lmb_bram_0.v" \
"../../../bd/mb_final/ip/mb_final_xbar_0/sim/mb_final_xbar_0.v" \
"../../../bd/mb_final/ip/mb_final_microblaze_0_xlconcat_0/sim/mb_final_microblaze_0_xlconcat_0.v" \
"../../../bd/mb_final/ip/mb_final_clk_wiz_1_0/mb_final_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/mb_final/ip/mb_final_clk_wiz_1_0/mb_final_clk_wiz_1_0.v" \

verilog dist_mem_gen_v8_0_13 --include "../../../../final_project.gen/sources_1/bd/mb_final/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_final/ipshared/7698" --include "../../../../final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/clk_wiz_0" \
"../../../../final_project.gen/sources_1/bd/mb_final/ipshared/0bf5/simulation/dist_mem_gen_v8_0.v" \

verilog xil_defaultlib --include "../../../../final_project.gen/sources_1/bd/mb_final/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_final/ipshared/7698" --include "../../../../final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/clk_wiz_0" \
"../../../bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/encode.v" \
"../../../bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/serdes_10_to_1.v" \
"../../../bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/srldelay.v" \
"../../../bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" \
"../../../bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/sim/hdmi_tx_0.v" \
"../../../bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/final_rom_dis/sim/final_rom_dis.v" \
"../../../bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/text_rom/sim/text_rom.v" \
"../../../bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.v" \
"../../../bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" \

sv xil_defaultlib --include "../../../../final_project.gen/sources_1/bd/mb_final/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_final/ipshared/7698" --include "../../../../final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/clk_wiz_0" \
"../../../bd/mb_final/ipshared/4f2c/src/VGA_controller.sv" \
"../../../bd/mb_final/ipshared/4f2c/src/animation_counter.sv" \
"../../../bd/mb_final/ipshared/4f2c/src/finalsprite_example.sv" \
"../../../bd/mb_final/ipshared/4f2c/src/finalsprite_palette.sv" \
"../../../bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0_AXI.sv" \
"../../../bd/mb_final/ipshared/4f2c/src/text_rom_palette.sv" \
"../../../bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0.sv" \
"../../../bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/sim/mb_final_hdmi_text_controller_0_0.sv" \

verilog xil_defaultlib --include "../../../../final_project.gen/sources_1/bd/mb_final/ipshared/ec67/hdl" --include "../../../../final_project.gen/sources_1/bd/mb_final/ipshared/7698" --include "../../../../final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/clk_wiz_0" \
"../../../bd/mb_final/sim/mb_final.v" \

verilog xil_defaultlib "glbl.v"

nosort
