; cdp1806e32.md - GCC Machine Description (extended)

(define_c_enum "unspec" [
  UNSPEC_NOP
])

(define_constants [
  (RETURN_ADDR_REGNUM 14)
  (STACK_POINTER_REGNUM 13)
  (PROGRAM_COUNTER_REGNUM 15)
])

;----------------------------------------------------
; Arithmetic and Logic
;----------------------------------------------------
(define_insn "addsi3"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (plus:SI (match_operand:SI 1 "register_operand" "r")
                 (match_operand:SI 2 "register_operand" "r")))]
  ""
  "add %2, %1 -> %0"
  [(set_attr "type" "alu")])

(define_insn "subsi3"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (minus:SI (match_operand:SI 1 "register_operand" "r")
                  (match_operand:SI 2 "register_operand" "r")))]
  ""
  "sub %2, %1 -> %0"
  [(set_attr "type" "alu")])

(define_insn "andsi3"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (and:SI (match_operand:SI 1 "register_operand" "r")
                (match_operand:SI 2 "register_operand" "r")))]
  ""
  "and %2, %1 -> %0"
  [(set_attr "type" "logic")])

(define_insn "iorsi3"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (ior:SI (match_operand:SI 1 "register_operand" "r")
                (match_operand:SI 2 "register_operand" "r")))]
  ""
  "or %2, %1 -> %0"
  [(set_attr "type" "logic")])

(define_insn "xorsi3"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (xor:SI (match_operand:SI 1 "register_operand" "r")
                (match_operand:SI 2 "register_operand" "r")))]
  ""
  "xor %2, %1 -> %0"
  [(set_attr "type" "logic")])

(define_insn "negsi2"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (neg:SI (match_operand:SI 1 "register_operand" "r")))]
  ""
  "neg %1 -> %0"
  [(set_attr "type" "alu")])

;----------------------------------------------------
; Move and Load/Store
;----------------------------------------------------
(define_insn "movsi"
  [(set (match_operand:SI 0 "nonimmediate_operand" "=r,m")
        (match_operand:SI 1 "general_operand" "r,m"))]
  ""
  "mov %1 -> %0"
  [(set_attr "type" "move")])

(define_insn "loadsi"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (mem:SI (match_operand:SI 1 "register_operand" "r")))]
  ""
  "ld [%1] -> %0"
  [(set_attr "type" "load")])

(define_insn "storesi"
  [(set (mem:SI (match_operand:SI 0 "register_operand" "r"))
        (match_operand:SI 1 "register_operand" "r"))]
  ""
  "st %1 -> [%0]"
  [(set_attr "type" "store")])

;----------------------------------------------------
; Immediate Handling
;----------------------------------------------------
(define_insn "movsi_const"
  [(set (match_operand:SI 0 "register_operand" "=r")
        (match_operand:SI 1 "immediate_operand" "i"))]
  ""
  "li %1 -> %0"
  [(set_attr "type" "move")])

;----------------------------------------------------
; Branch and Control Flow
;----------------------------------------------------
(define_insn "jump"
  [(set (pc)
        (label_ref (match_operand 0 "")))]
  ""
  "jmp %l0"
  [(set_attr "type" "branch")])

(define_insn "call"
  [(call (mem:SI (match_operand:SI 0 "register_operand" "r"))
         (const_int 0))]
  ""
  "call [%0]"
  [(set_attr "type" "branch")])

(define_insn "return"
  [(return)]
  ""
  "ret"
  [(set_attr "type" "branch")])

;----------------------------------------------------
; Trap / Syscall
;----------------------------------------------------
(define_insn "trap"
  [(unspec_volatile [(const_int 0)] UNSPEC_NOP)]
  ""
  "trap"
  [(set_attr "type" "trap")])
  