# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../base.gen/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/b28c/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/434f/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/a4a8/hdl" --include "../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog" --include "../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog" --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../base.gen/sources_1/bd/base/ipshared/377e/hdl/address_remap_v1_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_address_remap_0_0/sim/base_address_remap_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/0403/src/PdmDes.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/0403/src/PdmSer.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/0403/src/audio_direct_path.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/0403/hdl/audio_direct_v1_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_audio_direct_0_0/sim/base_audio_direct_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_audio_path_sel_0/sim/base_audio_path_sel_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_0/sim/base_xbar_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_9/sim/base_s00_regslice_9.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_s01_regslice_3/sim/base_s01_regslice_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_s02_regslice_0/sim/base_s02_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_9/sim/base_m00_regslice_9.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_0/sim/base_auto_pc_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_1/sim/base_xbar_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_10/sim/base_s00_regslice_10.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_us_0/sim/base_auto_us_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_s01_regslice_4/sim/base_s01_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_10/sim/base_m00_regslice_10.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_1/sim/base_auto_pc_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axi_protocol_convert_0_0/sim/base_axi_protocol_convert_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_concat_arduino_0/sim/base_concat_arduino_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_concat_interrupts_0/sim/base_concat_interrupts_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_concat_pmoda_0/sim/base_concat_pmoda_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_constant_10bit_0_0/sim/base_constant_10bit_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_constant_8bit_0_0/sim/base_constant_8bit_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/10e3/dff_en_reset_vector.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_0/sim/base_dff_en_reset_vector_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_intr_concat_0/sim/base_intr_concat_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/6c92/src/io_switch_bit.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/6c92/hdl/io_switch_v1_1_S_AXI.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/6c92/hdl/io_switch_v1_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_io_switch_0_0/sim/base_io_switch_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_lmb_bram_0/sim/base_lmb_bram_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_logic_1_0/sim/base_logic_1_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_2/sim/base_xbar_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_tier2_xbar_0_0/sim/base_tier2_xbar_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_tier2_xbar_1_0/sim/base_tier2_xbar_1_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_tier2_xbar_2_0/sim/base_tier2_xbar_2_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_13/sim/base_s00_regslice_13.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_13/sim/base_m00_regslice_13.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m01_regslice_8/sim/base_m01_regslice_8.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m02_regslice_8/sim/base_m02_regslice_8.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m03_regslice_8/sim/base_m03_regslice_8.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m04_regslice_6/sim/base_m04_regslice_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m05_regslice_6/sim/base_m05_regslice_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m06_regslice_6/sim/base_m06_regslice_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m07_regslice_6/sim/base_m07_regslice_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m08_regslice_4/sim/base_m08_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m09_regslice_4/sim/base_m09_regslice_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m10_regslice_2/sim/base_m10_regslice_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m11_regslice_0/sim/base_m11_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m12_regslice_0/sim/base_m12_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m13_regslice_0/sim/base_m13_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m14_regslice_0/sim/base_m14_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m15_regslice_0/sim/base_m15_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m16_regslice_0/sim/base_m16_regslice_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_0_0/sim/base_mb3_timer_capture_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_1_0/sim/base_mb3_timer_capture_1_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_2_0/sim/base_mb3_timer_capture_2_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_3_0/sim/base_mb3_timer_capture_3_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_4_0/sim/base_mb3_timer_capture_4_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_5_0/sim/base_mb3_timer_capture_5_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_6_0/sim/base_mb3_timer_capture_6_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_7_0/sim/base_mb3_timer_capture_7_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_generate_0/sim/base_mb3_timer_generate_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timer_pwm_0/sim/base_mb3_timer_pwm_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb3_timers_interrupt_0/sim/base_mb3_timers_interrupt_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xadc_0/base_xadc_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_iop_interrupts_0/sim/base_iop_interrupts_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_1/sim/base_dff_en_reset_vector_0_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_intr_concat_1/sim/base_intr_concat_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_io_switch_1/sim/base_io_switch_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_lmb_bram_1/sim/base_lmb_bram_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_logic_1_1/sim/base_logic_1_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_3/sim/base_xbar_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_14/sim/base_s00_regslice_14.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_14/sim/base_m00_regslice_14.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m01_regslice_9/sim/base_m01_regslice_9.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m02_regslice_9/sim/base_m02_regslice_9.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m03_regslice_9/sim/base_m03_regslice_9.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m04_regslice_7/sim/base_m04_regslice_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m05_regslice_7/sim/base_m05_regslice_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m06_regslice_7/sim/base_m06_regslice_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m07_regslice_7/sim/base_m07_regslice_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_2/sim/base_dff_en_reset_vector_0_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_intr_concat_2/sim/base_intr_concat_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_io_switch_2/sim/base_io_switch_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_lmb_bram_2/sim/base_lmb_bram_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_logic_1_2/sim/base_logic_1_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_4/sim/base_xbar_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_15/sim/base_s00_regslice_15.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_15/sim/base_m00_regslice_15.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m01_regslice_10/sim/base_m01_regslice_10.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m02_regslice_10/sim/base_m02_regslice_10.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m03_regslice_10/sim/base_m03_regslice_10.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m04_regslice_8/sim/base_m04_regslice_8.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m05_regslice_8/sim/base_m05_regslice_8.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m06_regslice_8/sim/base_m06_regslice_8.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m07_regslice_8/sim/base_m07_regslice_8.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_logic_1_3/sim/base_logic_1_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_arduino_intr_ack_0/sim/base_mb_iop_arduino_intr_ack_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_arduino_reset_0/sim/base_mb_iop_arduino_reset_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_pmoda_intr_ack_0/sim/base_mb_iop_pmoda_intr_ack_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_pmoda_reset_0/sim/base_mb_iop_pmoda_reset_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_pmodb_intr_ack_0/sim/base_mb_iop_pmodb_intr_ack_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_mb_iop_pmodb_reset_0/sim/base_mb_iop_pmodb_reset_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_ps7_0_0/sim/base_ps7_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_5/sim/base_xbar_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_11/sim/base_s00_regslice_11.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_9/sim/base_auto_pc_9.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_11/sim/base_m00_regslice_11.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_2/sim/base_auto_pc_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m01_regslice_6/sim/base_m01_regslice_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m02_regslice_6/sim/base_m02_regslice_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m03_regslice_6/sim/base_m03_regslice_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m04_regslice_5/sim/base_m04_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m05_regslice_5/sim/base_m05_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_3/sim/base_auto_pc_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m06_regslice_5/sim/base_m06_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_4/sim/base_auto_pc_4.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m07_regslice_5/sim/base_m07_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_5/sim/base_auto_pc_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m08_regslice_3/sim/base_m08_regslice_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_6/sim/base_auto_pc_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m09_regslice_3/sim/base_m09_regslice_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_7/sim/base_auto_pc_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m10_regslice_1/sim/base_m10_regslice_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_8/sim/base_auto_pc_8.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_6/sim/base_xbar_6.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_12/sim/base_s00_regslice_12.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_10/sim/base_auto_pc_10.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_12/sim/base_m00_regslice_12.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m01_regslice_7/sim/base_m01_regslice_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m02_regslice_7/sim/base_m02_regslice_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m03_regslice_7/sim/base_m03_regslice_7.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/7bdd/interface_slice.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_slice_arduino_direct_iic_0/sim/base_slice_arduino_direct_iic_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_slice_arduino_gpio_0/sim/base_slice_arduino_gpio_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_slice_pmoda_gpio_0/sim/base_slice_pmoda_gpio_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_data_fifo_0_0/sim/base_axis_data_fifo_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_constant_tkeep_tstrb_0/sim/base_constant_tkeep_tstrb_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog/trace_cntrl_64_flow_control_loop_pipe_sequential_init.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog/trace_cntrl_64_hls_deadlock_idx0_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog/trace_cntrl_64_hls_deadlock_idx1_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog/trace_cntrl_64_regslice_both.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog/trace_cntrl_64_trace_cntrl_64_Pipeline_VITIS_LOOP_27_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog/trace_cntrl_64_trace_cntrl_s_axi.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4573/hdl/verilog/trace_cntrl_64.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/sim/base_trace_cntrl_64_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_data_fifo_0_1/sim/base_axis_data_fifo_0_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_constant_tkeep_tstrb_1/sim/base_constant_tkeep_tstrb_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog/trace_cntrl_32_flow_control_loop_pipe_sequential_init.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog/trace_cntrl_32_hls_deadlock_idx0_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog/trace_cntrl_32_hls_deadlock_idx1_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog/trace_cntrl_32_regslice_both.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog/trace_cntrl_32_trace_cntrl_32_Pipeline_VITIS_LOOP_28_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog/trace_cntrl_32_trace_cntrl_s_axi.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/aaad/hdl/verilog/trace_cntrl_32.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/sim/base_trace_cntrl_32_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_7/sim/base_xbar_7.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_16/sim/base_s00_regslice_16.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_11/sim/base_auto_pc_11.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_16/sim/base_m00_regslice_16.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m01_regslice_11/sim/base_m01_regslice_11.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_0/sim/base_auto_cc_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m02_regslice_11/sim/base_m02_regslice_11.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_1/sim/base_auto_cc_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m03_regslice_11/sim/base_m03_regslice_11.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m04_regslice_9/sim/base_m04_regslice_9.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m05_regslice_9/sim/base_m05_regslice_9.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m06_regslice_9/sim/base_m06_regslice_9.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_2/sim/base_auto_cc_2.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m07_regslice_9/sim/base_m07_regslice_9.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_cc_3/sim/base_auto_cc_3.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m08_regslice_5/sim/base_m08_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m09_regslice_5/sim/base_m09_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xbar_8/sim/base_xbar_8.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_s00_regslice_17/sim/base_s00_regslice_17.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_s01_regslice_5/sim/base_s01_regslice_5.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_us_1/sim/base_auto_us_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_m00_regslice_17/sim/base_m00_regslice_17.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_auto_pc_12/sim/base_auto_pc_12.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_register_slice_0_0/sim/base_axis_register_slice_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog/color_convert_control_s_axi.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog/color_convert_hls_deadlock_idx0_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog/color_convert_mac_muladd_10s_8ns_18s_19_4_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog/color_convert_mac_muladd_10s_8ns_19s_20_4_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog/color_convert_mul_10s_8ns_18_1_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog/color_convert_regslice_both.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/e1e4/hdl/verilog/color_convert.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_0/sim/base_color_convert_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/4b6f/color_swap.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_color_swap_0_0/sim/base_color_swap_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/sim/base_v_vid_in_axi4s_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_control_s_axi.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_flow_control_loop_pipe_sequential_init.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_hls_deadlock_idx0_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_hls_deadlock_idx1_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_hls_deadlock_idx2_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_hls_deadlock_idx3_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_hls_deadlock_idx4_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_hls_deadlock_idx5_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_21_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_47_4.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_84_7.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_101_9.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack_regslice_both.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/fa11/hdl/verilog/pixel_pack.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_pack_0/sim/base_pixel_pack_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_axis_register_slice_0_1/sim/base_axis_register_slice_0_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_color_convert_1/sim/base_color_convert_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/9097/src/mmcme2_drp.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_color_swap_0_1/sim/base_color_swap_0_1.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/sim/base_v_axi4s_vid_out_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_control_s_axi.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_flow_control_loop_pipe_sequential_init.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_hls_deadlock_idx0_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_hls_deadlock_idx1_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_hls_deadlock_idx2_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_hls_deadlock_idx3_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_hls_deadlock_idx4_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_hls_deadlock_idx5_monitor.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack_regslice_both.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/c0bd/hdl/verilog/pixel_unpack.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/sim/base_pixel_unpack_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xlconcat_0_0/sim/base_xlconcat_0_0.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_xlconcat_0_1/sim/base_xlconcat_0_1.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/e99b/packer.v" \
"../../../../base.gen/sources_1/bd/base/ipshared/e99b/pixel_generator.v" \
"../../../../base.gen/sources_1/bd/base/ip/base_pixel_generator_0_0/sim/base_pixel_generator_0_0.v" \
"../../../../base.gen/sources_1/bd/base/sim/base.v" \
"../../../../base.gen/sources_1/bd/base/hdl/base_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
