
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/Vivado_2018.1/install/Vivado/2018.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/Vivado_2018.1/install/Vivado/2018.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'root' on host '192-168-1-203' (Linux_x86_64 version 3.10.0-693.11.1.el7.x86_64) on Sun Dec 16 12:31:29 CST 2018
INFO: [HLS 200-10] In directory '/home/liudong16/research/tcp_offload/fpga-network-stack/hls_128bit/mac_ip_encode'
INFO: [HLS 200-10] Opening project '/home/liudong16/research/tcp_offload/fpga-network-stack/hls_128bit/mac_ip_encode/mac_ip_encode_prj'.
INFO: [HLS 200-10] Adding design file 'mac_ip_encode.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_mac_ip_encode.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/liudong16/research/tcp_offload/fpga-network-stack/hls_128bit/mac_ip_encode/mac_ip_encode_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-e'
INFO: [HLS 200-10] Analyzing design file 'mac_ip_encode.cpp' ...
WARNING: [HLS 200-40] In file included from mac_ip_encode.cpp:1:
mac_ip_encode.cpp:307:11: warning: enumeration value 'WRITE_FIRST' not handled in switch [-Wswitch]
  switch (mw_state)
          ^
1 warning generated.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&dataIn' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&dataOut' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&arpTableIn' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 460.520 ; gain = 18.984 ; free physical = 897 ; free virtual = 15381
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 460.520 ; gain = 18.984 ; free physical = 887 ; free virtual = 15381
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 460.914 ; gain = 19.379 ; free physical = 870 ; free virtual = 15372
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 588.867 ; gain = 147.332 ; free physical = 861 ; free virtual = 15365
INFO: [XFORM 203-1101] Packing variable 'arpTableIn.V' (mac_ip_encode.cpp:397) into a 49-bit variable.
INFO: [XFORM 203-712] Applying dataflow to function 'mac_ip_encode', detected/extracted 1 process function(s): 
	 'handle_arp_reply'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 588.867 ; gain = 147.332 ; free physical = 824 ; free virtual = 15337
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 588.867 ; gain = 147.332 ; free physical = 813 ; free virtual = 15327
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_ip_encode' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_arp_reply'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'handle_arp_reply'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.65 seconds; current allocated memory: 98.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 99.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_ip_encode'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 99.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 99.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_arp_reply'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'mw_writeLast' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mw_prevWord_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mw_prevWord_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mw_state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_arp_reply'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 99.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_ip_encode'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_ip_encode/dataIn_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_ip_encode/dataIn_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_ip_encode/dataIn_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_ip_encode/arpTableIn_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_ip_encode/dataOut_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_ip_encode/dataOut_V_keep_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_ip_encode/dataOut_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mac_ip_encode/myMacAddress_V' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mac_ip_encode' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_ip_encode'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 101.394 MB.
INFO: [IMPL 213-200] Port 'dataOut_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'dataOut_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'dataOut_V_last_V' is mapped to 'TLAST' by default.
WARNING: [IMPL 213-402] The data fields of packed port 'arpTableIn_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.
WARNING: [IMPL 213-401] TDATA of AXI4-Stream interface 's_axis_arp_lookup_reply' is not aligned to byte boundaries. It is padded to 56 bits.
INFO: [IMPL 213-200] Port 'dataIn_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'dataIn_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'dataIn_V_last_V' is mapped to 'TLAST' by default.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 588.867 ; gain = 147.332 ; free physical = 801 ; free virtual = 15323
INFO: [SYSC 207-301] Generating SystemC RTL for mac_ip_encode.
INFO: [VHDL 208-304] Generating VHDL RTL for mac_ip_encode.
INFO: [VLOG 209-307] Generating Verilog RTL for mac_ip_encode.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-200] Port 'dataOut_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'dataOut_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'dataOut_V_last_V' is mapped to 'TLAST' by default.
WARNING: [IMPL 213-402] The data fields of packed port 'arpTableIn_V' are mapped to TDATA by default. Please use the 'port_map' option of the resource directive to specify mapping to individual AXI4-Stream ports.
WARNING: [IMPL 213-401] TDATA of AXI4-Stream interface 's_axis_arp_lookup_reply' is not aligned to byte boundaries. It is padded to 56 bits.
INFO: [IMPL 213-200] Port 'dataIn_V_data_V' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'dataIn_V_keep_V' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'dataIn_V_last_V' is mapped to 'TLAST' by default.

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Vivado_2018.1/install/Vivado/2018.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Dec 16 12:32:18 2018...
INFO: [HLS 200-112] Total elapsed time: 51.45 seconds; peak allocated memory: 101.394 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Dec 16 12:32:19 2018...
