<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/kvm/armv8_cpu.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_8e9ac25f52a9f9534844aab188f358c5.html">kvm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">armv8_cpu.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="armv8__cpu_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2015, 2017, 2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Andreas Sandberg</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="armv8__cpu_8hh.html">arch/arm/kvm/armv8_cpu.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;linux/kvm.h&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;debug/KvmContext.hh&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;params/ArmV8KvmCPU.hh&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">// Unlike gem5, kvm doesn&#39;t count the SP as a normal integer register,</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// which means we only have 31 normal integer registers.</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="armv8__cpu_8cc.html#a3871ecee0efd0abb7596ee0985fa0b98">   49</a></span>&#160;constexpr <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="armv8__cpu_8cc.html#a3871ecee0efd0abb7596ee0985fa0b98">NUM_XREGS</a> = <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa075af058689aac6155d11b49ee9529eb">NUM_ARCH_INTREGS</a> - 1;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;static_assert(<a class="code" href="armv8__cpu_8cc.html#a3871ecee0efd0abb7596ee0985fa0b98">NUM_XREGS</a> == 31, <span class="stringliteral">&quot;Unexpected number of aarch64 int. regs.&quot;</span>);</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// The KVM interface accesses vector registers of 4 single precision</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">// floats instead of individual registers.</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="armv8__cpu_8cc.html#a4cc1a4e8afd1827cfe5d5e783c78abf1">   54</a></span>&#160;constexpr <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="armv8__cpu_8cc.html#a4cc1a4e8afd1827cfe5d5e783c78abf1">NUM_QREGS</a> = <a class="code" href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">NumFloatV8ArchRegs</a> / 4;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;static_assert(<a class="code" href="armv8__cpu_8cc.html#a4cc1a4e8afd1827cfe5d5e783c78abf1">NUM_QREGS</a> == 32, <span class="stringliteral">&quot;Unexpected number of aarch64 vector regs.&quot;</span>);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="armv8__cpu_8cc.html#aeb5a5da93b3177465fa6a1752f955470">   57</a></span>&#160;<span class="preprocessor">#define EXTRACT_FIELD(v, name) \</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">    (((v) &amp; name ## _MASK) &gt;&gt; name ## _SHIFT)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="armv8__cpu_8cc.html#a804c632d35b2e17ba1d3fc43799a365e">   60</a></span>&#160;<span class="preprocessor">#define CORE_REG(name, size)                               \</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">    (KVM_REG_ARM64 | KVM_REG_ARM_CORE |                    \</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">     KVM_REG_SIZE_ ## size |                               \</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">     KVM_REG_ARM_CORE_REG(name))</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">   65</a></span>&#160;<span class="preprocessor">#define INT_REG(name) CORE_REG(name, U64)</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="armv8__cpu_8cc.html#af407aa5f67b45fa399d6c6b5e69a3e5f">   66</a></span>&#160;<span class="preprocessor">#define SIMD_REG(name) CORE_REG(name, U128)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="armv8__cpu_8cc.html#af0a622b4511f9ec0a7ab26c7fe1310fa">   68</a></span>&#160;<span class="preprocessor">#define SYS_MPIDR_EL1 ARM64_SYS_REG(0b11, 0b000, 0b0000, 0b0000, 0b101)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;constexpr uint64_t</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="armv8__cpu_8cc.html#adeb9882a6b20d06579ece0a12db04a10">   71</a></span>&#160;<a class="code" href="armv8__cpu_8cc.html#adeb9882a6b20d06579ece0a12db04a10">kvmXReg</a>(<span class="keyword">const</span> <span class="keywordtype">int</span> num)</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;{</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(regs.regs[0]) +</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        (<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(regs.regs[1]) - <a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(regs.regs[0])) * num;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;}</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;constexpr uint64_t</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="armv8__cpu_8cc.html#a871991cda04b27e50976d3648472d0ac">   78</a></span>&#160;<a class="code" href="armv8__cpu_8cc.html#a871991cda04b27e50976d3648472d0ac">kvmFPReg</a>(<span class="keyword">const</span> <span class="keywordtype">int</span> num)</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;{</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="armv8__cpu_8cc.html#af407aa5f67b45fa399d6c6b5e69a3e5f">SIMD_REG</a>(fp_regs.vregs[0]) +</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        (<a class="code" href="armv8__cpu_8cc.html#af407aa5f67b45fa399d6c6b5e69a3e5f">SIMD_REG</a>(fp_regs.vregs[1]) - <a class="code" href="armv8__cpu_8cc.html#af407aa5f67b45fa399d6c6b5e69a3e5f">SIMD_REG</a>(fp_regs.vregs[0])) * num;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;}</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="unionKvmFPReg.html">   84</a></span>&#160;<span class="keyword">union </span><a class="code" href="unionKvmFPReg.html">KvmFPReg</a> {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="unionKvmFPReg.html#ad9eb5e0198588a1c430396a786dbfa29">   86</a></span>&#160;        uint32_t <a class="code" href="unionKvmFPReg.html#ad9eb5e0198588a1c430396a786dbfa29">i</a>;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="unionKvmFPReg.html#a6f4d3786c8d9b945daff26dc1281f363">   87</a></span>&#160;        <span class="keywordtype">float</span> <a class="code" href="unionKvmFPReg.html#a6f4d3786c8d9b945daff26dc1281f363">f</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    } <a class="code" href="unionKvmFPReg.html#a7d43bb6168a3ecc8bc292a15835448b3">s</a>[4];</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="unionKvmFPReg.html#a49995af7eb56090b918078bb6e849622">   91</a></span>&#160;        uint64_t <a class="code" href="unionKvmFPReg.html#a49995af7eb56090b918078bb6e849622">i</a>;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="unionKvmFPReg.html#a80e17a716a8b1a435db70d79c5416a83">   92</a></span>&#160;        <span class="keywordtype">double</span> <a class="code" href="unionKvmFPReg.html#a80e17a716a8b1a435db70d79c5416a83">f</a>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    } <a class="code" href="unionKvmFPReg.html#a9b88b7bc354497b9105b6eb9f48528bd">d</a>[2];</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="unionKvmFPReg.html#a2e7d011c39cb33e918b47504538ad8c4">   95</a></span>&#160;    uint8_t <a class="code" href="unionKvmFPReg.html#a2e7d011c39cb33e918b47504538ad8c4">data</a>[32];</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;};</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="armv8__cpu_8cc.html#a9e4518ace4725b6e8ed88c465ce0bf9b">   98</a></span>&#160;<span class="preprocessor">#define FP_REGS_PER_VFP_REG 4</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;ArmV8KvmCPU::IntRegInfo&gt;</a> <a class="code" href="classArmV8KvmCPU.html#a404b8196ba61a8398f3c660af97c977c">ArmV8KvmCPU::intRegMap</a> = {</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    { <a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(regs.sp), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa21fa949889362c27926c1965bb2073aa">INTREG_SP0</a>, <span class="stringliteral">&quot;SP(EL0)&quot;</span> },</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    { <a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(sp_el1), <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faebb0b7237f827c636a9b4dcb78697c51">INTREG_SP1</a>, <span class="stringliteral">&quot;SP(EL1)&quot;</span> },</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;};</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;ArmV8KvmCPU::MiscRegInfo&gt;</a> <a class="code" href="classArmV8KvmCPU.html#a2ad7971fa046d7bb623529fa481bc065">ArmV8KvmCPU::miscRegMap</a> = {</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(elr_el1), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca23432fcb06b63bbbdf0f10bae2d73748">MISCREG_ELR_EL1</a>, <span class="stringliteral">&quot;ELR(EL1)&quot;</span>),</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(spsr[KVM_SPSR_EL1]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabf77dd155ddd1020a03a9f11e2c44803">MISCREG_SPSR_EL1</a>, <span class="stringliteral">&quot;SPSR(EL1)&quot;</span>),</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(spsr[KVM_SPSR_ABT]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe">MISCREG_SPSR_ABT</a>, <span class="stringliteral">&quot;SPSR(ABT)&quot;</span>),</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(spsr[KVM_SPSR_UND]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7">MISCREG_SPSR_UND</a>, <span class="stringliteral">&quot;SPSR(UND)&quot;</span>),</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(spsr[KVM_SPSR_IRQ]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31">MISCREG_SPSR_IRQ</a>, <span class="stringliteral">&quot;SPSR(IRQ)&quot;</span>),</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(spsr[KVM_SPSR_FIQ]), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080">MISCREG_SPSR_FIQ</a>, <span class="stringliteral">&quot;SPSR(FIQ)&quot;</span>),</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a>(<a class="code" href="armv8__cpu_8cc.html#a804c632d35b2e17ba1d3fc43799a365e">CORE_REG</a>(fp_regs.fpsr, <a class="code" href="namespaceHsailISA.html#ae201afcfc5e31667d5e89aacb07f8347">U32</a>), <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca41f3fa5f2b85d9748ee5d4264f67d6c3">MISCREG_FPSR</a>, <span class="stringliteral">&quot;FPSR&quot;</span>),</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a>(<a class="code" href="armv8__cpu_8cc.html#a804c632d35b2e17ba1d3fc43799a365e">CORE_REG</a>(fp_regs.fpcr, <a class="code" href="namespaceHsailISA.html#ae201afcfc5e31667d5e89aacb07f8347">U32</a>), <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a5a65f564d02ab04f88a6ace6cee20a6c">MISCREG_FPCR</a>, <span class="stringliteral">&quot;FPCR&quot;</span>),</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;};</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="keyword">const</span> std::set&lt;MiscRegIndex&gt; <a class="code" href="classArmV8KvmCPU.html#a5bca8947982c3a1ef0d5cc291467badc">ArmV8KvmCPU::deviceRegSet</a> = {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca10c5d74680a2aaf6f75ff2e3f7ae7b15">MISCREG_CNTV_CTL_EL0</a>,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca255138f5bb2c4542e7a935eef561dd5c">MISCREG_CNTV_CVAL_EL0</a>,</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7aee5179ce9c4ec339670c2ee5c09fb5">MISCREG_CNTKCTL_EL1</a>,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;};</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;ArmV8KvmCPU::MiscRegInfo&gt;</a> <a class="code" href="classArmV8KvmCPU.html#ad5d9579bc59fa0ee527c3ce8d2802158">ArmV8KvmCPU::miscRegIdMap</a> = {</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">MiscRegInfo</a>(<a class="code" href="armv8__cpu_8cc.html#af0a622b4511f9ec0a7ab26c7fe1310fa">SYS_MPIDR_EL1</a>, <a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac35c2c26bf6a839a1844bd85c46b2e83">MISCREG_MPIDR_EL1</a>, <span class="stringliteral">&quot;MPIDR(EL1)&quot;</span>),</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;};</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classArmV8KvmCPU.html#a09126d3e5985281f3f96eaeeb69bc329">  126</a></span>&#160;<a class="code" href="classArmV8KvmCPU.html#a09126d3e5985281f3f96eaeeb69bc329">ArmV8KvmCPU::ArmV8KvmCPU</a>(ArmV8KvmCPUParams *params)</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    : <a class="code" href="classBaseArmKvmCPU.html">BaseArmKvmCPU</a>(params)</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;{</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;}</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classArmV8KvmCPU.html#a05e821a52905ea2158b43e6286882722">  131</a></span>&#160;<a class="code" href="classArmV8KvmCPU.html#a05e821a52905ea2158b43e6286882722">ArmV8KvmCPU::~ArmV8KvmCPU</a>()</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;{</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;}</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="classArmV8KvmCPU.html#a8fa86a27753fa3f9e2dd97f870baec1a">  136</a></span>&#160;<a class="code" href="classArmV8KvmCPU.html#a8fa86a27753fa3f9e2dd97f870baec1a">ArmV8KvmCPU::startup</a>()</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;{</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="classBaseArmKvmCPU.html#adaa18539f23cbaaf318ebacb76f40fe2">BaseArmKvmCPU::startup</a>();</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="comment">// Override ID registers that KVM should &quot;inherit&quot; from gem5.</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;ri : <a class="code" href="classArmV8KvmCPU.html#ad5d9579bc59fa0ee527c3ce8d2802158">miscRegIdMap</a>) {</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        <span class="keyword">const</span> uint64_t value(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(ri.idx));</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  %s := 0x%x\n&quot;</span>, ri.name, value);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7">setOneReg</a>(ri.kvm, value);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    }</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;}</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="classArmV8KvmCPU.html#a0340548192670e0070f6f127e2977276">  149</a></span>&#160;<a class="code" href="classArmV8KvmCPU.html#a0340548192670e0070f6f127e2977276">ArmV8KvmCPU::dump</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;Integer registers:\n&quot;</span>);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  PC: %s\n&quot;</span>, <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(regs.pc)));</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="armv8__cpu_8cc.html#a3871ecee0efd0abb7596ee0985fa0b98">NUM_XREGS</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  X%i: %s\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#adeb9882a6b20d06579ece0a12db04a10">kvmXReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)));</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="armv8__cpu_8cc.html#a4cc1a4e8afd1827cfe5d5e783c78abf1">NUM_QREGS</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  Q%i: %s\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#a871991cda04b27e50976d3648472d0ac">kvmFPReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)));</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;ri : <a class="code" href="classArmV8KvmCPU.html#a404b8196ba61a8398f3c660af97c977c">intRegMap</a>)</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  %s: %s\n&quot;</span>, ri.name, <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(ri.kvm));</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  %s: %s\n&quot;</span>, <span class="stringliteral">&quot;PSTATE&quot;</span>, <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(regs.pstate)));</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;ri : <a class="code" href="classArmV8KvmCPU.html#a2ad7971fa046d7bb623529fa481bc065">miscRegMap</a>)</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  %s: %s\n&quot;</span>, ri.name, <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(ri.kvm));</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;ri : <a class="code" href="classArmV8KvmCPU.html#ad5d9579bc59fa0ee527c3ce8d2802158">miscRegIdMap</a>)</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  %s: %s\n&quot;</span>, ri.name, <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(ri.kvm));</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> : <a class="code" href="classBaseArmKvmCPU.html#a77cdda8216b36f51729ae112faf6e278">getRegList</a>()) {</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        <span class="keyword">const</span> uint64_t arch(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> &amp; KVM_REG_ARCH_MASK);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        <span class="keywordflow">if</span> (arch != KVM_REG_ARM64) {</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;0x%x: %s\n&quot;</span>, <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>));</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        }</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        <span class="keyword">const</span> uint64_t <a class="code" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> &amp; KVM_REG_ARM_COPROC_MASK);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        <span class="keywordflow">switch</span> (type) {</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;          <span class="keywordflow">case</span> KVM_REG_ARM_CORE:</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;            <span class="comment">// These have already been printed</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;          <span class="keywordflow">case</span> KVM_REG_ARM64_SYSREG: {</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;              <span class="keyword">const</span> uint64_t op0(<a class="code" href="armv8__cpu_8cc.html#aeb5a5da93b3177465fa6a1752f955470">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_OP0));</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;              <span class="keyword">const</span> uint64_t op1(<a class="code" href="armv8__cpu_8cc.html#aeb5a5da93b3177465fa6a1752f955470">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_OP1));</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;              <span class="keyword">const</span> uint64_t crn(<a class="code" href="armv8__cpu_8cc.html#aeb5a5da93b3177465fa6a1752f955470">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_CRN));</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;              <span class="keyword">const</span> uint64_t crm(<a class="code" href="armv8__cpu_8cc.html#aeb5a5da93b3177465fa6a1752f955470">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_CRM));</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;              <span class="keyword">const</span> uint64_t op2(<a class="code" href="armv8__cpu_8cc.html#aeb5a5da93b3177465fa6a1752f955470">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_OP2));</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;              <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">MiscRegIndex</a> idx(</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                  <a class="code" href="namespaceArmISA.html#aa997a57492cbf2204c7b0ec435873edb">decodeAArch64SysReg</a>(op0, op1, crn, crm, op2));</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;              <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  %s (op0: %i, op1: %i, crn: %i, crm: %i, op2: %i): %s&quot;</span>,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                     <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[idx], op0, op1, crn, crm, op2,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                     <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>));</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;          } <span class="keywordflow">break</span>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;          <span class="keywordflow">case</span> KVM_REG_ARM_DEMUX: {</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;              <span class="keyword">const</span> uint64_t <a class="code" href="namespaceArmISA.html#af1b20ffd3b20f7f14d6d2883da24af10">id</a>(<a class="code" href="armv8__cpu_8cc.html#aeb5a5da93b3177465fa6a1752f955470">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM_DEMUX_ID));</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;              <span class="keyword">const</span> uint64_t <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>(<a class="code" href="armv8__cpu_8cc.html#aeb5a5da93b3177465fa6a1752f955470">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM_DEMUX_VAL));</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;              <span class="keywordflow">if</span> (<span class="keywordtype">id</span> == KVM_REG_ARM_DEMUX_ID_CCSIDR) {</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                  <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  CSSIDR[%i]: %s\n&quot;</span>, val,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                         <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>));</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;              } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                  <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;  UNKNOWN[%i:%i]: %s\n&quot;</span>, <span class="keywordtype">id</span>, val,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                         <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>));</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;              }</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;          } <span class="keywordflow">break</span>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;            <a class="code" href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a>(<span class="stringliteral">&quot;0x%x: %s\n&quot;</span>, <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>));</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        }</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    }</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;}</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="classArmV8KvmCPU.html#a91eb0142189e4b7ff654f5bc4db36d71">  216</a></span>&#160;<a class="code" href="classArmV8KvmCPU.html#a91eb0142189e4b7ff654f5bc4db36d71">ArmV8KvmCPU::updateKvmState</a>()</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;{</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;In updateKvmState():\n&quot;</span>);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="comment">// update pstate register state</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    CPSR cpsr(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>));</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    cpsr.nz = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463">CCREG_NZ</a>);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    cpsr.c = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504">CCREG_C</a>);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    cpsr.v = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc">CCREG_V</a>);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordflow">if</span> (cpsr.width) {</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        cpsr.ge = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">readCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a7f9d4587271dd31f76e51d2ae56fb317">CCREG_GE</a>);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        cpsr.ge = 0;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    }</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  %s := 0x%x\n&quot;</span>, <span class="stringliteral">&quot;PSTATE&quot;</span>, cpsr);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7">setOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(regs.pstate), static_cast&lt;uint64_t&gt;(cpsr));</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;ri : <a class="code" href="classArmV8KvmCPU.html#a2ad7971fa046d7bb623529fa481bc065">miscRegMap</a>) {</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <span class="keyword">const</span> uint64_t value(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(ri.idx));</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  %s := 0x%x\n&quot;</span>, ri.name, value);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7">setOneReg</a>(ri.kvm, value);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    }</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="armv8__cpu_8cc.html#a3871ecee0efd0abb7596ee0985fa0b98">NUM_XREGS</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        <span class="keyword">const</span> uint64_t value(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa11667ebec0cf6e51f06c9afd1ac321a8">INTREG_X0</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  X%i := 0x%x\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, value);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7">setOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#adeb9882a6b20d06579ece0a12db04a10">kvmXReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), value);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    }</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;ri : <a class="code" href="classArmV8KvmCPU.html#a404b8196ba61a8398f3c660af97c977c">intRegMap</a>) {</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        <span class="keyword">const</span> uint64_t value(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(ri.idx));</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  %s := 0x%x\n&quot;</span>, ri.name, value);</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7">setOneReg</a>(ri.kvm, value);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    }</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="armv8__cpu_8cc.html#a4cc1a4e8afd1827cfe5d5e783c78abf1">NUM_QREGS</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_base(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> * <a class="code" href="armv8__cpu_8cc.html#a9e4518ace4725b6e8ed88c465ce0bf9b">FP_REGS_PER_VFP_REG</a>);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <a class="code" href="unionKvmFPReg.html">KvmFPReg</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> = 0; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> &lt; <a class="code" href="armv8__cpu_8cc.html#a9e4518ace4725b6e8ed88c465ce0bf9b">FP_REGS_PER_VFP_REG</a>; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>++)</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;            reg.<a class="code" href="unionKvmFPReg.html#a7d43bb6168a3ecc8bc292a15835448b3">s</a>[<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>].<a class="code" href="unionKvmFPReg.html#ad9eb5e0198588a1c430396a786dbfa29">i</a> = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">readFloatReg</a>(reg_base + <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7">setOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#a871991cda04b27e50976d3648472d0ac">kvmFPReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), reg.<a class="code" href="unionKvmFPReg.html#a2e7d011c39cb33e918b47504538ad8c4">data</a>);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  Q%i: %s\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#a871991cda04b27e50976d3648472d0ac">kvmFPReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)));</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    }</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;ri : <a class="code" href="classArmV8KvmCPU.html#a4c741ef819b56ab181f39e24500a0e1e">getSysRegMap</a>()) {</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        uint64_t value;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        <span class="keywordflow">if</span> (ri.is_device) {</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;            <span class="comment">// This system register is backed by a device. This means</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;            <span class="comment">// we need to lock the device event queue.</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;            <a class="code" href="classEventQueue_1_1ScopedMigration.html">EventQueue::ScopedMigration</a> migrate(<a class="code" href="classBaseKvmCPU.html#a91acd3378bc31da677bc0e2f14b38c50">deviceEventQueue</a>());</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;            value = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(ri.idx);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;            value = <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(ri.idx);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        }</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  %s := 0x%x\n&quot;</span>, ri.name, value);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7">setOneReg</a>(ri.kvm, value);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    }</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <a class="code" href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7">setOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(regs.pc), <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a8a9143613e6da73fea16e097c879df82">instAddr</a>());</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  PC := 0x%x\n&quot;</span>, <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a8a9143613e6da73fea16e097c879df82">instAddr</a>());</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;}</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="classArmV8KvmCPU.html#a93af0d2906d5b6b979abbfed27ddb28c">  282</a></span>&#160;<a class="code" href="classArmV8KvmCPU.html#a93af0d2906d5b6b979abbfed27ddb28c">ArmV8KvmCPU::updateThreadContext</a>()</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;{</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;In updateThreadContext():\n&quot;</span>);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="comment">// Update pstate thread context</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keyword">const</span> CPSR cpsr(<a class="code" href="classBaseKvmCPU.html#ac319f1648e13f9b47c00be0fb3f7d530">getOneRegU64</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(regs.pstate)));</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  %s := 0x%x\n&quot;</span>, <span class="stringliteral">&quot;PSTATE&quot;</span>, cpsr);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">MISCREG_CPSR</a>, cpsr);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">setCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463">CCREG_NZ</a>, cpsr.nz);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">setCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504">CCREG_C</a>, cpsr.c);</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">setCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc">CCREG_V</a>, cpsr.v);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keywordflow">if</span> (cpsr.width) {</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">setCCReg</a>(<a class="code" href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a7f9d4587271dd31f76e51d2ae56fb317">CCREG_GE</a>, cpsr.ge);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    }</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="comment">// Update core misc regs first as they</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="comment">// affect how other registers are mapped.</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;ri : <a class="code" href="classArmV8KvmCPU.html#a2ad7971fa046d7bb623529fa481bc065">miscRegMap</a>) {</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        <span class="keyword">const</span> <span class="keyword">auto</span> value(<a class="code" href="classBaseKvmCPU.html#ac319f1648e13f9b47c00be0fb3f7d530">getOneRegU64</a>(ri.kvm));</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  %s := 0x%x\n&quot;</span>, ri.name, value);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(ri.idx, value);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    }</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="armv8__cpu_8cc.html#a3871ecee0efd0abb7596ee0985fa0b98">NUM_XREGS</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        <span class="keyword">const</span> <span class="keyword">auto</span> value(<a class="code" href="classBaseKvmCPU.html#ac319f1648e13f9b47c00be0fb3f7d530">getOneRegU64</a>(<a class="code" href="armv8__cpu_8cc.html#adeb9882a6b20d06579ece0a12db04a10">kvmXReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)));</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  X%i := 0x%x\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, value);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        <span class="comment">// KVM64 returns registers in 64-bit layout. If we are in aarch32</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        <span class="comment">// mode, we need to map these to banked ARM32 registers.</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a24a144e8bb48dfc6573d7027cafd199b">inAArch64</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>)) {</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;            <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa11667ebec0cf6e51f06c9afd1ac321a8">INTREG_X0</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, value);</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;            <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#af5ba61c412683b28c0650337eb09d57c">setIntRegFlat</a>(<a class="code" href="namespaceArmISA.html#a5d848cad81d3286f60d5719a01a4c85d">IntReg64Map</a>[<a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa11667ebec0cf6e51f06c9afd1ac321a8">INTREG_X0</a> + <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>], value);</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        }</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    }</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;ri : <a class="code" href="classArmV8KvmCPU.html#a404b8196ba61a8398f3c660af97c977c">intRegMap</a>) {</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;        <span class="keyword">const</span> <span class="keyword">auto</span> value(<a class="code" href="classBaseKvmCPU.html#ac319f1648e13f9b47c00be0fb3f7d530">getOneRegU64</a>(ri.kvm));</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  %s := 0x%x\n&quot;</span>, ri.name, value);</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(ri.idx, value);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    }</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="armv8__cpu_8cc.html#a4cc1a4e8afd1827cfe5d5e783c78abf1">NUM_QREGS</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        <span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_base(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> * <a class="code" href="armv8__cpu_8cc.html#a9e4518ace4725b6e8ed88c465ce0bf9b">FP_REGS_PER_VFP_REG</a>);</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        <a class="code" href="unionKvmFPReg.html">KvmFPReg</a> <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  Q%i: %s\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">getAndFormatOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#a871991cda04b27e50976d3648472d0ac">kvmFPReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)));</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <a class="code" href="classBaseKvmCPU.html#a9ee5323addc4827f8d34820b4f11ac2c">getOneReg</a>(<a class="code" href="armv8__cpu_8cc.html#a871991cda04b27e50976d3648472d0ac">kvmFPReg</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), reg.<a class="code" href="unionKvmFPReg.html#a2e7d011c39cb33e918b47504538ad8c4">data</a>);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> = 0; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a> &lt; <a class="code" href="armv8__cpu_8cc.html#a9e4518ace4725b6e8ed88c465ce0bf9b">FP_REGS_PER_VFP_REG</a>; <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>++)</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;            <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a347b871ff912f57fb64af0cde4a54ebe">setFloatReg</a>(reg_base + <a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>, reg.<a class="code" href="unionKvmFPReg.html#a7d43bb6168a3ecc8bc292a15835448b3">s</a>[<a class="code" href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">j</a>].<a class="code" href="unionKvmFPReg.html#ad9eb5e0198588a1c430396a786dbfa29">i</a>);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    }</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;ri : <a class="code" href="classArmV8KvmCPU.html#a4c741ef819b56ab181f39e24500a0e1e">getSysRegMap</a>()) {</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        <span class="keyword">const</span> <span class="keyword">auto</span> value(<a class="code" href="classBaseKvmCPU.html#ac319f1648e13f9b47c00be0fb3f7d530">getOneRegU64</a>(ri.kvm));</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  %s := 0x%x\n&quot;</span>, ri.name, value);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        <span class="keywordflow">if</span> (ri.is_device) {</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;            <span class="comment">// This system register is backed by a device. This means</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;            <span class="comment">// we need to lock the device event queue.</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;            <a class="code" href="classEventQueue_1_1ScopedMigration.html">EventQueue::ScopedMigration</a> migrate(<a class="code" href="classBaseKvmCPU.html#a91acd3378bc31da677bc0e2f14b38c50">deviceEventQueue</a>());</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;            <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(ri.idx, value);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;            <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(ri.idx, value);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        }</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    }</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>(<a class="code" href="classBaseKvmCPU.html#ac319f1648e13f9b47c00be0fb3f7d530">getOneRegU64</a>(<a class="code" href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a>(regs.pc)));</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    pc.aarch64(<a class="code" href="namespaceArmISA.html#a24a144e8bb48dfc6573d7027cafd199b">inAArch64</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>));</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    pc.thumb(cpsr.t);</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    pc.nextAArch64(<a class="code" href="namespaceArmISA.html#a24a144e8bb48dfc6573d7027cafd199b">inAArch64</a>(<a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>));</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="comment">// TODO: This is a massive assumption that will break when</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="comment">// switching to thumb.</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    pc.nextThumb(cpsr.t);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(KvmContext, <span class="stringliteral">&quot;  PC := 0x%x (t: %i, a64: %i)\n&quot;</span>,</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;            pc.instAddr(), pc.thumb(), pc.aarch64());</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <a class="code" href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">tc</a>-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(pc);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;}</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;ArmV8KvmCPU::MiscRegInfo&gt;</a> &amp;</div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="classArmV8KvmCPU.html#a4c741ef819b56ab181f39e24500a0e1e">  359</a></span>&#160;<a class="code" href="classArmV8KvmCPU.html#a4c741ef819b56ab181f39e24500a0e1e">ArmV8KvmCPU::getSysRegMap</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <span class="comment">// Try to use the cached map</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classArmV8KvmCPU.html#a43da0e4a006bce52aa054bacea2b4242">sysRegMap</a>.empty())</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classArmV8KvmCPU.html#a43da0e4a006bce52aa054bacea2b4242">sysRegMap</a>;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> : <a class="code" href="classBaseArmKvmCPU.html#a77cdda8216b36f51729ae112faf6e278">getRegList</a>()) {</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        <span class="keyword">const</span> uint64_t arch(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> &amp; KVM_REG_ARCH_MASK);</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        <span class="keywordflow">if</span> (arch != KVM_REG_ARM64)</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        <span class="keyword">const</span> uint64_t <a class="code" href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> &amp; KVM_REG_ARM_COPROC_MASK);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        <span class="keywordflow">if</span> (type != KVM_REG_ARM64_SYSREG)</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        <span class="keyword">const</span> uint64_t op0(<a class="code" href="armv8__cpu_8cc.html#aeb5a5da93b3177465fa6a1752f955470">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_OP0));</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        <span class="keyword">const</span> uint64_t op1(<a class="code" href="armv8__cpu_8cc.html#aeb5a5da93b3177465fa6a1752f955470">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_OP1));</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <span class="keyword">const</span> uint64_t crn(<a class="code" href="armv8__cpu_8cc.html#aeb5a5da93b3177465fa6a1752f955470">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_CRN));</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        <span class="keyword">const</span> uint64_t crm(<a class="code" href="armv8__cpu_8cc.html#aeb5a5da93b3177465fa6a1752f955470">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_CRM));</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        <span class="keyword">const</span> uint64_t op2(<a class="code" href="armv8__cpu_8cc.html#aeb5a5da93b3177465fa6a1752f955470">EXTRACT_FIELD</a>(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, KVM_REG_ARM64_SYSREG_OP2));</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">MiscRegIndex</a> idx(<a class="code" href="namespaceArmISA.html#aa997a57492cbf2204c7b0ec435873edb">decodeAArch64SysReg</a>(op0, op1, crn, crm, op2));</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        <span class="keyword">const</span> <span class="keyword">auto</span> &amp;info(<a class="code" href="namespaceArmISA.html#a5acac006216a2ea59125ca03fe16de1c">miscRegInfo</a>[idx]);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">bool</span> writeable(</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;            info[<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa9e862c2191adc37fe47d9058c11fe1f9">MISCREG_USR_NS_WR</a>] || info[<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa15794884e1952d420be6834b237344b7">MISCREG_USR_S_WR</a>] ||</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;            info[<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa39266f1f413296016df38e86adf75d0c">MISCREG_PRI_S_WR</a>] || info[<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aaf75440e1d43702ec106e0567bcb61a60">MISCREG_PRI_NS_WR</a>] ||</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;            info[<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa309967c12a6738370049c2564d0acc84">MISCREG_HYP_WR</a>] ||</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;            info[<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa4887ef41fd2292581c2da2bc9ed489b6">MISCREG_MON_NS0_WR</a>] || info[<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aaea520d2a66138d5419924c635da57fc4">MISCREG_MON_NS1_WR</a>]);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        <span class="keyword">const</span> <span class="keywordtype">bool</span> implemented(</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;            info[<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aafd6bee87a898b977c42b81ce84df3c48">MISCREG_IMPLEMENTED</a>] || info[<a class="code" href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aad1d3caec9105e35f8e05448a4724b016">MISCREG_WARN_NOT_FAIL</a>]);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;        <span class="comment">// Only add implemented registers that we are going to be able</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        <span class="comment">// to write.</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        <span class="keywordflow">if</span> (implemented &amp;&amp; writeable)</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;            <a class="code" href="classArmV8KvmCPU.html#a43da0e4a006bce52aa054bacea2b4242">sysRegMap</a>.emplace_back(<a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a>, idx, <a class="code" href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">miscRegName</a>[idx],</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                <a class="code" href="classArmV8KvmCPU.html#a5bca8947982c3a1ef0d5cc291467badc">deviceRegSet</a>.find(idx) != <a class="code" href="classArmV8KvmCPU.html#a5bca8947982c3a1ef0d5cc291467badc">deviceRegSet</a>.end());</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    }</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classArmV8KvmCPU.html#a43da0e4a006bce52aa054bacea2b4242">sysRegMap</a>;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;}</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<a class="code" href="classArmV8KvmCPU.html">ArmV8KvmCPU</a> *</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;ArmV8KvmCPUParams::create()</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;{</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmV8KvmCPU.html#a09126d3e5985281f3f96eaeeb69bc329">ArmV8KvmCPU</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;}</div><div class="ttc" id="armv8__cpu_8cc_html_a3871ecee0efd0abb7596ee0985fa0b98"><div class="ttname"><a href="armv8__cpu_8cc.html#a3871ecee0efd0abb7596ee0985fa0b98">NUM_XREGS</a></div><div class="ttdeci">static constexpr unsigned NUM_XREGS</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00049">armv8_cpu.cc:49</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca41f3fa5f2b85d9748ee5d4264f67d6c3"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca41f3fa5f2b85d9748ee5d4264f67d6c3">ArmISA::MISCREG_FPSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00501">miscregs.hh:501</a></div></div>
<div class="ttc" id="classThreadContext_html_a23a64a50403b3a89e3ea71d4899a4363"><div class="ttname"><a href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg</a></div><div class="ttdeci">virtual void setMiscReg(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="classBaseKvmCPU_html_a91acd3378bc31da677bc0e2f14b38c50"><div class="ttname"><a href="classBaseKvmCPU.html#a91acd3378bc31da677bc0e2f14b38c50">BaseKvmCPU::deviceEventQueue</a></div><div class="ttdeci">EventQueue * deviceEventQueue()</div><div class="ttdoc">Get a pointer to the event queue owning devices. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00430">base.hh:430</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a5acac006216a2ea59125ca03fe16de1c"><div class="ttname"><a href="namespaceArmISA.html#a5acac006216a2ea59125ca03fe16de1c">ArmISA::miscRegInfo</a></div><div class="ttdeci">bitset&lt; NUM_MISCREG_INFOS &gt; miscRegInfo[NUM_MISCREGS]</div><div class="ttdef"><b>Definition:</b> <a href="miscregs_8cc_source.html#l02846">miscregs.cc:2846</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca7aee5179ce9c4ec339670c2ee5c09fb5"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7aee5179ce9c4ec339670c2ee5c09fb5">ArmISA::MISCREG_CNTKCTL_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00623">miscregs.hh:623</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad058b0990dcb8ed4d0b373396689fa12a5a65f564d02ab04f88a6ace6cee20a6c"><div class="ttname"><a href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12a5a65f564d02ab04f88a6ace6cee20a6c">AlphaISA::MISCREG_FPCR</a></div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00066">registers.hh:66</a></div></div>
<div class="ttc" id="unionKvmFPReg_html"><div class="ttname"><a href="unionKvmFPReg.html">KvmFPReg</a></div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00084">armv8_cpu.cc:84</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad058b0990dcb8ed4d0b373396689fa12"><div class="ttname"><a href="namespaceAlphaISA.html#ad058b0990dcb8ed4d0b373396689fa12">AlphaISA::MiscRegIndex</a></div><div class="ttdeci">MiscRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00064">registers.hh:64</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classThreadContext_html_aaa39c3080c92b37f7f740e264338c4a4"><div class="ttname"><a href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg</a></div><div class="ttdeci">virtual RegVal readIntReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_a5d848cad81d3286f60d5719a01a4c85d"><div class="ttname"><a href="namespaceArmISA.html#a5d848cad81d3286f60d5719a01a4c85d">ArmISA::IntReg64Map</a></div><div class="ttdeci">const IntRegMap IntReg64Map</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00306">intregs.hh:306</a></div></div>
<div class="ttc" id="classThreadContext_html_acc2c70b9ee300b1b8c65d7dff1d3d7f0"><div class="ttname"><a href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect</a></div><div class="ttdeci">virtual void setMiscRegNoEffect(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="classBaseKvmCPU_html_a37b0833de5c513bb273b2ef526ae4327"><div class="ttname"><a href="classBaseKvmCPU.html#a37b0833de5c513bb273b2ef526ae4327">BaseKvmCPU::tc</a></div><div class="ttdeci">ThreadContext * tc</div><div class="ttdoc">ThreadContext object, provides an interface for external objects to modify this thread&amp;#39;s state...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00151">base.hh:151</a></div></div>
<div class="ttc" id="namespaceArmISA_html_acbfe4414fa174a85a2473fcdcd7b829aa9e862c2191adc37fe47d9058c11fe1f9"><div class="ttname"><a href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa9e862c2191adc37fe47d9058c11fe1f9">ArmISA::MISCREG_USR_NS_WR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00963">miscregs.hh:963</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cac35c2c26bf6a839a1844bd85c46b2e83"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cac35c2c26bf6a839a1844bd85c46b2e83">ArmISA::MISCREG_MPIDR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00430">miscregs.hh:430</a></div></div>
<div class="ttc" id="namespaceArmISA_html_acbfe4414fa174a85a2473fcdcd7b829aa309967c12a6738370049c2564d0acc84"><div class="ttname"><a href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa309967c12a6738370049c2564d0acc84">ArmISA::MISCREG_HYP_WR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00973">miscregs.hh:973</a></div></div>
<div class="ttc" id="namespaceArmISA_html_afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc"><div class="ttname"><a href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a06d5ab8df8dab970d45cfe16408262bc">ArmISA::CCREG_V</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00048">ccregs.hh:48</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a86b05be1092b70a38660616b2b7e6793"><div class="ttname"><a href="namespaceArmISA.html#a86b05be1092b70a38660616b2b7e6793">ArmISA::miscRegName</a></div><div class="ttdeci">const char *const miscRegName[]</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l01003">miscregs.hh:1003</a></div></div>
<div class="ttc" id="unionKvmFPReg_html_a49995af7eb56090b918078bb6e849622"><div class="ttname"><a href="unionKvmFPReg.html#a49995af7eb56090b918078bb6e849622">KvmFPReg::i</a></div><div class="ttdeci">uint64_t i</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00091">armv8_cpu.cc:91</a></div></div>
<div class="ttc" id="classThreadContext_html_a5f5b790ae209abd004a5b2b02c1bd855"><div class="ttname"><a href="classThreadContext.html#a5f5b790ae209abd004a5b2b02c1bd855">ThreadContext::readCCReg</a></div><div class="ttdeci">virtual RegVal readCCReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a91eb0142189e4b7ff654f5bc4db36d71"><div class="ttname"><a href="classArmV8KvmCPU.html#a91eb0142189e4b7ff654f5bc4db36d71">ArmV8KvmCPU::updateKvmState</a></div><div class="ttdeci">void updateKvmState() override</div><div class="ttdoc">Update the KVM state from the current thread context. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00216">armv8_cpu.cc:216</a></div></div>
<div class="ttc" id="namespaceArmISA_html_afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463"><div class="ttname"><a href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a6caf2afe46c16a29dcbdc5718ae95463">ArmISA::CCREG_NZ</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00046">ccregs.hh:46</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cad3cdb1317a25175044b454f01a85e080">ArmISA::MISCREG_SPSR_FIQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00060">miscregs.hh:60</a></div></div>
<div class="ttc" id="classThreadContext_html_a347b871ff912f57fb64af0cde4a54ebe"><div class="ttname"><a href="classThreadContext.html#a347b871ff912f57fb64af0cde4a54ebe">ThreadContext::setFloatReg</a></div><div class="ttdeci">virtual void setFloatReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="unionKvmFPReg_html_a2e7d011c39cb33e918b47504538ad8c4"><div class="ttname"><a href="unionKvmFPReg.html#a2e7d011c39cb33e918b47504538ad8c4">KvmFPReg::data</a></div><div class="ttdeci">uint8_t data[32]</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00095">armv8_cpu.cc:95</a></div></div>
<div class="ttc" id="armv8__cpu_8cc_html_a78e1645eccd2b066593c9ee03c31d0fc"><div class="ttname"><a href="armv8__cpu_8cc.html#a78e1645eccd2b066593c9ee03c31d0fc">INT_REG</a></div><div class="ttdeci">#define INT_REG(name)</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00065">armv8_cpu.cc:65</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a93af0d2906d5b6b979abbfed27ddb28c"><div class="ttname"><a href="classArmV8KvmCPU.html#a93af0d2906d5b6b979abbfed27ddb28c">ArmV8KvmCPU::updateThreadContext</a></div><div class="ttdeci">void updateThreadContext() override</div><div class="ttdoc">Update the current thread context with the KVM state. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00282">armv8_cpu.cc:282</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919cabf77dd155ddd1020a03a9f11e2c44803"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919cabf77dd155ddd1020a03a9f11e2c44803">ArmISA::MISCREG_SPSR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00493">miscregs.hh:493</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; ArmV8KvmCPU::IntRegInfo &gt;</a></div></div>
<div class="ttc" id="namespaceArmISA_html_af1b20ffd3b20f7f14d6d2883da24af10"><div class="ttname"><a href="namespaceArmISA.html#af1b20ffd3b20f7f14d6d2883da24af10">ArmISA::id</a></div><div class="ttdeci">Bitfield&lt; 33 &gt; id</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00237">miscregs_types.hh:237</a></div></div>
<div class="ttc" id="classBaseArmKvmCPU_html_adaa18539f23cbaaf318ebacb76f40fe2"><div class="ttname"><a href="classBaseArmKvmCPU.html#adaa18539f23cbaaf318ebacb76f40fe2">BaseArmKvmCPU::startup</a></div><div class="ttdeci">void startup() override</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="base__cpu_8cc_source.html#l00070">base_cpu.cc:70</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html"><div class="ttname"><a href="classArmV8KvmCPU.html">ArmV8KvmCPU</a></div><div class="ttdoc">This is an implementation of a KVM-based ARMv8-compatible CPU. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00081">armv8_cpu.hh:81</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca23432fcb06b63bbbdf0f10bae2d73748"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca23432fcb06b63bbbdf0f10bae2d73748">ArmISA::MISCREG_ELR_EL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00494">miscregs.hh:494</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="unionKvmFPReg_html_a6f4d3786c8d9b945daff26dc1281f363"><div class="ttname"><a href="unionKvmFPReg.html#a6f4d3786c8d9b945daff26dc1281f363">KvmFPReg::f</a></div><div class="ttdeci">float f</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00087">armv8_cpu.cc:87</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a4c741ef819b56ab181f39e24500a0e1e"><div class="ttname"><a href="classArmV8KvmCPU.html#a4c741ef819b56ab181f39e24500a0e1e">ArmV8KvmCPU::getSysRegMap</a></div><div class="ttdeci">const std::vector&lt; ArmV8KvmCPU::MiscRegInfo &gt; &amp; getSysRegMap() const</div><div class="ttdoc">Get a map between system registers in kvm and gem5 registers. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00359">armv8_cpu.cc:359</a></div></div>
<div class="ttc" id="armv8__cpu_8cc_html_adeb9882a6b20d06579ece0a12db04a10"><div class="ttname"><a href="armv8__cpu_8cc.html#adeb9882a6b20d06579ece0a12db04a10">kvmXReg</a></div><div class="ttdeci">constexpr uint64_t kvmXReg(const int num)</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00071">armv8_cpu.cc:71</a></div></div>
<div class="ttc" id="namespaceArmISA_html_acbfe4414fa174a85a2473fcdcd7b829aaf75440e1d43702ec106e0567bcb61a60"><div class="ttname"><a href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aaf75440e1d43702ec106e0567bcb61a60">ArmISA::MISCREG_PRI_NS_WR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00968">miscregs.hh:968</a></div></div>
<div class="ttc" id="namespaceArmISA_html_afbab0e7d68feea024ad3248f7ad74375a7f9d4587271dd31f76e51d2ae56fb317"><div class="ttname"><a href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375a7f9d4587271dd31f76e51d2ae56fb317">ArmISA::CCREG_GE</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00049">ccregs.hh:49</a></div></div>
<div class="ttc" id="inet_8hh_html_a1d127017fb298b889f4ba24752d08b8e"><div class="ttname"><a href="inet_8hh.html#a1d127017fb298b889f4ba24752d08b8e">type</a></div><div class="ttdeci">uint8_t type</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00333">inet.hh:333</a></div></div>
<div class="ttc" id="logging_8hh_html_ae7d790080fa18103d7582effff570b9e"><div class="ttname"><a href="logging_8hh.html#ae7d790080fa18103d7582effff570b9e">inform</a></div><div class="ttdeci">#define inform(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00213">logging.hh:213</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_ad5d9579bc59fa0ee527c3ce8d2802158"><div class="ttname"><a href="classArmV8KvmCPU.html#ad5d9579bc59fa0ee527c3ce8d2802158">ArmV8KvmCPU::miscRegIdMap</a></div><div class="ttdeci">static const std::vector&lt; ArmV8KvmCPU::MiscRegInfo &gt; miscRegIdMap</div><div class="ttdoc">Mapping between gem5 ID misc registers and registers in kvm. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00144">armv8_cpu.hh:144</a></div></div>
<div class="ttc" id="armv8__cpu_8hh_html"><div class="ttname"><a href="armv8__cpu_8hh.html">armv8_cpu.hh</a></div></div>
<div class="ttc" id="classEventQueue_1_1ScopedMigration_html"><div class="ttname"><a href="classEventQueue_1_1ScopedMigration.html">EventQueue::ScopedMigration</a></div><div class="ttdoc">Temporarily migrate execution to a different event queue. </div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00552">eventq.hh:552</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classBaseArmKvmCPU_html_a77cdda8216b36f51729ae112faf6e278"><div class="ttname"><a href="classBaseArmKvmCPU.html#a77cdda8216b36f51729ae112faf6e278">BaseArmKvmCPU::getRegList</a></div><div class="ttdeci">const RegIndexVector &amp; getRegList() const</div><div class="ttdoc">Get a list of registers supported by getOneReg() and setOneReg(). </div><div class="ttdef"><b>Definition:</b> <a href="base__cpu_8cc_source.html#l00120">base_cpu.cc:120</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5faebb0b7237f827c636a9b4dcb78697c51"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5faebb0b7237f827c636a9b4dcb78697c51">ArmISA::INTREG_SP1</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00121">intregs.hh:121</a></div></div>
<div class="ttc" id="unionKvmFPReg_html_ad9eb5e0198588a1c430396a786dbfa29"><div class="ttname"><a href="unionKvmFPReg.html#ad9eb5e0198588a1c430396a786dbfa29">KvmFPReg::i</a></div><div class="ttdeci">uint32_t i</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00086">armv8_cpu.cc:86</a></div></div>
<div class="ttc" id="classThreadContext_html_a585fb09e81d5aa91955cc6c84948af97"><div class="ttname"><a href="classThreadContext.html#a585fb09e81d5aa91955cc6c84948af97">ThreadContext::readFloatReg</a></div><div class="ttdeci">virtual RegVal readFloatReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_aa997a57492cbf2204c7b0ec435873edb"><div class="ttname"><a href="namespaceArmISA.html#aa997a57492cbf2204c7b0ec435873edb">ArmISA::decodeAArch64SysReg</a></div><div class="ttdeci">MiscRegIndex decodeAArch64SysReg(unsigned op0, unsigned op1, unsigned crn, unsigned crm, unsigned op2)</div><div class="ttdef"><b>Definition:</b> <a href="miscregs_8cc_source.html#l01202">miscregs.cc:1202</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="armv8__cpu_8cc_html_a9e4518ace4725b6e8ed88c465ce0bf9b"><div class="ttname"><a href="armv8__cpu_8cc.html#a9e4518ace4725b6e8ed88c465ce0bf9b">FP_REGS_PER_VFP_REG</a></div><div class="ttdeci">#define FP_REGS_PER_VFP_REG</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00098">armv8_cpu.cc:98</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_aa0f53751a234ae4107a2ad89236e4ce7"><div class="ttname"><a href="classBaseKvmCPU.html#aa0f53751a234ae4107a2ad89236e4ce7">BaseKvmCPU::setOneReg</a></div><div class="ttdeci">void setOneReg(uint64_t id, const void *addr)</div><div class="ttdoc">Get/Set single register using the KVM_(SET|GET)_ONE_REG API. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00885">base.cc:885</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a8fa86a27753fa3f9e2dd97f870baec1a"><div class="ttname"><a href="classArmV8KvmCPU.html#a8fa86a27753fa3f9e2dd97f870baec1a">ArmV8KvmCPU::startup</a></div><div class="ttdeci">void startup() override</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00136">armv8_cpu.cc:136</a></div></div>
<div class="ttc" id="armv8__cpu_8cc_html_af0a622b4511f9ec0a7ab26c7fe1310fa"><div class="ttname"><a href="armv8__cpu_8cc.html#af0a622b4511f9ec0a7ab26c7fe1310fa">SYS_MPIDR_EL1</a></div><div class="ttdeci">#define SYS_MPIDR_EL1</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00068">armv8_cpu.cc:68</a></div></div>
<div class="ttc" id="namespaceArmISA_html_acbfe4414fa174a85a2473fcdcd7b829aa15794884e1952d420be6834b237344b7"><div class="ttname"><a href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa15794884e1952d420be6834b237344b7">ArmISA::MISCREG_USR_S_WR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00965">miscregs.hh:965</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa075af058689aac6155d11b49ee9529eb"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa075af058689aac6155d11b49ee9529eb">ArmISA::NUM_ARCH_INTREGS</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00126">intregs.hh:126</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa11667ebec0cf6e51f06c9afd1ac321a8"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa11667ebec0cf6e51f06c9afd1ac321a8">ArmISA::INTREG_X0</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00129">intregs.hh:129</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_ad61243d3dfa7acf7831577931ab2f651"><div class="ttname"><a href="classBaseKvmCPU.html#ad61243d3dfa7acf7831577931ab2f651">BaseKvmCPU::getAndFormatOneReg</a></div><div class="ttdeci">std::string getAndFormatOneReg(uint64_t id) const</div><div class="ttdoc">Get and format one register for printout. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00919">base.cc:919</a></div></div>
<div class="ttc" id="armv8__cpu_8cc_html_af407aa5f67b45fa399d6c6b5e69a3e5f"><div class="ttname"><a href="armv8__cpu_8cc.html#af407aa5f67b45fa399d6c6b5e69a3e5f">SIMD_REG</a></div><div class="ttdeci">#define SIMD_REG(name)</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00066">armv8_cpu.cc:66</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a5bca8947982c3a1ef0d5cc291467badc"><div class="ttname"><a href="classArmV8KvmCPU.html#a5bca8947982c3a1ef0d5cc291467badc">ArmV8KvmCPU::deviceRegSet</a></div><div class="ttdeci">static const std::set&lt; MiscRegIndex &gt; deviceRegSet</div><div class="ttdoc">Device registers (needing &quot;effectful&quot; MiscReg writes) </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00142">armv8_cpu.hh:142</a></div></div>
<div class="ttc" id="armv8__cpu_8cc_html_a4cc1a4e8afd1827cfe5d5e783c78abf1"><div class="ttname"><a href="armv8__cpu_8cc.html#a4cc1a4e8afd1827cfe5d5e783c78abf1">NUM_QREGS</a></div><div class="ttdeci">static constexpr unsigned NUM_QREGS</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00054">armv8_cpu.cc:54</a></div></div>
<div class="ttc" id="classThreadContext_html_a8a9143613e6da73fea16e097c879df82"><div class="ttname"><a href="classThreadContext.html#a8a9143613e6da73fea16e097c879df82">ThreadContext::instAddr</a></div><div class="ttdeci">virtual Addr instAddr() const =0</div></div>
<div class="ttc" id="namespaceArmISA_html_afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504"><div class="ttname"><a href="namespaceArmISA.html#afbab0e7d68feea024ad3248f7ad74375af4aad7c6308575281c1a92a5a7ae3504">ArmISA::CCREG_C</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00047">ccregs.hh:47</a></div></div>
<div class="ttc" id="classThreadContext_html_ac394cf627b03699f1db35e3b6f4b5b21"><div class="ttname"><a href="classThreadContext.html#ac394cf627b03699f1db35e3b6f4b5b21">ThreadContext::setCCReg</a></div><div class="ttdeci">virtual void setCCReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="classThreadContext_html_a49c3ce8c24de55ea52f307a9f7929ab4"><div class="ttname"><a href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">ThreadContext::setIntReg</a></div><div class="ttdeci">virtual void setIntReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a09126d3e5985281f3f96eaeeb69bc329"><div class="ttname"><a href="classArmV8KvmCPU.html#a09126d3e5985281f3f96eaeeb69bc329">ArmV8KvmCPU::ArmV8KvmCPU</a></div><div class="ttdeci">ArmV8KvmCPU(ArmV8KvmCPUParams *params)</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00126">armv8_cpu.cc:126</a></div></div>
<div class="ttc" id="namespaceArmISA_html_acbfe4414fa174a85a2473fcdcd7b829aa4887ef41fd2292581c2da2bc9ed489b6"><div class="ttname"><a href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa4887ef41fd2292581c2da2bc9ed489b6">ArmISA::MISCREG_MON_NS0_WR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00976">miscregs.hh:976</a></div></div>
<div class="ttc" id="namespaceArmISA_html_acbfe4414fa174a85a2473fcdcd7b829a"><div class="ttname"><a href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829a">ArmISA::MiscRegInfo</a></div><div class="ttdeci">MiscRegInfo</div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00941">miscregs.hh:941</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ac843bf7761bca8cf5315375942a0c25b"><div class="ttname"><a href="namespaceArmISA.html#ac843bf7761bca8cf5315375942a0c25b">ArmISA::j</a></div><div class="ttdeci">Bitfield&lt; 24 &gt; j</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00057">miscregs_types.hh:57</a></div></div>
<div class="ttc" id="unionKvmFPReg_html_a7d43bb6168a3ecc8bc292a15835448b3"><div class="ttname"><a href="unionKvmFPReg.html#a7d43bb6168a3ecc8bc292a15835448b3">KvmFPReg::s</a></div><div class="ttdeci">union KvmFPReg::@3 s[4]</div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca255138f5bb2c4542e7a935eef561dd5c"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca255138f5bb2c4542e7a935eef561dd5c">ArmISA::MISCREG_CNTV_CVAL_EL0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00632">miscregs.hh:632</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5fa21fa949889362c27926c1965bb2073aa"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5fa21fa949889362c27926c1965bb2073aa">ArmISA::INTREG_SP0</a></div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00120">intregs.hh:120</a></div></div>
<div class="ttc" id="classBaseArmKvmCPU_html"><div class="ttname"><a href="classBaseArmKvmCPU.html">BaseArmKvmCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="base__cpu_8hh_source.html#l00049">base_cpu.hh:49</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a43da0e4a006bce52aa054bacea2b4242"><div class="ttname"><a href="classArmV8KvmCPU.html#a43da0e4a006bce52aa054bacea2b4242">ArmV8KvmCPU::sysRegMap</a></div><div class="ttdeci">std::vector&lt; ArmV8KvmCPU::MiscRegInfo &gt; sysRegMap</div><div class="ttdoc">Cached mapping between system registers in kvm and misc regs in gem5. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00147">armv8_cpu.hh:147</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a0340548192670e0070f6f127e2977276"><div class="ttname"><a href="classArmV8KvmCPU.html#a0340548192670e0070f6f127e2977276">ArmV8KvmCPU::dump</a></div><div class="ttdeci">void dump() const override</div><div class="ttdoc">Dump the internal state to the terminal. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00149">armv8_cpu.cc:149</a></div></div>
<div class="ttc" id="namespaceArmISA_html_acbfe4414fa174a85a2473fcdcd7b829aaea520d2a66138d5419924c635da57fc4"><div class="ttname"><a href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aaea520d2a66138d5419924c635da57fc4">ArmISA::MISCREG_MON_NS1_WR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00979">miscregs.hh:979</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_a9ee5323addc4827f8d34820b4f11ac2c"><div class="ttname"><a href="classBaseKvmCPU.html#a9ee5323addc4827f8d34820b4f11ac2c">BaseKvmCPU::getOneReg</a></div><div class="ttdeci">void getOneReg(uint64_t id, void *addr) const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8cc_source.html#l00902">base.cc:902</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="namespaceArmISA_html_acbfe4414fa174a85a2473fcdcd7b829aad1d3caec9105e35f8e05448a4724b016"><div class="ttname"><a href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aad1d3caec9105e35f8e05448a4724b016">ArmISA::MISCREG_WARN_NOT_FAIL</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00945">miscregs.hh:945</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aae26e57c88e6b2f9dd23dc9452774feb"><div class="ttname"><a href="namespaceArmISA.html#aae26e57c88e6b2f9dd23dc9452774feb">ArmISA::NumFloatV8ArchRegs</a></div><div class="ttdeci">const int NumFloatV8ArchRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00085">registers.hh:85</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca0cddb533c7dccbe89da87203c21f5cc7">ArmISA::MISCREG_SPSR_UND</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00066">miscregs.hh:66</a></div></div>
<div class="ttc" id="armv8__cpu_8cc_html_a871991cda04b27e50976d3648472d0ac"><div class="ttname"><a href="armv8__cpu_8cc.html#a871991cda04b27e50976d3648472d0ac">kvmFPReg</a></div><div class="ttdeci">constexpr uint64_t kvmFPReg(const int num)</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00078">armv8_cpu.cc:78</a></div></div>
<div class="ttc" id="namespaceArmISA_html_acbfe4414fa174a85a2473fcdcd7b829aa39266f1f413296016df38e86adf75d0c"><div class="ttname"><a href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aa39266f1f413296016df38e86adf75d0c">ArmISA::MISCREG_PRI_S_WR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00970">miscregs.hh:970</a></div></div>
<div class="ttc" id="unionKvmFPReg_html_a9b88b7bc354497b9105b6eb9f48528bd"><div class="ttname"><a href="unionKvmFPReg.html#a9b88b7bc354497b9105b6eb9f48528bd">KvmFPReg::d</a></div><div class="ttdeci">union KvmFPReg::@4 d[2]</div></div>
<div class="ttc" id="armv8__cpu_8cc_html_aeb5a5da93b3177465fa6a1752f955470"><div class="ttname"><a href="armv8__cpu_8cc.html#aeb5a5da93b3177465fa6a1752f955470">EXTRACT_FIELD</a></div><div class="ttdeci">#define EXTRACT_FIELD(v, name)</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00057">armv8_cpu.cc:57</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a404b8196ba61a8398f3c660af97c977c"><div class="ttname"><a href="classArmV8KvmCPU.html#a404b8196ba61a8398f3c660af97c977c">ArmV8KvmCPU::intRegMap</a></div><div class="ttdeci">static const std::vector&lt; ArmV8KvmCPU::IntRegInfo &gt; intRegMap</div><div class="ttdoc">Mapping between gem5 integer registers and integer registers in kvm. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00138">armv8_cpu.hh:138</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a24a144e8bb48dfc6573d7027cafd199b"><div class="ttname"><a href="namespaceArmISA.html#a24a144e8bb48dfc6573d7027cafd199b">ArmISA::inAArch64</a></div><div class="ttdeci">bool inAArch64(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2utility_8cc_source.html#l00221">utility.cc:221</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca7ac1b2166841b17fab9db5286276a3fe">ArmISA::MISCREG_SPSR_ABT</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00064">miscregs.hh:64</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca10c5d74680a2aaf6f75ff2e3f7ae7b15"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca10c5d74680a2aaf6f75ff2e3f7ae7b15">ArmISA::MISCREG_CNTV_CTL_EL0</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00631">miscregs.hh:631</a></div></div>
<div class="ttc" id="unionKvmFPReg_html_a80e17a716a8b1a435db70d79c5416a83"><div class="ttname"><a href="unionKvmFPReg.html#a80e17a716a8b1a435db70d79c5416a83">KvmFPReg::f</a></div><div class="ttdeci">double f</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00092">armv8_cpu.cc:92</a></div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a2ad7971fa046d7bb623529fa481bc065"><div class="ttname"><a href="classArmV8KvmCPU.html#a2ad7971fa046d7bb623529fa481bc065">ArmV8KvmCPU::miscRegMap</a></div><div class="ttdeci">static const std::vector&lt; ArmV8KvmCPU::MiscRegInfo &gt; miscRegMap</div><div class="ttdoc">Mapping between gem5 misc registers and registers in kvm. </div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8hh_source.html#l00140">armv8_cpu.hh:140</a></div></div>
<div class="ttc" id="classThreadContext_html_af5ba61c412683b28c0650337eb09d57c"><div class="ttname"><a href="classThreadContext.html#af5ba61c412683b28c0650337eb09d57c">ThreadContext::setIntRegFlat</a></div><div class="ttdeci">virtual void setIntRegFlat(RegIndex idx, RegVal val)=0</div></div>
<div class="ttc" id="namespaceArmISA_html_acbfe4414fa174a85a2473fcdcd7b829aafd6bee87a898b977c42b81ce84df3c48"><div class="ttname"><a href="namespaceArmISA.html#acbfe4414fa174a85a2473fcdcd7b829aafd6bee87a898b977c42b81ce84df3c48">ArmISA::MISCREG_IMPLEMENTED</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00942">miscregs.hh:942</a></div></div>
<div class="ttc" id="classThreadContext_html_adc42524bb7da19f70adecbafc401edea"><div class="ttname"><a href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(RegIndex misc_reg)=0</div></div>
<div class="ttc" id="classArmV8KvmCPU_html_a05e821a52905ea2158b43e6286882722"><div class="ttname"><a href="classArmV8KvmCPU.html#a05e821a52905ea2158b43e6286882722">ArmV8KvmCPU::~ArmV8KvmCPU</a></div><div class="ttdeci">virtual ~ArmV8KvmCPU()</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00131">armv8_cpu.cc:131</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca5882c3c544025702f76f0045efa5ec31">ArmISA::MISCREG_SPSR_IRQ</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00061">miscregs.hh:61</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba"><div class="ttname"><a href="namespaceArmISA.html#a95c4749b8e05d58cf7536163a9ce919ca1d2df46d160cfa336591aaebdd6f99ba">ArmISA::MISCREG_CPSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2miscregs_8hh_source.html#l00058">miscregs.hh:58</a></div></div>
<div class="ttc" id="armv8__cpu_8cc_html_a804c632d35b2e17ba1d3fc43799a365e"><div class="ttname"><a href="armv8__cpu_8cc.html#a804c632d35b2e17ba1d3fc43799a365e">CORE_REG</a></div><div class="ttdeci">#define CORE_REG(name, size)</div><div class="ttdef"><b>Definition:</b> <a href="armv8__cpu_8cc_source.html#l00060">armv8_cpu.cc:60</a></div></div>
<div class="ttc" id="classBaseKvmCPU_html_ac319f1648e13f9b47c00be0fb3f7d530"><div class="ttname"><a href="classBaseKvmCPU.html#ac319f1648e13f9b47c00be0fb3f7d530">BaseKvmCPU::getOneRegU64</a></div><div class="ttdeci">uint64_t getOneRegU64(uint64_t id) const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2kvm_2base_8hh_source.html#l00373">base.hh:373</a></div></div>
<div class="ttc" id="namespaceHsailISA_html_ae201afcfc5e31667d5e89aacb07f8347"><div class="ttname"><a href="namespaceHsailISA.html#ae201afcfc5e31667d5e89aacb07f8347">HsailISA::U32</a></div><div class="ttdeci">HsailDataType&lt; SRegOperandType, uint32_t, Enums::M_U32, VT_32 &gt; U32</div><div class="ttdef"><b>Definition:</b> <a href="decl_8hh_source.html#l00095">decl.hh:95</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
