[
    {
        "version1": "2111",
        "version2": "master",
        "cslsp_q2q_summary": "ref_clxsp_hton_acc100_q2q_summary",
        "iclsp_q2q_summary": "ref_icxsp_hton_acc100_q2q_summary",
        "oran_q2q_summary": "ref_oran_mode_summary",
        "timer_cslsp_info":
        [
            {"case":"clxsp_mu0_10mhz_4x4_hton", "info":"CLXSP_HTON_ACC100_SUB3_10MHZ_4X4", "cfile": "ref_clxsp_hton_acc100_sub3_10mhz_4x4"},
            {"case":"clxsp_mu0_20mhz_4x4_hton", "info":"CLXSP_HTON_ACC100_SUB3_20MHZ_4X4", "cfile": "ref_clxsp_hton_acc100_sub3_20mhz_4x4"},
            {"case":"clxsp_mu1_100mhz_4x4_hton", "info":"CLXSP_HTON_ACC100_SUB6_100MHZ_4X4", "cfile": "ref_clxsp_hton_acc100_sub6_100mhz_4x4"},
            {"case":"clxsp_mu1_100mhz_mmimo_32x32_hton", "info":"CLXSP_HTON_ACC100_MMIMO_100MHZ_32X32", "cfile": "ref_clxsp_hton_acc100_mmimo_100mhz_32x32"},
            {"case":"clxsp_mu1_100mhz_mmimo_64x64_hton", "info":"CLXSP_HTON_ACC100_MMIMO_100MHZ_64X64_8STREAMS", "cfile": "ref_clxsp_hton_acc100_mmimo_100mhz_64x64_8streams"},
            {"case":"clxsp_mu3_100mhz_2x2_hton", "info":"CLXSP_HTON_ACC100_MMWAVE_100MHZ_2X2", "cfile": "ref_clxsp_hton_acc100_mmwave_100mhz_2x2"},
            {"case":"clxsp_mu0_20mhz_4x4_hton_multi_numerology", "info":"CLXSP_HTON_ACC100_SUB3_20MHZ_4X4_MULTI_NUMEROLOGY", "cfile": "ref_clxsp_hton_acc100_sub3_20mhz_4x4_multi_numerology"}
        ],
        "timer_iclsp_info":
        [
            {"case": "icxsp_mu0_10mhz_4x4_hton", "info": "ICXSP_HTON_ACC100_SUB3_10MHZ_4X4", "cfile": "ref_icxsp_hton_acc100_sub3_10mhz_4x4"},
            {"case": "icxsp_mu0_20mhz_4x4_hton", "info": "ICXSP_HTON_ACC100_SUB3_20MHZ_4X4", "cfile": "ref_icxsp_hton_acc100_sub3_20mhz_4x4"},
            {"case": "icxsp_mu1_100mhz_4x4_hton", "info": "ICXSP_HTON_ACC100_SUB3_100MHZ_4X4", "cfile": "ref_icxsp_hton_acc100_sub6_100mhz_4x4"},
            {"case": "icxsp_mu1_100mhz_mmimo_32x32_hton", "info": "ICXSP_HTON_ACC100_MMIMO_100MHZ_32X32", "cfile": "ref_icxsp_hton_acc100_mmimo_100mhz_32x32"},
            {"case": "icxsp_mu1_100mhz_mmimo_64x64_8stream_hton", "info": "ICXSP_HTON_ACC100_MMIMO_100MHZ_64X64_8STREAMS", "cfile": "ref_icxsp_hton_acc100_mmimo_100mhz_64x64_8streams"},
            {"case": "icxsp_mu1_100mhz_mmimo_64x64_16stream_hton", "info": "ICXSP_HTON_ACC100_MMIMO_100MHZ_64X64_16STREAMS", "cfile": "ref_icxsp_hton_acc100_mmimo_100mhz_64x64_16streams"},
            {"case": "icxsp_mu3_100mhz_2x2_hton", "info": "ICXSP_HTON_ACC100_MMWAVE_100MHZ_2X2", "cfile": "ref_icxsp_hton_acc100_mmwave_100mhz_2x2"},
            {"case": "icxsp_mu0_20mhz_4x4_hton_multi_numerology", "info": "ICXSP_HTON_ACC100_SUB3_20MHZ_4X4_MULTI_NUMEROLOGY", "cfile": "ref_icxsp_hton_acc100_sub3_20mhz_4x4_multi_numerology"}
        ],
        "timer_icld_info":
        [
            {"case": "icxd_mu1_100mhz_2x2_hton", "info": "ICXD_HTON_ACC100_SUB6_100MHZ_2X2", "cfile": "ref_icxd_hton_acc100_sub6_100mhz_2x2"},
            {"case": "icxd_mu3_100mhz_hton", "info": "ICXD_HTON_ACC100_MMWAVE_100MHZ_2X2", "cfile": "ref_icxd_hton_acc100_mmwave_100mhz_2x2"}
        ],
        "oran_cslsp_info":
        [
            {"case": "sub3_mu0_10mhz_4x4", "info": "CLXSP_HTON_ACC100_SUB3_10MHZ_4X4_ORAN_CVL", "cfile": "ref_clxsp_hton_acc100_sub3_10mhz_4x4_oran_cvl"},
            {"case": "sub3_mu0_20mhz_4x4", "info": "CLXSP_HTON_ACC100_SUB3_20MHZ_4X4_ORAN_CVL", "cfile": "ref_clxsp_hton_acc100_sub3_20mhz_4x4_oran_cvl"},
            {"case": "sub6_mu1_100mhz_4x4", "info": "CLXSP_HTON_ACC100_SUB6_100MHZ_4X4_ORAN_CVL", "cfile": "ref_clxsp_hton_acc100_sub6_100mhz_4x4_oran_cvl"},
            {"case": "sub3_mu0_20mhz_sub3_mu1_20mhz_4x4", "info": "CLXSP_HTON_ACC100_SUB3_20MHZ_4X4_MULTI_NUMEROLOGY_ORAN_CVL", "cfile": "ref_clxsp_hton_acc100_sub3_20mhz_4x4_multi_numerology_oran_cvl"}
        ],
        "oran_iclsp_info":
        [
            {"case": "sub6_mu1_100mhz_32x32", "info": "ICXSP_HTON_MBC_MMIMO_100MHZ_32X32_ORAN_CVL", "cfile": "ref_icxsp_hton_mbc_mmimo_100mhz_32x32_oran_cvl"}
        ]
    }
]