# wig: verilog output as reg test cases
#   <global>
#   create all output of leaf as "reg"
# date: 20051021
MIXCFG output.generate.arch leaf
MIXCFG output.generate.conf leaf
MIXCFG output.generate.enty leaf
# By default: Generate deltas to last run
MIXCFG output.generate.delta 1
# MIXCFG output.delta sort,remove
MIXCFG output.delta remove

#!create all leaf output as reg
MIXCFG output.language.verilog leaforeg
#
# Switch to 2001 style
#  2001 implies the noowire and cstyle key!
# port sort order: alpha!
# Split output into files
MIXCFG outarch ARCH
MIXCFG outenty ENTY
MIXCFG outconf CONF

# note: combine is bad for Verilog!
# MIXCFG output.generate.portmapsort inout
# MIXCFG output.generate.combine 1

# change check to leave unused signals untouched
MIXCFG check.signal "load,driver,check"

#!End
