{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512302450498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512302450498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 17:30:50 2017 " "Processing started: Sun Dec 03 17:30:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512302450498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302450498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302450498 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512302450990 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512302450990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/om/desktop/microprocessor-ee337/project-2/vhdl_files/lsm_logic_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/om/desktop/microprocessor-ee337/project-2/vhdl_files/lsm_logic_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsm_logic_block-behave " "Found design unit 1: lsm_logic_block-behave" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466909 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsm_logic_block " "Found entity 1: lsm_logic_block" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302466909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/om/desktop/microprocessor-ee337/project-2/vhdl_files/lsm_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/om/desktop/microprocessor-ee337/project-2/vhdl_files/lsm_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsm_block-behave " "Found design unit 1: lsm_block-behave" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466909 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsm_block " "Found entity 1: lsm_block" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302466909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/om/desktop/microprocessor-ee337/project-2/vhdl_files/components.vhd 27 13 " "Found 27 design units, including 13 entities, in source file /users/om/desktop/microprocessor-ee337/project-2/vhdl_files/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2to1-behave " "Found design unit 2: mux_2to1-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_2to1_nbits-behave " "Found design unit 3: mux_2to1_nbits-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mux_4to1-behave " "Found design unit 4: mux_4to1-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 163 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mux_4to1_nbits-behave " "Found design unit 5: mux_4to1_nbits-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 187 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sign_extend-extend " "Found design unit 6: sign_extend-extend" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 214 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 nor_box-norer " "Found design unit 7: nor_box-norer" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 235 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 unsigned_comparator-behave " "Found design unit 8: unsigned_comparator-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 265 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 left7_shifter-shift " "Found design unit 9: left7_shifter-shift" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 302 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alu-Behavioral " "Found design unit 10: alu-Behavioral" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 324 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 dregister-behave " "Found design unit 11: dregister-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 381 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 dflipflop-behave " "Found design unit 12: dflipflop-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 412 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 PriorityEncoder-behave " "Found design unit 13: PriorityEncoder-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 443 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 counter-behave " "Found design unit 14: counter-behave" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 473 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1_nbits " "Found entity 2: mux_2to1_nbits" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_4to1 " "Found entity 3: mux_4to1" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_4to1_nbits " "Found entity 4: mux_4to1_nbits" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_ENTITY_NAME" "5 sign_extend " "Found entity 5: sign_extend" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_ENTITY_NAME" "6 nor_box " "Found entity 6: nor_box" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsigned_comparator " "Found entity 7: unsigned_comparator" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_ENTITY_NAME" "8 left7_shifter " "Found entity 8: left7_shifter" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_ENTITY_NAME" "9 alu " "Found entity 9: alu" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_ENTITY_NAME" "10 dregister " "Found entity 10: dregister" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 370 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_ENTITY_NAME" "11 dflipflop " "Found entity 11: dflipflop" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_ENTITY_NAME" "12 PriorityEncoder " "Found entity 12: PriorityEncoder" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""} { "Info" "ISGN_ENTITY_NAME" "13 counter " "Found entity 13: counter" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512302466925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302466925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lsm_block " "Elaborating entity \"lsm_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512302467003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits mux_2to1_nbits:mux_1 " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"mux_2to1_nbits:mux_1\"" {  } { { "../lsm_block.vhd" "mux_1" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512302467050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister dregister:ir8_reg " "Elaborating entity \"dregister\" for hierarchy \"dregister:ir8_reg\"" {  } { { "../lsm_block.vhd" "ir8_reg" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512302467220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter1 " "Elaborating entity \"counter\" for hierarchy \"counter:counter1\"" {  } { { "../lsm_block.vhd" "counter1" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512302467267 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset components.vhd(493) " "VHDL Process Statement warning at components.vhd(493): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512302467267 "|lsm_block|counter:counter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder PriorityEncoder:pe " "Elaborating entity \"PriorityEncoder\" for hierarchy \"PriorityEncoder:pe\"" {  } { { "../lsm_block.vhd" "pe" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512302467318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits mux_2to1_nbits:mux2 " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"mux_2to1_nbits:mux2\"" {  } { { "../lsm_block.vhd" "mux2" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512302467339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsm_logic_block lsm_logic_block:lsm_block1 " "Elaborating entity \"lsm_logic_block\" for hierarchy \"lsm_logic_block:lsm_block1\"" {  } { { "../lsm_block.vhd" "lsm_block1" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lm_sm_start lsm_logic_block.vhd(32) " "VHDL Process Statement warning at lsm_logic_block.vhd(32): inferring latch(es) for signal or variable \"lm_sm_start\", which holds its previous value in one or more paths through the process" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ir8 lsm_logic_block.vhd(32) " "VHDL Process Statement warning at lsm_logic_block.vhd(32): inferring latch(es) for signal or variable \"en_ir8\", which holds its previous value in one or more paths through the process" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_ir8 lsm_logic_block.vhd(32) " "VHDL Process Statement warning at lsm_logic_block.vhd(32): inferring latch(es) for signal or variable \"mux_ir8\", which holds its previous value in one or more paths through the process" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_counter lsm_logic_block.vhd(32) " "VHDL Process Statement warning at lsm_logic_block.vhd(32): inferring latch(es) for signal or variable \"en_counter\", which holds its previous value in one or more paths through the process" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ir8_in_sig lsm_logic_block.vhd(32) " "VHDL Process Statement warning at lsm_logic_block.vhd(32): inferring latch(es) for signal or variable \"ir8_in_sig\", which holds its previous value in one or more paths through the process" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ir8_in lsm_logic_block.vhd(32) " "VHDL Process Statement warning at lsm_logic_block.vhd(32): inferring latch(es) for signal or variable \"ir8_in\", which holds its previous value in one or more paths through the process" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[0\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in\[0\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[1\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in\[1\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[2\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in\[2\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[3\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in\[3\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[4\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in\[4\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[5\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in\[5\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[6\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in\[6\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[7\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in\[7\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[0\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in_sig\[0\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[1\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in_sig\[1\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[2\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in_sig\[2\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[3\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in_sig\[3\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[4\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in_sig\[4\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[5\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in_sig\[5\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[6\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in_sig\[6\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in_sig\[7\] lsm_logic_block.vhd(32) " "Inferred latch for \"ir8_in_sig\[7\]\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_counter lsm_logic_block.vhd(32) " "Inferred latch for \"en_counter\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_ir8 lsm_logic_block.vhd(32) " "Inferred latch for \"mux_ir8\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_ir8 lsm_logic_block.vhd(32) " "Inferred latch for \"en_ir8\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lm_sm_start lsm_logic_block.vhd(32) " "Inferred latch for \"lm_sm_start\" at lsm_logic_block.vhd(32)" {  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302467370 "|lsm_block|lsm_logic_block:lsm_block1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|ir8_in_sig\[0\] " "Latch lsm_logic_block:lsm_block1\|ir8_in_sig\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[0\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[0\]" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512302468249 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512302468249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|ir8_in_sig\[1\] " "Latch lsm_logic_block:lsm_block1\|ir8_in_sig\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[1\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[1\]" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512302468249 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512302468249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|ir8_in_sig\[2\] " "Latch lsm_logic_block:lsm_block1\|ir8_in_sig\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[2\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[2\]" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512302468249 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512302468249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|ir8_in_sig\[3\] " "Latch lsm_logic_block:lsm_block1\|ir8_in_sig\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[3\]" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512302468249 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512302468249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|ir8_in_sig\[4\] " "Latch lsm_logic_block:lsm_block1\|ir8_in_sig\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[4\]" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512302468249 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512302468249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|ir8_in_sig\[5\] " "Latch lsm_logic_block:lsm_block1\|ir8_in_sig\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[5\]" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512302468249 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512302468249 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|ir8_in_sig\[6\] " "Latch lsm_logic_block:lsm_block1\|ir8_in_sig\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[6\]" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512302468264 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512302468264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|ir8_in_sig\[7\] " "Latch lsm_logic_block:lsm_block1\|ir8_in_sig\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[7\]" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 387 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512302468264 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512302468264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|lm_sm_start " "Latch lsm_logic_block:lsm_block1\|lm_sm_start has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:counter1\|temp\[0\] " "Ports D and ENA on the latch are fed by the same signal counter:counter1\|temp\[0\]" {  } { { "../components.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd" 479 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512302468264 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512302468264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lsm_logic_block:lsm_block1\|mux_ir8 " "Latch lsm_logic_block:lsm_block1\|mux_ir8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SM " "Ports D and ENA on the latch are fed by the same signal SM" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512302468264 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512302468264 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[1\] GND " "Pin \"op2\[1\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512302468296 "|lsm_block|op2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[2\] GND " "Pin \"op2\[2\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512302468296 "|lsm_block|op2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[3\] GND " "Pin \"op2\[3\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512302468296 "|lsm_block|op2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[4\] GND " "Pin \"op2\[4\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512302468296 "|lsm_block|op2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[5\] GND " "Pin \"op2\[5\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512302468296 "|lsm_block|op2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[6\] GND " "Pin \"op2\[6\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512302468296 "|lsm_block|op2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[7\] GND " "Pin \"op2\[7\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512302468296 "|lsm_block|op2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[8\] GND " "Pin \"op2\[8\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512302468296 "|lsm_block|op2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[9\] GND " "Pin \"op2\[9\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512302468296 "|lsm_block|op2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[10\] GND " "Pin \"op2\[10\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512302468296 "|lsm_block|op2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[11\] GND " "Pin \"op2\[11\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512302468296 "|lsm_block|op2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[12\] GND " "Pin \"op2\[12\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512302468296 "|lsm_block|op2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[13\] GND " "Pin \"op2\[13\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512302468296 "|lsm_block|op2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[14\] GND " "Pin \"op2\[14\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512302468296 "|lsm_block|op2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "op2\[15\] GND " "Pin \"op2\[15\]\" is stuck at GND" {  } { { "../lsm_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_block.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512302468296 "|lsm_block|op2[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512302468296 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512302468414 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512302469098 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512302469098 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512302469221 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512302469221 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512302469221 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512302469221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512302469283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 17:31:09 2017 " "Processing ended: Sun Dec 03 17:31:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512302469283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512302469283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512302469283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512302469283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1512302470651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512302470651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 17:31:10 2017 " "Processing started: Sun Dec 03 17:31:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512302470651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512302470651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512302470651 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512302470825 ""}
{ "Info" "0" "" "Project  = test" {  } {  } 0 0 "Project  = test" 0 0 "Fitter" 0 0 1512302470826 ""}
{ "Info" "0" "" "Revision = test" {  } {  } 0 0 "Revision = test" 0 0 "Fitter" 0 0 1512302470826 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1512302470955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1512302470955 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP4CE115F29I7 " "Selected device EP4CE115F29I7 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512302470963 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512302471075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512302471079 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512302471553 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512302471569 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512302471662 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512302471662 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512302471662 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512302471662 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512302471662 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512302471662 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512302471662 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512302471662 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C7 " "Device EP4CE115F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512302471662 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512302471662 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/" { { 0 { 0 ""} 0 192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512302471662 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/" { { 0 { 0 ""} 0 194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512302471662 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/" { { 0 { 0 ""} 0 196 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512302471662 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/" { { 0 { 0 ""} 0 198 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512302471662 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/" { { 0 { 0 ""} 0 200 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512302471662 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512302471662 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512302471662 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "No exact pin location assignment(s) for 38 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1512302472595 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1512302472814 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512302472814 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512302472814 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1512302472830 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1512302472830 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512302472830 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lsm_logic_block:lsm_block1\|lm_sm_halt~1  " "Automatically promoted node lsm_logic_block:lsm_block1\|lm_sm_halt~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512302472830 ""}  } { { "../lsm_logic_block.vhd" "" { Text "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/lsm_logic_block.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/" { { 0 { 0 ""} 0 133 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512302472830 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512302473138 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512302473138 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512302473138 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512302473138 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512302473138 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512302473138 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512302473138 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512302473138 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512302473138 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1512302473138 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512302473138 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "38 unused 2.5V 13 25 0 " "Number of I/O pins in group: 38 (unused VREF, 2.5V VCCIO, 13 input, 25 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1512302473154 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1512302473154 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1512302473154 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512302473154 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512302473154 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512302473154 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512302473154 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512302473154 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512302473154 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512302473154 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512302473154 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1512302473154 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1512302473154 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512302473220 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1512302473224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512302477054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512302477267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512302477314 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512302482710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512302482710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512302482995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X46_Y61 X57_Y73 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73" {  } { { "loc" "" { Generic "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73"} { { 12 { 0 ""} 46 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1512302486864 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512302486864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1512302488291 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512302488291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512302488291 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1512302488464 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512302488464 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512302488769 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512302488769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512302489035 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512302489801 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/output_files/test.fit.smsg " "Generated suppressed messages file C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512302490301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1310 " "Peak virtual memory: 1310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512302490899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 17:31:30 2017 " "Processing ended: Sun Dec 03 17:31:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512302490899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512302490899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512302490899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512302490899 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512302492115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512302492131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 17:31:31 2017 " "Processing started: Sun Dec 03 17:31:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512302492131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512302492131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512302492131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1512302492537 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512302495376 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512302495563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "568 " "Peak virtual memory: 568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512302495989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 17:31:35 2017 " "Processing ended: Sun Dec 03 17:31:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512302495989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512302495989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512302495989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512302495989 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512302496683 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512302497340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512302497340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 17:31:36 2017 " "Processing started: Sun Dec 03 17:31:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512302497340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302497340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test -c test " "Command: quartus_sta test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302497340 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1512302497465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302497665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302497665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302497752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302497752 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302498256 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302498319 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302498319 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1512302498334 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LM LM " "create_clock -period 1.000 -name LM LM" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1512302498334 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name flush_bit_pipe1 flush_bit_pipe1 " "create_clock -period 1.000 -name flush_bit_pipe1 flush_bit_pipe1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1512302498334 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302498334 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302498334 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302498334 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1512302498334 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512302498350 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512302498396 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302498396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.134 " "Worst-case setup slack is -4.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.134             -33.646 clk  " "   -4.134             -33.646 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.101             -50.955 flush_bit_pipe1  " "   -4.101             -50.955 flush_bit_pipe1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.983             -38.435 LM  " "   -3.983             -38.435 LM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302498416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 clk  " "    0.445               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.032               0.000 flush_bit_pipe1  " "    1.032               0.000 flush_bit_pipe1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.124               0.000 LM  " "    1.124               0.000 LM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302498436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.518 " "Worst-case recovery slack is -0.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.518              -0.518 LM  " "   -0.518              -0.518 LM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302498453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.339 " "Worst-case removal slack is -0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.339              -0.339 LM  " "   -0.339              -0.339 LM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302498468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.135 clk  " "   -3.000             -17.135 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LM  " "   -3.000              -3.000 LM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 flush_bit_pipe1  " "   -3.000              -3.000 flush_bit_pipe1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302498484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302498484 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512302498668 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302498699 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302499090 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302499168 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512302499183 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302499183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.581 " "Worst-case setup slack is -3.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.581             -44.910 flush_bit_pipe1  " "   -3.581             -44.910 flush_bit_pipe1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.474             -35.576 LM  " "   -3.474             -35.576 LM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.358             -26.961 clk  " "   -3.358             -26.961 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302499199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.368 " "Worst-case hold slack is 0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 clk  " "    0.368               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.898               0.000 flush_bit_pipe1  " "    0.898               0.000 flush_bit_pipe1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.086               0.000 LM  " "    1.086               0.000 LM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302499227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.487 " "Worst-case recovery slack is -0.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.487              -0.487 LM  " "   -0.487              -0.487 LM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302499251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.324 " "Worst-case removal slack is -0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324              -0.324 LM  " "   -0.324              -0.324 LM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302499271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.135 clk  " "   -3.000             -17.135 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 LM  " "   -3.000              -3.000 LM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 flush_bit_pipe1  " "   -3.000              -3.000 flush_bit_pipe1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302499287 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512302499499 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302499593 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512302499593 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302499593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.159 " "Worst-case setup slack is -2.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.159             -17.336 clk  " "   -2.159             -17.336 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.807             -20.958 flush_bit_pipe1  " "   -1.807             -20.958 flush_bit_pipe1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.442              -8.995 LM  " "   -1.442              -8.995 LM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302499609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.193 " "Worst-case hold slack is 0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 clk  " "    0.193               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 LM  " "    0.354               0.000 LM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 flush_bit_pipe1  " "    0.454               0.000 flush_bit_pipe1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302499643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.364 " "Worst-case recovery slack is 0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 LM  " "    0.364               0.000 LM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302499659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.177 " "Worst-case removal slack is -0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.177              -0.177 LM  " "   -0.177              -0.177 LM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302499675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.912 clk  " "   -3.000             -14.912 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.056 LM  " "   -3.000              -3.056 LM " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 flush_bit_pipe1  " "   -3.000              -3.000 flush_bit_pipe1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512302499687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302499687 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302502546 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302502546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "705 " "Peak virtual memory: 705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512302502758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 17:31:42 2017 " "Processing ended: Sun Dec 03 17:31:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512302502758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512302502758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512302502758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302502758 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512302504027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512302504027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 17:31:43 2017 " "Processing started: Sun Dec 03 17:31:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512302504027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512302504027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512302504027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1512302504558 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_100c_slow.vo C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/ simulation " "Generated file test_7_1200mv_100c_slow.vo in folder \"C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512302504730 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_-40c_slow.vo C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/ simulation " "Generated file test_7_1200mv_-40c_slow.vo in folder \"C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512302504800 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1200mv_-40c_fast.vo C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/ simulation " "Generated file test_min_1200mv_-40c_fast.vo in folder \"C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512302504844 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test.vo C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/ simulation " "Generated file test.vo in folder \"C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512302504888 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_100c_v_slow.sdo C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/ simulation " "Generated file test_7_1200mv_100c_v_slow.sdo in folder \"C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512302504919 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_7_1200mv_-40c_v_slow.sdo C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/ simulation " "Generated file test_7_1200mv_-40c_v_slow.sdo in folder \"C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512302504966 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_min_1200mv_-40c_v_fast.sdo C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/ simulation " "Generated file test_min_1200mv_-40c_v_fast.sdo in folder \"C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512302504997 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_v.sdo C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/ simulation " "Generated file test_v.sdo in folder \"C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512302505044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512302505157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 17:31:45 2017 " "Processing ended: Sun Dec 03 17:31:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512302505157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512302505157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512302505157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512302505157 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus Prime Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512302505902 ""}
