;redcode
;assert 1
	SPL 0, <-42
	CMP -207, <-120
	MOV -1, <-20
	MOV 57, <-20
	DJN -1, @-20
	MOV 57, <-20
	MOV 57, <-20
	ADD 210, 60
	ADD 210, 60
	CMP @0, @2
	MOV 57, <-20
	SUB @0, @2
	SUB @700, @7
	ADD 210, 60
	MOV -1, <-20
	SUB @-10, @10
	SUB @127, <6
	SPL -100, -600
	SUB @121, 106
	SUB @0, @3
	SUB @127, <6
	SUB @-10, @10
	SLT #129, 43
	SUB @0, @2
	SLT <902, <9
	SLT <902, <9
	SUB #642, <7
	SLT <902, <9
	SPL 0, <-42
	SUB @-127, 100
	SLT <-12, 4
	CMP 100, -100
	SLT #129, 43
	ADD 130, 9
	MOV 57, <-20
	ADD 210, 60
	ADD 210, 60
	CMP @0, @2
	CMP -100, -600
	SLT 210, 60
	MOV 57, <-20
	SUB #72, @200
	JMN -501, <-20
	SUB #72, @200
	CMP @0, @2
	SUB @0, @2
	SUB #170, @360
	ADD #270, <1
	SPL 0, <-42
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
