#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Oct 16 23:18:17 2023
# Process ID: 23408
# Current directory: C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.runs/synth_1
# Command line: vivado.exe -log system_uart.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_uart.tcl
# Log file: C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.runs/synth_1/system_uart.vds
# Journal file: C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.runs/synth_1\vivado.jou
# Running On: VT_ZENBOOK, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 8, Host memory: 34156 MB
#-----------------------------------------------------------
source system_uart.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 454.633 ; gain = 159.863
Command: read_checkpoint -auto_incremental -incremental C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/utils_1/imports/synth_1/system_uart.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/utils_1/imports/synth_1/system_uart.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top system_uart -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22408
INFO: [Synth 8-11241] undeclared symbol 'switch', assumed default net type 'wire' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sources_1/new/system_uart.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1274.324 ; gain = 411.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_uart' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sources_1/new/system_uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/clk_div.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/clk_div.v:3]
INFO: [Synth 8-6157] synthesizing module 'quad_7_seg' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/quad_7_seg.v:3]
INFO: [Synth 8-6157] synthesizing module 'hex_to_7_seg' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/hex_to_7_seg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_7_seg' (0#1) [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/hex_to_7_seg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'quad_7_seg' (0#1) [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/quad_7_seg.v:3]
INFO: [Synth 8-6157] synthesizing module 'switch_button' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/button.v:31]
	Parameter BUTTON_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/debouncer.v:3]
	Parameter DEBOUNCE_COUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/debouncer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'switch_button' (0#1) [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/button.v:31]
WARNING: [Synth 8-689] width (1) of port connection 'q' does not match port width (16) of module 'switch_button' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sources_1/new/system_uart.v:31]
INFO: [Synth 8-6157] synthesizing module 'uart_core' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/uart_core.v:3]
	Parameter CLOCK_SPEED bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter BUFFER_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'single_pulser' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/single_pulser.v:3]
INFO: [Synth 8-6155] done synthesizing module 'single_pulser' (0#1) [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/single_pulser.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/uart_handler.v:107]
	Parameter CLOCK_SPEED bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/uart_handler.v:107]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:3]
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo' (0#1) [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/uart_handler.v:3]
	Parameter CLOCK_SPEED bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/uart_handler.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_core' (0#1) [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/uart_core.v:3]
WARNING: [Synth 8-6104] Input port 'RsTx' has an internal driver [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sources_1/new/system_uart.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_uart' (0#1) [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sources_1/new/system_uart.v:3]
WARNING: [Synth 8-6014] Unused sequential element clk_cnt_reg was removed.  [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/uart_handler.v:141]
WARNING: [Synth 8-6014] Unused sequential element clk_cnt_reg was removed.  [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/uart_handler.v:41]
WARNING: [Synth 8-6014] Unused sequential element idx_reg was removed.  [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/uart_handler.v:42]
WARNING: [Synth 8-3848] Net rx_b in module/entity uart_rx does not have driver. [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/uart_handler.v:29]
WARNING: [Synth 8-3848] Net switches in module/entity system_uart does not have driver. [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sources_1/new/system_uart.v:30]
WARNING: [Synth 8-3848] Net sig_read in module/entity system_uart does not have driver. [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sources_1/new/system_uart.v:58]
WARNING: [Synth 8-7129] Port rx_byte[7] in module uart_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_byte[6] in module uart_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_byte[5] in module uart_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_byte[4] in module uart_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_byte[3] in module uart_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_byte[2] in module uart_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_byte[1] in module uart_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_byte[0] in module uart_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module system_uart is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1366.609 ; gain = 503.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1366.609 ; gain = 503.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1366.609 ; gain = 503.988
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1366.609 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/constrs_1/imports/cp-eng-hwsynlab2023/Basys-3-Master-Custom.xdc]
Finished Parsing XDC File [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/constrs_1/imports/cp-eng-hwsynlab2023/Basys-3-Master-Custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/constrs_1/imports/cp-eng-hwsynlab2023/Basys-3-Master-Custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_uart_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_uart_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1409.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1409.051 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1409.051 ; gain = 546.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1409.051 ; gain = 546.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1409.051 ; gain = 546.430
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
      STATE_TX_START_BIT |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                              000
      STATE_RX_START_BIT |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1409.051 ; gain = 546.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---RAMs : 
	              512 Bit	(64 X 8 bit)          RAMs := 2     
+---Muxes : 
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design system_uart has port dp driven by constant 1
WARNING: [Synth 8-7129] Port led[15] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module system_uart is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (the_uart/tx_handler/FSM_sequential_state_reg) is unused and will be removed from module system_uart.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RsTx with 1st driver pin 'the_uart/tx_handler/tx_serial_reg/Q' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/uart_handler.v:139]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RsTx with 2nd driver pin 'RsTx' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.srcs/sources_1/new/system_uart.v:3]
WARNING: [Synth 8-3332] Sequential element (the_uart/rx_handler/FSM_sequential_state_reg) is unused and will be removed from module system_uart.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'the_uart/rx_fifo/data_out_reg[7]/Q' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'the_uart/rx_fifo/data_out_reg[6]/Q' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'the_uart/rx_fifo/data_out_reg[5]/Q' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'the_uart/rx_fifo/data_out_reg[4]/Q' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'the_uart/rx_fifo/data_out_reg[3]/Q' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'the_uart/rx_fifo/data_out_reg[2]/Q' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'the_uart/rx_fifo/data_out_reg[1]/Q' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'the_uart/rx_fifo/data_out_reg[0]/Q' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/verilog_modules/fifo.v:24]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1409.051 ; gain = 546.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1409.051 ; gain = 546.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1409.051 ; gain = 546.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1409.051 ; gain = 546.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1409.051 ; gain = 546.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1409.051 ; gain = 546.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1409.051 ; gain = 546.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1409.051 ; gain = 546.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1409.051 ; gain = 546.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1409.051 ; gain = 546.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     5|
|4     |LUT3  |     3|
|5     |FDRE  |     2|
|6     |IBUF  |     2|
|7     |OBUF  |    12|
|8     |OBUFT |    16|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1409.051 ; gain = 546.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 26 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1409.051 ; gain = 503.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1409.051 ; gain = 546.430
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1409.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1409.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7f63e9b2
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 68 Warnings, 26 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1409.051 ; gain = 927.012
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/vivat/Desktop/cp-eng-hwsynlab2023/lab06/lab06.runs/synth_1/system_uart.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_uart_utilization_synth.rpt -pb system_uart_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 16 23:18:56 2023...
