
Selected circuits
===================
 - **Desired bitwidth**: XX
 - **Optimized for**: XX - YY


Parameters of circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul12u_pwr_1_152_ep_00 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog](mul12u_pwr_1_152_ep_00.v) [C](mul12u_pwr_1_152_ep_00.c) |
| mul12u_pwr_1_141_ep_19 | 204800.0 | 3276800 | 19.140625 | 2.3228100314 |  [Verilog](mul12u_pwr_1_141_ep_19.v) [C](mul12u_pwr_1_141_ep_19.c) |
| mul12u_pwr_1_106_ep_35 | 218400.0 | 3494400 | 35.9634399414 | 2.77656809 |  [Verilog](mul12u_pwr_1_106_ep_35.v) [C](mul12u_pwr_1_106_ep_35.c) |
| mul12u_pwr_1_039_ep_49 | 1023.75 | 4095 | 49.9877929688 | 0.1170711724 |  [Verilog](mul12u_pwr_1_039_ep_49.v) [C](mul12u_pwr_1_039_ep_49.c) |
| mul12u_pwr_1_022_ep_67 | 232903.125 | 3726450 | 67.5719320774 | 3.3189672226 |  [Verilog](mul12u_pwr_1_022_ep_67.v) [C](mul12u_pwr_1_022_ep_67.c) |
| mul12u_pwr_0_906_ep_74 | 3071.25 | 12285 | 74.9816894531 | 0.3235737208 |  [Verilog](mul12u_pwr_0_906_ep_74.v) [C](mul12u_pwr_0_906_ep_74.c) |
| mul12u_pwr_0_790_ep_87 | 7166.25 | 28665 | 87.4786376953 | 0.6930591945 |  [Verilog](mul12u_pwr_0_790_ep_87.v) [C](mul12u_pwr_0_790_ep_87.c) |
| mul12u_pwr_0_000_ep_99 | 3143680.2 | 12574721 | 99.951171875 | 87.978574008 |  [Verilog](mul12u_pwr_0_000_ep_99.v) [C](mul12u_pwr_0_000_ep_99.c) |

Parameters
--------------
![Parameters figure](fig.png)
         