Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 22:48 2020
Doing SDF annotation ...... Done
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/rtl/inter.vpd' was opened successfully.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 0 ps
CPU Time:      0.150 seconds;       Data structure size:   0.0Mb
Sat Oct  3 22:50:20 2020

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 5.11 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version I-2014.03-SP1 -- Sat Oct  3 22:50:22 2020
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './TestBench_tb.v'
Parsing design file './Syn_TestBench.v'
Parsing library file '../VerilogLibrary/c35_CORELIB.v'
Top Level Modules:
       TestBench_tb
TimeScale is 1 ns / 1 ps

   ***   $sdf_annotate() version 1.2R
   ***    SDF file: "Syn_TestBench.sdf"
   ***    Annotation scope: TestBench_tb.U1
   ***    No MTM selection argument specified
   ***    No SCALE FACTORS argument specified
   ***    No SCALE TYPE argument specified
   ***    MTM selection defaulted to "TOOL_CONTROL":
               (+typdelays compiled, TYPICAL delays selected)
   ***    SCALE FACTORS defaulted to "1.0:1.0:1.0":
   ***    SCALE TYPE defaulted to: "FROM_MTM"
   ***    Turnoff delay: "FROM_FILE"
   ***    Approximation (mipd) policy: "MAXIMUM"

   ***    SDF annotation begin: Sat Oct  3 22:50:22 2020


SDF Info: +pulse_r/100, +pulse_e/100 in effect

          Total errors: 0
          Total warnings: 0
   ***    SDF annotation completed: Sat Oct  3 22:50:22 2020


Starting vcs inline pass...
5 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module TestBench_tb because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
ld -m elf_i386 -shared -o .//../simv.daidir//pre_vcsobj_1_1.so --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so   pre_vcsobj_1_1.so  rmapats_mop.o rmapats.o rmar.o           /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libzerosoft_rt_stubs.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvirsim.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/librterrorinf.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libsnpsmalloc.so    /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsnew.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/vcs_save_restore_new.o /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .664 seconds to compile + .201 seconds to elab + .475 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 22:50 2020
Doing SDF annotation ...... Done
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/rtl/inter.vpd' was opened successfully.

Warning-[VPD-WARN-VCD-OFF] Warning from $vcdplusoff.
At time 3250000, in PLI routine called from ./TestBench_tb.v, 97
  Stopping the recording of signal value changes for specified scopes or 
  specified signals may cause unpredictable values on other dumped signals. 
  Turn off dumping on the whole design to guarantee that the values changes 
  being dumped are correct.

$finish called from file "./TestBench_tb.v", line 99.
$finish at simulation time              3250000
Simulation complete, time is 3250000 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3250000 ps
CPU Time:      0.060 seconds;       Data structure size:   0.0Mb
Sat Oct  3 22:50:40 2020
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 22:50 2020
Doing SDF annotation ...... Done
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/rtl/inter.vpd' was opened successfully.

Warning-[VPD-WARN-VCD-OFF] Warning from $vcdplusoff.
At time 3250000, in PLI routine called from ./TestBench_tb.v, 97
  Stopping the recording of signal value changes for specified scopes or 
  specified signals may cause unpredictable values on other dumped signals. 
  Turn off dumping on the whole design to guarantee that the values changes 
  being dumped are correct.

$finish called from file "./TestBench_tb.v", line 99.
$finish at simulation time              3250000
Simulation complete, time is 3250000 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3250000 ps
CPU Time:      0.060 seconds;       Data structure size:   0.0Mb
Sat Oct  3 22:50:46 2020

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 5.11 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version I-2014.03-SP1 -- Sat Oct  3 22:51:29 2020
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './TestBench_tb.v'
Parsing design file './Syn_TestBench.v'
Parsing library file '../VerilogLibrary/c35_CORELIB.v'
Top Level Modules:
       TestBench_tb
TimeScale is 1 ns / 1 ps

   ***   $sdf_annotate() version 1.2R
   ***    SDF file: "Syn_TestBench.sdf"
   ***    Annotation scope: TestBench_tb.U1
   ***    No MTM selection argument specified
   ***    No SCALE FACTORS argument specified
   ***    No SCALE TYPE argument specified
   ***    MTM selection defaulted to "TOOL_CONTROL":
               (+typdelays compiled, TYPICAL delays selected)
   ***    SCALE FACTORS defaulted to "1.0:1.0:1.0":
   ***    SCALE TYPE defaulted to: "FROM_MTM"
   ***    Turnoff delay: "FROM_FILE"
   ***    Approximation (mipd) policy: "MAXIMUM"

   ***    SDF annotation begin: Sat Oct  3 22:51:30 2020


SDF Info: +pulse_r/100, +pulse_e/100 in effect

          Total errors: 0
          Total warnings: 0
   ***    SDF annotation completed: Sat Oct  3 22:51:30 2020


Starting vcs inline pass...
5 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module TestBench_tb because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
ld -m elf_i386 -shared -o .//../simv.daidir//pre_vcsobj_1_1.so --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so   pre_vcsobj_1_1.so  rmapats_mop.o rmapats.o rmar.o           /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libzerosoft_rt_stubs.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvirsim.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/librterrorinf.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libsnpsmalloc.so    /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsnew.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/vcs_save_restore_new.o /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .543 seconds to compile + .189 seconds to elab + .488 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 22:51 2020
Doing SDF annotation ...... Done
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/rtl/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 106.
$finish at simulation time              5000000
Simulation complete, time is 5000000 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 5000000 ps
CPU Time:      0.220 seconds;       Data structure size:   0.0Mb
Sat Oct  3 22:51:51 2020
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 22:54 2020
Doing SDF annotation ...... Done
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/rtl/inter.vpd' was opened successfully.
$finish called from file "./TestBench_tb.v", line 106.
$finish at simulation time              5000000
Simulation complete, time is 5000000 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 5000000 ps
CPU Time:      0.040 seconds;       Data structure size:   0.0Mb
Sat Oct  3 22:54:16 2020

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 5.11 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version I-2014.03-SP1 -- Sat Oct  3 22:55:35 2020
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './TestBench_tb.v'
Parsing design file './Syn_TestBench.v'
Parsing library file '../VerilogLibrary/c35_CORELIB.v'
Top Level Modules:
       TestBench_tb
TimeScale is 1 ns / 1 ps

   ***   $sdf_annotate() version 1.2R
   ***    SDF file: "Syn_TestBench.sdf"
   ***    Annotation scope: TestBench_tb.U1
   ***    No MTM selection argument specified
   ***    No SCALE FACTORS argument specified
   ***    No SCALE TYPE argument specified
   ***    MTM selection defaulted to "TOOL_CONTROL":
               (+typdelays compiled, TYPICAL delays selected)
   ***    SCALE FACTORS defaulted to "1.0:1.0:1.0":
   ***    SCALE TYPE defaulted to: "FROM_MTM"
   ***    Turnoff delay: "FROM_FILE"
   ***    Approximation (mipd) policy: "MAXIMUM"

   ***    SDF annotation begin: Sat Oct  3 22:55:35 2020


SDF Info: +pulse_r/100, +pulse_e/100 in effect

          Total errors: 0
          Total warnings: 0
   ***    SDF annotation completed: Sat Oct  3 22:55:35 2020


Starting vcs inline pass...
5 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module TestBench_tb because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
ld -m elf_i386 -shared -o .//../simv.daidir//pre_vcsobj_1_1.so --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so   pre_vcsobj_1_1.so  rmapats_mop.o rmapats.o rmar.o           /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libzerosoft_rt_stubs.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvirsim.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/librterrorinf.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libsnpsmalloc.so    /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsnew.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/vcs_save_restore_new.o /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .556 seconds to compile + .199 seconds to elab + .511 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 22:55 2020
Doing SDF annotation ...... Done
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/rtl/inter.vpd' was opened successfully.

Warning-[VPD-WARN-VCD-OFF] Warning from $vcdplusoff.
At time 6450000, in PLI routine called from ./TestBench_tb.v, 97
  Stopping the recording of signal value changes for specified scopes or 
  specified signals may cause unpredictable values on other dumped signals. 
  Turn off dumping on the whole design to guarantee that the values changes 
  being dumped are correct.

$finish called from file "./TestBench_tb.v", line 99.
$finish at simulation time              6450000
Simulation complete, time is 6450000 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6450000 ps
CPU Time:      0.220 seconds;       Data structure size:   0.0Mb
Sat Oct  3 22:55:42 2020

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 5.11 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version I-2014.03-SP1 -- Sat Oct  3 23:14:31 2020
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './TestBench_tb.v'
Parsing design file './Syn_TestBench.v'
Parsing library file '../VerilogLibrary/c35_CORELIB.v'
Top Level Modules:
       TestBench_tb
TimeScale is 1 ns / 1 ps

   ***   $sdf_annotate() version 1.2R
   ***    SDF file: "Syn_TestBench.sdf"
   ***    Annotation scope: TestBench_tb.U1
   ***    No MTM selection argument specified
   ***    No SCALE FACTORS argument specified
   ***    No SCALE TYPE argument specified
   ***    MTM selection defaulted to "TOOL_CONTROL":
               (+typdelays compiled, TYPICAL delays selected)
   ***    SCALE FACTORS defaulted to "1.0:1.0:1.0":
   ***    SCALE TYPE defaulted to: "FROM_MTM"
   ***    Turnoff delay: "FROM_FILE"
   ***    Approximation (mipd) policy: "MAXIMUM"

   ***    SDF annotation begin: Sat Oct  3 23:14:31 2020


SDF Info: +pulse_r/100, +pulse_e/100 in effect

          Total errors: 0
          Total warnings: 0
   ***    SDF annotation completed: Sat Oct  3 23:14:31 2020


Starting vcs inline pass...
5 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module TestBench_tb because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
ld -m elf_i386 -shared -o .//../simv.daidir//pre_vcsobj_1_1.so --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so   pre_vcsobj_1_1.so  rmapats_mop.o rmapats.o rmar.o           /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libzerosoft_rt_stubs.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvirsim.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/librterrorinf.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libsnpsmalloc.so    /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsnew.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/vcs_save_restore_new.o /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .551 seconds to compile + .220 seconds to elab + .521 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 23:14 2020
Doing SDF annotation ...... Done
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/rtl/inter.vpd' was opened successfully.

Warning-[VPD-WARN-VCD-OFF] Warning from $vcdplusoff.
At time 2800000, in PLI routine called from ./TestBench_tb.v, 97
  Stopping the recording of signal value changes for specified scopes or 
  specified signals may cause unpredictable values on other dumped signals. 
  Turn off dumping on the whole design to guarantee that the values changes 
  being dumped are correct.

$finish called from file "./TestBench_tb.v", line 99.
$finish at simulation time              2800000
Simulation complete, time is 2800000 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2800000 ps
CPU Time:      0.040 seconds;       Data structure size:   0.0Mb
Sat Oct  3 23:14:39 2020

Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'CentOS release 5.11 (Final)' is not supported on 'x86_64' 
  officially, assuming linux compatibility by default. Set VCS_ARCH_OVERRIDE 
  to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.

                         Chronologic VCS (TM)
          Version I-2014.03-SP1 -- Sat Oct  3 23:19:02 2020
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './TestBench_tb.v'
Parsing design file './Syn_TestBench.v'
Parsing library file '../VerilogLibrary/c35_CORELIB.v'
Top Level Modules:
       TestBench_tb
TimeScale is 1 ns / 1 ps

   ***   $sdf_annotate() version 1.2R
   ***    SDF file: "Syn_TestBench.sdf"
   ***    Annotation scope: TestBench_tb.U1
   ***    No MTM selection argument specified
   ***    No SCALE FACTORS argument specified
   ***    No SCALE TYPE argument specified
   ***    MTM selection defaulted to "TOOL_CONTROL":
               (+typdelays compiled, TYPICAL delays selected)
   ***    SCALE FACTORS defaulted to "1.0:1.0:1.0":
   ***    SCALE TYPE defaulted to: "FROM_MTM"
   ***    Turnoff delay: "FROM_FILE"
   ***    Approximation (mipd) policy: "MAXIMUM"

   ***    SDF annotation begin: Sat Oct  3 23:19:03 2020


SDF Info: +pulse_r/100, +pulse_e/100 in effect

          Total errors: 0
          Total warnings: 0
   ***    SDF annotation completed: Sat Oct  3 23:19:03 2020


Starting vcs inline pass...
5 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module TestBench_tb because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
ld -m elf_i386 -shared -o .//../simv.daidir//pre_vcsobj_1_1.so --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so   pre_vcsobj_1_1.so  rmapats_mop.o rmapats.o rmar.o           /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libzerosoft_rt_stubs.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvirsim.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/librterrorinf.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libsnpsmalloc.so    /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsnew.so /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libuclinative.so   -Wl,-whole-archive /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/vcs_save_restore_new.o /net/numnum2/silo3/synopsys/vJ-2014/vcs/I-2014.03-SP1/linux/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .622 seconds to compile + .179 seconds to elab + .583 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-SP1; Runtime version I-2014.03-SP1;  Oct  3 23:19 2020
Doing SDF annotation ...... Done
VCD+ Writer I-2014.03-SP1 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home1/msc30y20/Desktop/TestBench/rtl/inter.vpd' was opened successfully.

Warning-[VPD-WARN-VCD-OFF] Warning from $vcdplusoff.
At time 2850000, in PLI routine called from ./TestBench_tb.v, 97
  Stopping the recording of signal value changes for specified scopes or 
  specified signals may cause unpredictable values on other dumped signals. 
  Turn off dumping on the whole design to guarantee that the values changes 
  being dumped are correct.

$finish called from file "./TestBench_tb.v", line 99.
$finish at simulation time              2850000
Simulation complete, time is 2850000 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 2850000 ps
CPU Time:      0.040 seconds;       Data structure size:   0.0Mb
Sat Oct  3 23:19:19 2020
