FILE: .\boot.asm
                                        (0001) ; Generated by PSoC Designer 5.0.1127.0
                                        (0002) ;
                                        (0003) ;@Id: boot.tpl#895 @
                                        (0004) ;=============================================================================
                                        (0005) ;  FILENAME:   boot.asm
                                        (0006) ;  Version:    4.18
                                        (0007) ;
                                        (0008) ;  DESCRIPTION:
                                        (0009) ;  M8C Boot Code for CY8C29xxx microcontroller family.
                                        (0010) ;
                                        (0011) ;  Copyright (c) Cypress Semiconductor 2009. All Rights Reserved.
                                        (0012) ;
                                        (0013) ; NOTES:
                                        (0014) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                        (0015) ; the project's root directory to create BOOT.ASM. Any changes made to
                                        (0016) ; BOOT.ASM will be  overwritten every time the project is generated; therefore
                                        (0017) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                        (0018) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                        (0019) ; are not accidentally modified.
                                        (0020) ;
                                        (0021) ;=============================================================================
                                        (0022) 
                                        (0023) include ".\lib\GlobalParams.inc"	;File generated by PSoC Designer (Project dependent)
                                        (0024) include "m8c.inc"			;Part specific file
                                        (0025) include "m8ssc.inc"			;Part specific file
                                        (0026) include "memory.inc"			;File generated by PSoC Designer (Project dependent)
                                        (0027) 
                                        (0028) ;--------------------------------------
                                        (0029) ; Export Declarations
                                        (0030) ;--------------------------------------
                                        (0031) 
                                        (0032) export __Start
                                        (0033) IF	(TOOLCHAIN & HITECH)
                                        (0034) ELSE
                                        (0035) export __bss_start
                                        (0036) export __data_start
                                        (0037) export __idata_start
                                        (0038) export __func_lit_start
                                        (0039) export __text_start
                                        (0040) ENDIF
                                        (0041) export  _bGetPowerSetting
                                        (0042) export   bGetPowerSetting
                                        (0043) 
                                        (0044) 
                                        (0045) ;--------------------------------------
                                        (0046) ; Optimization flags
                                        (0047) ;--------------------------------------
                                        (0048) ;
                                        (0049) ; To change the value of these flags, modify the file boot.tpl, not
                                        (0050) ; boot.asm. See the notes in the banner comment at the beginning of
                                        (0051) ; this file.
                                        (0052) 
                                        (0053) ; Optimization for Assembly language (only) projects and C-language projects
                                        (0054) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                        (0055) ;   Set to 1: Support for C Run-time Environment initialization
                                        (0056) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                        (0057) ;
                                        (0058) IF	(TOOLCHAIN & HITECH)
                                        (0059) ; The C compiler will customize the startup code - it's not required here
                                        (0060) 
                                        (0061) C_LANGUAGE_SUPPORT:              equ 0
                                        (0062) ELSE
                                        (0063) C_LANGUAGE_SUPPORT:              equ 1
                                        (0064) ENDIF
                                        (0065) 
                                        (0066) 
                                        (0067) ; The following equate is required for proper operation. Reseting its value
                                        (0068) ; is discouraged.  WAIT_FOR_32K is effective only if the crystal oscillator is
                                        (0069) ; selected.  If the designer chooses to not wait then stabilization of the ECO
                                        (0070) ; and PLL_Lock must take place within user code. See the family data sheet for
                                        (0071) ; the requirements of starting the ECO and PLL lock mode.
                                        (0072) ;
                                        (0073) ;   Set to 1: Wait for XTAL (& PLL if selected) to stabilize before
                                        (0074) ;                invoking main
                                        (0075) ;   Set to 0: Boot code does not wait; clock may not have stabilized by
                                        (0076) ;               the time code in main starts executing.
                                        (0077) ;
                                        (0078) WAIT_FOR_32K:                    equ 1
                                        (0079) 
                                        (0080) 
                                        (0081) ; For historical reasons, by default the boot code uses an lcall instruction
                                        (0082) ; to invoke the user's _main code. If _main executes a return instruction,
                                        (0083) ; boot provides an infinite loop. By changing the following equate from zero
                                        (0084) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                        (0085) ; bytes on the stack which are otherwise required for the return address. If
                                        (0086) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                        (0087) ; release, the C compiler automatically places an infinite loop at the end
                                        (0088) ; of main, rather than a return instruction.)
                                        (0089) ;
                                        (0090) ENABLE_LJMP_TO_MAIN:             equ 0
                                        (0091) 
                                        (0092) 
                                        (0093) ;-----------------------------------------------------------------------------
                                        (0094) ; Interrupt Vector Table
                                        (0095) ;-----------------------------------------------------------------------------
                                        (0096) ;
                                        (0097) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                        (0098) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                        (0099) ; very short ISRs could be encoded within the table itself. Normally,
                                        (0100) ; vector jump targets are modified automatically according to the user
                                        (0101) ; modules selected. This occurs when the 'Generate Application' opera-
                                        (0102) ; tion is run causing PSoC Designer to create boot.asm and the other
                                        (0103) ; configuration files. If you need to hard code a vector, update the
                                        (0104) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                        (0105) ; of this file.
                                        (0106) ;-----------------------------------------------------------------------------
                                        (0107) 
                                        (0108)     AREA TOP (ROM, ABS, CON)
                                        (0109) 
                                        (0110)     org   0                        ;Reset Interrupt Vector
                                        (0111) IF	(TOOLCHAIN & HITECH)
                                        (0112) ;   jmp   __Start                  ;C compiler fills in this vector
                                        (0113) ELSE
0000: 80 67    JMP   0x0068             (0114)     jmp   __Start                  ;First instruction executed following a Reset
                                        (0115) ENDIF
                                        (0116) 
                                        (0117)     org   04h                      ;Low Voltage Detect (LVD) Interrupt Vector
0002: 30       HALT                     
0003: 30       HALT                     
0004: 30       HALT                     (0118)     halt                           ;Stop execution if power falls too low
                                        (0119) 
                                        (0120)     org   08h                      ;Analog Column 0 Interrupt Vector
                                        (0121)     // call	void_handler
0005: 30       HALT                     
0006: 30       HALT                     
0007: 30       HALT                     
0008: 7E       RETI                     (0122)     reti
                                        (0123) 
                                        (0124)     org   0Ch                      ;Analog Column 1 Interrupt Vector
                                        (0125)     // call	void_handler
0009: 30       HALT                     
000A: 30       HALT                     
000B: 30       HALT                     
000C: 7E       RETI                     (0126)     reti
                                        (0127) 
                                        (0128)     org   10h                      ;Analog Column 2 Interrupt Vector
                                        (0129)     // call	void_handler
000D: 30       HALT                     
000E: 30       HALT                     
000F: 30       HALT                     
0010: 7E       RETI                     (0130)     reti
                                        (0131) 
                                        (0132)     org   14h                      ;Analog Column 3 Interrupt Vector
                                        (0133)     // call	void_handler
0011: 30       HALT                     
0012: 30       HALT                     
0013: 30       HALT                     
0014: 7E       RETI                     (0134)     reti
                                        (0135) 
                                        (0136)     org   18h                      ;VC3 Interrupt Vector
                                        (0137)     // call	void_handler
0015: 30       HALT                     
0016: 30       HALT                     
0017: 30       HALT                     
0018: 7E       RETI                     (0138)     reti
                                        (0139) 
                                        (0140)     org   1Ch                      ;GPIO Interrupt Vector
0019: 30       HALT                     
001A: 30       HALT                     
001B: 30       HALT                     
001C: 7D 0C CD LJMP  PSoC_GPIO_ISR      (0141)     ljmp	PSoC_GPIO_ISR
001F: 7E       RETI                     (0142)     reti
                                        (0143) 
                                        (0144)     org   20h                      ;PSoC Block DBB00 Interrupt Vector
                                        (0145)     // call	void_handler
0020: 7E       RETI                     (0146)     reti
                                        (0147) 
                                        (0148)     org   24h                      ;PSoC Block DBB01 Interrupt Vector
                                        (0149)     // call	void_handler
0021: 30       HALT                     
0022: 30       HALT                     
0023: 30       HALT                     
0024: 7E       RETI                     (0150)     reti
                                        (0151) 
                                        (0152)     org   28h                      ;PSoC Block DCB02 Interrupt Vector
0025: 30       HALT                     
0026: 30       HALT                     
0027: 30       HALT                     
0028: 7D 03 9B LJMP  0x039B             (0153)     ljmp	_UART_1_TX_ISR
002B: 7E       RETI                     (0154)     reti
                                        (0155) 
                                        (0156)     org   2Ch                      ;PSoC Block DCB03 Interrupt Vector
002C: 7D 03 9C LJMP  0x039C             (0157)     ljmp	_UART_1_RX_ISR
002F: 7E       RETI                     (0158)     reti
                                        (0159) 
                                        (0160)     org   30h                      ;PSoC Block DBB10 Interrupt Vector
                                        (0161)     // call	void_handler
0030: 7E       RETI                     (0162)     reti
                                        (0163) 
                                        (0164)     org   34h                      ;PSoC Block DBB11 Interrupt Vector
                                        (0165)     // call	void_handler
0031: 30       HALT                     
0032: 30       HALT                     
0033: 30       HALT                     
0034: 7E       RETI                     (0166)     reti
                                        (0167) 
                                        (0168)     org   38h                      ;PSoC Block DCB12 Interrupt Vector
                                        (0169)     // call	void_handler
0035: 30       HALT                     
0036: 30       HALT                     
0037: 30       HALT                     
0038: 7E       RETI                     (0170)     reti
                                        (0171) 
                                        (0172)     org   3Ch                      ;PSoC Block DCB13 Interrupt Vector
                                        (0173)     // call	void_handler
0039: 30       HALT                     
003A: 30       HALT                     
003B: 30       HALT                     
003C: 7E       RETI                     (0174)     reti
                                        (0175) 
                                        (0176)     org   40h                      ;PSoC Block DBB20 Interrupt Vector
                                        (0177)     // call	void_handler
003D: 30       HALT                     
003E: 30       HALT                     
003F: 30       HALT                     
0040: 7E       RETI                     (0178)     reti
                                        (0179) 
                                        (0180)     org   44h                      ;PSoC Block DBB21 Interrupt Vector
                                        (0181)     // call	void_handler
0041: 30       HALT                     
0042: 30       HALT                     
0043: 30       HALT                     
0044: 7E       RETI                     (0182)     reti
                                        (0183) 
                                        (0184)     org   48h                      ;PSoC Block DCB22 Interrupt Vector
                                        (0185)     // call	void_handler
0045: 30       HALT                     
0046: 30       HALT                     
0047: 30       HALT                     
0048: 7E       RETI                     (0186)     reti
                                        (0187) 
                                        (0188)     org   4Ch                      ;PSoC Block DCB23 Interrupt Vector
                                        (0189)     // call	void_handler
0049: 30       HALT                     
004A: 30       HALT                     
004B: 30       HALT                     
004C: 7E       RETI                     (0190)     reti
                                        (0191) 
                                        (0192)     org   50h                      ;PSoC Block DBB30 Interrupt Vector
                                        (0193)     // call	void_handler
004D: 30       HALT                     
004E: 30       HALT                     
004F: 30       HALT                     
0050: 7E       RETI                     (0194)     reti
                                        (0195) 
                                        (0196)     org   54h                      ;PSoC Block DBB31 Interrupt Vector
                                        (0197)     // call	void_handler
0051: 30       HALT                     
0052: 30       HALT                     
0053: 30       HALT                     
0054: 7E       RETI                     (0198)     reti
                                        (0199) 
                                        (0200)     org   58h                      ;PSoC Block DCB32 Interrupt Vector
                                        (0201)     // call	void_handler
0055: 30       HALT                     
0056: 30       HALT                     
0057: 30       HALT                     
0058: 7E       RETI                     (0202)     reti
                                        (0203) 
                                        (0204)     org   5Ch                      ;PSoC Block DCB33 Interrupt Vector
                                        (0205)     // call	void_handler
0059: 30       HALT                     
005A: 30       HALT                     
005B: 30       HALT                     
005C: 7E       RETI                     (0206)     reti
                                        (0207) 
                                        (0208)     org   60h                      ;PSoC I2C Interrupt Vector
005D: 30       HALT                     
005E: 30       HALT                     
005F: 30       HALT                     
0060: 7D 08 2A LJMP  0x082A             (0209)     ljmp	_I2CHW_1_ISR
0063: 7E       RETI                     (0210)     reti
                                        (0211) 
                                        (0212)     org   64h                      ;Sleep Timer Interrupt Vector
                                        (0213)     // call	void_handler
0064: 7E       RETI                     (0214)     reti
                                        (0215) 
                                        (0216) ;-----------------------------------------------------------------------------
                                        (0217) ;  Start of Execution.
                                        (0218) ;-----------------------------------------------------------------------------
                                        (0219) ;  The Supervisory ROM SWBootReset function has already completed the
                                        (0220) ;  calibrate1 process, loading trim values for 5 volt operation.
                                        (0221) ;
                                        (0222) 
                                        (0223) IF	(TOOLCHAIN & HITECH)
                                        (0224)  	AREA PD_startup(CODE, REL, CON)
                                        (0225) ELSE
                                        (0226)     org 68h
                                        (0227) ENDIF
                                        (0228) __Start:
                                        (0229) 
                                        (0230)     ; initialize SMP values for voltage stabilization, if required,
                                        (0231)     ; leaving power-on reset (POR) level at the default (low) level, at
                                        (0232)     ; least for now. 
                                        (0233)     ;
0065: 30       HALT                     
0066: 30       HALT                     
0067: 30       HALT                     
0068: 71 10    OR    F,0x10             (0234)     M8C_SetBank1
006A: 62 FA 00 MOV   REG[0xFA],0x0      (0235)     mov reg[0FAh], 0				;Reset flash location
006D: 62 E3 87 MOV   REG[0xE3],0x87     (0236)     mov   reg[VLT_CR], SWITCH_MODE_PUMP_JUST | LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
0070: 70 EF    AND   F,0xEF             (0237)     M8C_SetBank0
                                        (0238) 
                                        (0239)     ; %53%20%46%46% Apply Erratum 001-05137 workaround
0072: 50 20    MOV   A,0x20             (0240)     mov   A, 20h
0074: 28       ROMX                     (0241)     romx
0075: 50 40    MOV   A,0x40             (0242)     mov   A, 40h
0077: 28       ROMX                     (0243)     romx
0078: 50 60    MOV   A,0x60             (0244)     mov   A, 60h
007A: 28       ROMX                     (0245)     romx
                                        (0246)     ; %45%20%46%46% End workaround
                                        (0247) 
                                        (0248) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                        (0249)     M8C_EnableWatchDog
                                        (0250) ENDIF
                                        (0251) 
                                        (0252) IF ( SELECT_32K )
                                        (0253)     or   reg[CPU_SCR1],  CPU_SCR1_ECO_ALLOWED  ; ECO will be used in this project
                                        (0254) ELSE
007B: 41 FE FB AND   REG[0xFE],0xFB     (0255)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                        (0256) ENDIF
                                        (0257) 
                                        (0258)     ;---------------------------
                                        (0259)     ; Set up the Temporary stack
                                        (0260)     ;---------------------------
                                        (0261)     ; A temporary stack is set up for the SSC instructions.
                                        (0262)     ; The real stack start will be assigned later.
                                        (0263)     ;
                                        (0264) _stack_start:          equ 80h
007E: 50 80    MOV   A,0x80             (0265)     mov   A, _stack_start          ; Set top of stack to end of used RAM
0080: 4E       SWAP  SP,A               (0266)     swap  SP, A                    ; This is only temporary if going to LMM
                                        (0267) 
                                        (0268)     ;-----------------------------------------------
                                        (0269)     ; Set Power-related Trim & the AGND Bypass bit.
                                        (0270)     ;-----------------------------------------------
                                        (0271) 
                                        (0272) IF ( POWER_SETTING & POWER_SET_5V0)            ; *** 5.0 Volt operation   ***
                                        (0273)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0274)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0275)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_5V_6MHZ, 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0276)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0277)   IF ( AGND_BYPASS )
                                        (0278)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0279)     ; The 5V trim has already been set, but we need to update the AGNDBYP
                                        (0280)     ; bit in the write-only BDG_TR register. Recalculate the register
                                        (0281)     ; value using the proper trim values.
                                        (0282)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0283)     M8SSC_SetTableVoltageTrim 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0284)   ENDIF
                                        (0285)  ENDIF
                                        (0286) ENDIF ; 5.0 V Operation
                                        (0287) 
                                        (0288) IF ( POWER_SETTING & POWER_SET_3V3)            ; *** 3.3 Volt operation   ***
                                        (0289)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0290)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0291)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_3V_6MHZ, 1, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0292)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0293)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0294)  ENDIF
                                        (0295) ENDIF ; 3.3 Volt Operation
                                        (0296) 
0081: 55 F8 00 MOV   [wait_count+187],0x0(0297)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
0084: 55 F9 00 MOV   [wait_count+188],0x0(0298)     mov  [bSSC_KEYSP], 0
                                        (0299) 
                                        (0300)     ;---------------------------------------
                                        (0301)     ; Initialize Crystal Oscillator and PLL
                                        (0302)     ;---------------------------------------
                                        (0303) 
                                        (0304) IF ( SELECT_32K & WAIT_FOR_32K )
                                        (0305)     ; If the user has requested the External Crystal Oscillator (ECO) then turn it
                                        (0306)     ; on and wait for it to stabilize and the system to switch over to it. The PLL
                                        (0307)     ; is left off. Set the SleepTimer period is set to 1 sec to time the wait for
                                        (0308)     ; the ECO to stabilize.
                                        (0309)     ;
                                        (0310)     M8C_SetBank1
                                        (0311)     mov   reg[OSC_CR0], (SELECT_32K_JUST | OSC_CR0_SLEEP_1Hz | OSC_CR0_CPU_12MHz)
                                        (0312)     M8C_SetBank0
                                        (0313)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get a full second
                                        (0314)     or    reg[INT_MSK0], INT_MSK0_SLEEP   ; Enable latching of SleepTimer interrupt
                                        (0315)     mov   reg[INT_VC],   0                ; Clear all pending interrupts
                                        (0316) .WaitFor1s:
                                        (0317)     tst   reg[INT_CLR0], INT_MSK0_SLEEP   ; Test the SleepTimer Interrupt Status
                                        (0318)     jz   .WaitFor1s                       ; Interrupt will latch but will not dispatch
                                        (0319)                                           ;   since interrupts are not globally enabled
                                        (0320) ELSE ; !( SELECT_32K & WAIT_FOR_32K )
                                        (0321)     ; Either no ECO, or waiting for stable clock is to be done in main
0087: 71 10    OR    F,0x10             (0322)     M8C_SetBank1
0089: 62 E0 02 MOV   REG[0xE0],0x2      (0323)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
008C: 70 EF    AND   F,0xEF             (0324)     M8C_SetBank0
008E: 62 E3 38 MOV   REG[0xE3],0x38     (0325)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                        (0326) 
                                        (0327) ENDIF ;( SELECT_32K & WAIT_FOR_32K )
                                        (0328) 
                                        (0329) IF ( PLL_MODE )
                                        (0330)     ; Crystal is now fully operational (assuming WAIT_FOR_32K was enabled).
                                        (0331)     ; Now start up PLL if selected, and wait 16 msec for it to stabilize.
                                        (0332)     ;
                                        (0333)     M8C_SetBank1
                                        (0334)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_3MHz)
                                        (0335)     M8C_SetBank0
                                        (0336)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get full period
                                        (0337)     mov   reg[INT_VC], 0                  ; Clear all pending interrupts
                                        (0338) 
                                        (0339) .WaitFor16ms:
                                        (0340)     tst   reg[INT_CLR0],INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0341)     jz   .WaitFor16ms
                                        (0342)     M8C_SetBank1                          ; continue boot at CPU Speed of SYSCLK/2
                                        (0343)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_12MHz)
                                        (0344)     M8C_SetBank0
                                        (0345) 
                                        (0346) IF      ( WAIT_FOR_32K )
                                        (0347) ELSE ; !( WAIT_FOR_32K )
                                        (0348)     ; Option settings (PLL-Yes, ECO-No) are incompatible - force a syntax error
                                        (0349)     ERROR_PSoC Disabling WAIT_FOR_32K requires that the PLL_Lock must be enabled in user code.
                                        (0350) ENDIF ;(WAIT_FOR_32K)
                                        (0351) ENDIF ;(PLL_MODE)
                                        (0352) 
                                        (0353)     ;------------------------
                                        (0354)     ; Close CT leakage path.
                                        (0355)     ;------------------------
0091: 62 71 05 MOV   REG[0x71],0x5      (0356)     mov   reg[ACB00CR0], 05h
0094: 62 75 05 MOV   REG[0x75],0x5      (0357)     mov   reg[ACB01CR0], 05h
0097: 62 79 05 MOV   REG[0x79],0x5      (0358)     mov   reg[ACB02CR0], 05h
009A: 62 7D 05 MOV   REG[0x7D],0x5      (0359)     mov   reg[ACB03CR0], 05h
                                        (0360) 
                                        (0361) 
                                        (0362) IF	(TOOLCHAIN & HITECH)
                                        (0363)     ;---------------------------------------------
                                        (0364)     ; HI-TECH initialization: Enter the Large Memory Model, if applicable
                                        (0365)     ;---------------------------------------------
                                        (0366) 	global		__Lstackps
                                        (0367) 	mov     a,low __Lstackps
                                        (0368) 	swap    a,sp
                                        (0369) 
                                        (0370) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0371)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
                                        (0372)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0373)     RAM_SETPAGE_CUR 0
                                        (0374)     RAM_SETPAGE_MVW 0
                                        (0375)     RAM_SETPAGE_MVR 0
                                        (0376)     IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
                                        (0377)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0378)     ELSE
                                        (0379)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0380)     ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0381) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0382) ELSE
                                        (0383)     ;---------------------------------------------
                                        (0384)     ; ImageCraft Enter the Large Memory Model, if applicable
                                        (0385)     ;---------------------------------------------
                                        (0386) IF ( SYSTEM_LARGE_MEMORY_MODEL )
009D: 62 D1 07 MOV   REG[0xD1],0x7      (0387)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
00A0: 50 00    MOV   A,0x0              (0388)     mov   A, SYSTEM_STACK_BASE_ADDR        ;   and offset, if any
00A2: 4E       SWAP  SP,A               (0389)     swap  A, SP
00A3: 62 D3 07 MOV   REG[0xD3],0x7      (0390)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
00A6: 62 D0 00 MOV   REG[0xD0],0x0      (0391)     RAM_SETPAGE_CUR 0
00A9: 62 D5 00 MOV   REG[0xD5],0x0      (0392)     RAM_SETPAGE_MVW 0
00AC: 62 D4 00 MOV   REG[0xD4],0x0      (0393)     RAM_SETPAGE_MVR 0
                                        (0394) 
                                        (0395)   IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
00AF: 71 C0    OR    F,0xC0             (0396)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0397)   ELSE
                                        (0398)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0399)   ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0400) ELSE
                                        (0401)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
                                        (0402)     swap  SP, A
                                        (0403) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0404) ENDIF ;	TOOLCHAIN
                                        (0405) 
                                        (0406)     ;-------------------------
                                        (0407)     ; Load Base Configuration
                                        (0408)     ;-------------------------
                                        (0409)     ; Load global parameter settings and load the user modules in the
                                        (0410)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                        (0411)     ; to minimize start up time; (2) We may still need to play with the
                                        (0412)     ; Sleep Timer.
                                        (0413)     ;
00B1: 7C 03 39 LCALL 0x0339             (0414)     lcall LoadConfigInit
                                        (0415) 
                                        (0416)     ;-----------------------------------
                                        (0417)     ; Initialize C Run-Time Environment
                                        (0418)     ;-----------------------------------
                                        (0419) IF ( C_LANGUAGE_SUPPORT )
                                        (0420) IF ( SYSTEM_SMALL_MEMORY_MODEL )
                                        (0421)     mov  A,0                           ; clear the 'bss' segment to zero
                                        (0422)     mov  [__r0],<__bss_start
                                        (0423) BssLoop:
                                        (0424)     cmp  [__r0],<__bss_end
                                        (0425)     jz   BssDone
                                        (0426)     mvi  [__r0],A
                                        (0427)     jmp  BssLoop
                                        (0428) BssDone:
                                        (0429)     mov  A,>__idata_start              ; copy idata to data segment
                                        (0430)     mov  X,<__idata_start
                                        (0431)     mov  [__r0],<__data_start
                                        (0432) IDataLoop:
                                        (0433)     cmp  [__r0],<__data_end
                                        (0434)     jz   C_RTE_Done
                                        (0435)     push A
                                        (0436)     romx
                                        (0437)     mvi  [__r0],A
                                        (0438)     pop  A
                                        (0439)     inc  X
                                        (0440)     adc  A,0
                                        (0441)     jmp  IDataLoop
                                        (0442) 
                                        (0443) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0444) 
                                        (0445) IF ( SYSTEM_LARGE_MEMORY_MODEL )
00B4: 62 D0 00 MOV   REG[0xD0],0x0      (0446)     mov   reg[CUR_PP], >__r0           ; force direct addr mode instructions
                                        (0447)                                        ; to use the Virtual Register page.
                                        (0448) 
                                        (0449)     ; Dereference the constant (flash) pointer pXIData to access the start
                                        (0450)     ; of the extended idata area, "xidata." Xidata follows the end of the
                                        (0451)     ; text segment and may have been relocated by the Code Compressor.
                                        (0452)     ;
00B7: 50 03    MOV   A,0x3              (0453)     mov   A, >__pXIData                ; Get the address of the flash
00B9: 57 37    MOV   X,0x37             (0454)     mov   X, <__pXIData                ;   pointer to the xidata area.
00BB: 08       PUSH  A                  (0455)     push  A
00BC: 28       ROMX                     (0456)     romx                               ; get the MSB of xidata's address
00BD: 53 29    MOV   [__r0],A           (0457)     mov   [__r0], A
00BF: 18       POP   A                  (0458)     pop   A
00C0: 75       INC   X                  (0459)     inc   X
00C1: 09 00    ADC   A,0x0              (0460)     adc   A, 0
00C3: 28       ROMX                     (0461)     romx                               ; get the LSB of xidata's address
00C4: 4B       SWAP  A,X                (0462)     swap  A, X
00C5: 51 29    MOV   A,[__r0]           (0463)     mov   A, [__r0]                    ; pXIData (in [A,X]) points to the
                                        (0464)                                        ;   XIData structure list in flash
00C7: 80 04    JMP   0x00CC             (0465)     jmp   .AccessStruct
                                        (0466) 
                                        (0467)     ; Unpack one element in the xidata "structure list" that specifies the
                                        (0468)     ; values of C variables. Each structure contains 3 member elements.
                                        (0469)     ; The first is a pointer to a contiguous block of RAM to be initial-
                                        (0470)     ; ized. Blocks are always 255 bytes or less in length and never cross
                                        (0471)     ; RAM page boundaries. The list terminates when the MSB of the pointer
                                        (0472)     ; contains 0xFF. There are two formats for the struct depending on the
                                        (0473)     ; value in the second member element, an unsigned byte:
                                        (0474)     ; (1) If the value of the second element is non-zero, it represents
                                        (0475)     ; the 'size' of the block of RAM to be initialized. In this case, the
                                        (0476)     ; third member of the struct is an array of bytes of length 'size' and
                                        (0477)     ; the bytes are copied to the block of RAM.
                                        (0478)     ; (2) If the value of the second element is zero, the block of RAM is
                                        (0479)     ; to be cleared to zero. In this case, the third member of the struct
                                        (0480)     ; is an unsigned byte containing the number of bytes to clear.
                                        (0481) 
                                        (0482) .AccessNextStructLoop:
00C9: 75       INC   X                  (0483)     inc   X                            ; pXIData++
00CA: 09 00    ADC   A,0x0              (0484)     adc   A, 0
                                        (0485) .AccessStruct:                         ; Entry point for first block
                                        (0486)     ;
                                        (0487)     ; Assert: pXIData in [A,X] points to the beginning of an XIData struct.
                                        (0488)     ;
00CC: 62 E3 00 MOV   REG[0xE3],0x0      (0489)     M8C_ClearWDT                       ; Clear the watchdog for long inits
00CF: 08       PUSH  A                  (0490)     push  A
00D0: 28       ROMX                     (0491)     romx                               ; MSB of RAM addr (CPU.A <- *pXIData)
00D1: 60 D5    MOV   REG[0xD5],A        (0492)     mov   reg[MVW_PP], A               ;   for use with MVI write operations
00D3: 74       INC   A                  (0493)     inc   A                            ; End of Struct List? (MSB==0xFF?)
00D4: A0 4B    JZ    0x0120             (0494)     jz    .C_RTE_WrapUp                ;   Yes, C runtime environment complete
00D6: 18       POP   A                  (0495)     pop   A                            ; restore pXIData to [A,X]
00D7: 75       INC   X                  (0496)     inc   X                            ; pXIData++
00D8: 09 00    ADC   A,0x0              (0497)     adc   A, 0
00DA: 08       PUSH  A                  (0498)     push  A
00DB: 28       ROMX                     (0499)     romx                               ; LSB of RAM addr (CPU.A <- *pXIData)
00DC: 53 29    MOV   [__r0],A           (0500)     mov   [__r0], A                    ; RAM Addr now in [reg[MVW_PP],[__r0]]
00DE: 18       POP   A                  (0501)     pop   A                            ; restore pXIData to [A,X]
00DF: 75       INC   X                  (0502)     inc   X                            ; pXIData++ (point to size)
00E0: 09 00    ADC   A,0x0              (0503)     adc   A, 0
00E2: 08       PUSH  A                  (0504)     push  A
00E3: 28       ROMX                     (0505)     romx                               ; Get the size (CPU.A <- *pXIData)
00E4: A0 1C    JZ    0x0101             (0506)     jz    .ClearRAMBlockToZero         ; If Size==0, then go clear RAM
00E6: 53 28    MOV   [__r1],A           (0507)     mov   [__r1], A                    ;             else downcount in __r1
00E8: 18       POP   A                  (0508)     pop   A                            ; restore pXIData to [A,X]
                                        (0509) 
                                        (0510) .CopyNextByteLoop:
                                        (0511)     ; For each byte in the structure's array member, copy from flash to RAM.
                                        (0512)     ; Assert: pXIData in [A,X] points to previous byte of flash source;
                                        (0513)     ;         [reg[MVW_PP],[__r0]] points to next RAM destination;
                                        (0514)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0515)     ;
00E9: 75       INC   X                  (0516)     inc   X                            ; pXIData++ (point to next data byte)
00EA: 09 00    ADC   A,0x0              (0517)     adc   A, 0
00EC: 08       PUSH  A                  (0518)     push  A
00ED: 28       ROMX                     (0519)     romx                               ; Get the data value (CPU.A <- *pXIData)
00EE: 3F 29    MVI   [__r0],A           (0520)     mvi   [__r0], A                    ; Transfer the data to RAM
00F0: 47 29 FF TST   [__r0],0xFF        (0521)     tst   [__r0], 0xff                 ; Check for page crossing
00F3: B0 06    JNZ   0x00FA             (0522)     jnz   .CopyLoopTail                ;   No crossing, keep going
00F5: 5D D5    MOV   A,REG[0xD5]        (0523)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
00F7: 74       INC   A                  (0524)     inc   A
00F8: 60 D5    MOV   REG[0xD5],A        (0525)     mov   reg[ MVW_PP], A
                                        (0526) .CopyLoopTail:
00FA: 18       POP   A                  (0527)     pop   A                            ; restore pXIData to [A,X]
00FB: 7A 28    DEC   [__r1]             (0528)     dec   [__r1]                       ; End of this array in flash?
00FD: BF EB    JNZ   0x00E9             (0529)     jnz   .CopyNextByteLoop            ;   No,  more bytes to copy
00FF: 8F C9    JMP   0x00C9             (0530)     jmp   .AccessNextStructLoop        ;   Yes, initialize another RAM block
                                        (0531) 
                                        (0532) .ClearRAMBlockToZero:
0101: 18       POP   A                  (0533)     pop   A                            ; restore pXIData to [A,X]
0102: 75       INC   X                  (0534)     inc   X                            ; pXIData++ (point to next data byte)
0103: 09 00    ADC   A,0x0              (0535)     adc   A, 0
0105: 08       PUSH  A                  (0536)     push  A
0106: 28       ROMX                     (0537)     romx                               ; Get the run length (CPU.A <- *pXIData)
0107: 53 28    MOV   [__r1],A           (0538)     mov   [__r1], A                    ; Initialize downcounter
0109: 50 00    MOV   A,0x0              (0539)     mov   A, 0                         ; Initialize source data
                                        (0540) 
                                        (0541) .ClearRAMBlockLoop:
                                        (0542)     ; Assert: [reg[MVW_PP],[__r0]] points to next RAM destination and
                                        (0543)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0544)     ;
010B: 3F 29    MVI   [__r0],A           (0545)     mvi   [__r0], A                    ; Clear a byte
010D: 47 29 FF TST   [__r0],0xFF        (0546)     tst   [__r0], 0xff                 ; Check for page crossing
0110: B0 08    JNZ   0x0119             (0547)     jnz   .ClearLoopTail               ;   No crossing, keep going
0112: 5D D5    MOV   A,REG[0xD5]        (0548)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
0114: 74       INC   A                  (0549)     inc   A
0115: 60 D5    MOV   REG[0xD5],A        (0550)     mov   reg[ MVW_PP], A
0117: 50 00    MOV   A,0x0              (0551)     mov   A, 0                         ; Restore the zero used for clearing
                                        (0552) .ClearLoopTail:
0119: 7A 28    DEC   [__r1]             (0553)     dec   [__r1]                       ; Was this the last byte?
011B: BF EF    JNZ   0x010B             (0554)     jnz   .ClearRAMBlockLoop           ;   No,  continue
011D: 18       POP   A                  (0555)     pop   A                            ;   Yes, restore pXIData to [A,X] and
011E: 8F AA    JMP   0x00C9             (0556)     jmp   .AccessNextStructLoop        ;        initialize another RAM block
                                        (0557) 
                                        (0558) .C_RTE_WrapUp:
0120: 18       POP   A                  (0559)     pop   A                            ; balance stack
                                        (0560) 
                                        (0561) ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                                        (0562) 
                                        (0563) C_RTE_Done:
                                        (0564) 
                                        (0565) ENDIF ; C_LANGUAGE_SUPPORT
                                        (0566) 
                                        (0567)     ;-------------------------------
                                        (0568)     ; Voltage Stabilization for SMP
                                        (0569)     ;-------------------------------
                                        (0570) 
                                        (0571) IF ( POWER_SETTING & POWER_SET_5V0)    ; 5.0V Operation
                                        (0572) IF ( SWITCH_MODE_PUMP ^ 1 )            ; SMP is operational
                                        (0573)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0574)     ; When using the SMP at 5V, we must wait for Vdd to slew from 3.1V to
                                        (0575)     ; 5V before enabling the Precision Power-On Reset (PPOR).
                                        (0576)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0577)     or   reg[INT_MSK0],INT_MSK0_SLEEP
                                        (0578)     M8C_SetBank1
                                        (0579)     and   reg[OSC_CR0], ~OSC_CR0_SLEEP
                                        (0580)     or    reg[OSC_CR0],  OSC_CR0_SLEEP_512Hz
                                        (0581)     M8C_SetBank0
                                        (0582)     M8C_ClearWDTAndSleep                   ; Restart the sleep timer
                                        (0583)     mov   reg[INT_VC], 0                   ; Clear all pending interrupts
                                        (0584) .WaitFor2ms:
                                        (0585)     tst   reg[INT_CLR0], INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0586)     jz   .WaitFor2ms                       ; Branch fails when 2 msec has passed
                                        (0587) ENDIF ; SMP is operational
                                        (0588) ENDIF ; 5.0V Operation
                                        (0589) 
                                        (0590)     ;-------------------------------
                                        (0591)     ; Set Power-On Reset (POR) Level
                                        (0592)     ;-------------------------------
                                        (0593) 
                                        (0594)     ;  The writes to the VLT_CR register below include setting the POR to VLT_CR_POR_HIGH,
                                        (0595)     ;  VLT_CR_POR_MID or VLT_CR_POR_LOW. Correctly setting this value is critical to the proper
                                        (0596)     ;  operation of the PSoC. The POR protects the M8C from mis-executing when Vdd falls low. These
                                        (0597)     ;  values should not be changed from the settings here. Failure to follow this instruction could 
                                        (0598)     ;  lead to corruption of PSoC flash.
                                        (0599) 
0121: 71 10    OR    F,0x10             (0600)     M8C_SetBank1
                                        (0601) 
                                        (0602) IF (POWER_SETTING & POWER_SET_5V0)          ; 5.0V Operation?
                                        (0603)  IF (POWER_SETTING & POWER_SET_SLOW_IMO)    ; and Slow Mode?
                                        (0604)  ELSE                                       ;    No, fast mode
                                        (0605)   IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz ) ;    As fast as 24MHz?
                                        (0606)                                             ;       no, set midpoint POR in user code, if desired
                                        (0607)   ELSE ; 24HMz                              ;
                                        (0608)     or    reg[VLT_CR],  VLT_CR_POR_HIGH     ;      yes, highest POR trip point required
                                        (0609)   ENDIF ; 24MHz
                                        (0610)  ENDIF ; Slow Mode
                                        (0611) ENDIF ; 5.0V Operation
                                        (0612) 
0123: 70 EF    AND   F,0xEF             (0613)     M8C_SetBank0
                                        (0614) 
                                        (0615)     ;----------------------------
                                        (0616)     ; Wrap up and invoke "main"
                                        (0617)     ;----------------------------
                                        (0618) 
                                        (0619)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                        (0620)     ; no interrupts should be enabled now, so may as well clear the register.
                                        (0621)     ;
0125: 62 E0 00 MOV   REG[0xE0],0x0      (0622)     mov  reg[INT_MSK0],0
                                        (0623) 
                                        (0624)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                        (0625)     ; And put decimator in full mode so it does not consume too much current.
                                        (0626)     ;
0128: 71 10    OR    F,0x10             (0627)     M8C_SetBank1
012A: 62 E0 00 MOV   REG[0xE0],0x0      (0628)     mov  reg[OSC_CR0],(SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
012D: 43 E7 80 OR    REG[0xE7],0x80     (0629)     or   reg[DEC_CR2],80h                    ; Put decimator in full mode
0130: 70 EF    AND   F,0xEF             (0630)     M8C_SetBank0
                                        (0631) 
                                        (0632)     ; Global Interrupt are NOT enabled, this should be done in main().
                                        (0633)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                        (0634)     ; Global Interrupts should be enabled as soon as possible in main().
                                        (0635)     ;
0132: 62 E2 00 MOV   REG[0xE2],0x0      (0636)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                        (0637)                                    ; have been set during the boot process.
                                        (0638) IF	(TOOLCHAIN & HITECH)
                                        (0639) 	ljmp  startup                  ; Jump to C compiler startup code
                                        (0640) ELSE
                                        (0641) IF ENABLE_LJMP_TO_MAIN
                                        (0642)     ljmp  _main                    ; goto main (no return)
                                        (0643) ELSE
0135: 7C 09 E7 LCALL _main|__text_start|_main(0644)     lcall _main                    ; call main
                                        (0645) .Exit:
0138: 8F FF    JMP   0x0138             (0646)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                        (0647) ENDIF
                                        (0648) ENDIF ; TOOLCHAIN
                                        (0649) 
                                        (0650)     ;---------------------------------
                                        (0651)     ; Library Access to Global Parms
                                        (0652)     ;---------------------------------
                                        (0653)     ;
                                        (0654)  bGetPowerSetting:
                                        (0655) _bGetPowerSetting:
                                        (0656)     ; Returns value of POWER_SETTING in the A register.
                                        (0657)     ; No inputs. No Side Effects.
                                        (0658)     ;
013A: 50 10    MOV   A,0x10             (0659)     mov   A, POWER_SETTING
013C: 7F       RET                      (0660)     ret
(0661) 
(0662) IF	(TOOLCHAIN & HITECH)
(0663) ELSE
(0664)     ;---------------------------------
(0665)     ; Order Critical RAM & ROM AREAs
(0666)     ;---------------------------------
(0667)     ;  'TOP' is all that has been defined so far...
(0668) 
(0669)     ;  ROM AREAs for C CONST, static & global items
(0670)     ;
(0671)     AREA lit               (ROM, REL, CON)   ; 'const' definitions
(0672)     AREA idata             (ROM, REL, CON)   ; Constants for initializing RAM
(0673) __idata_start:
(0674) 
(0675)     AREA func_lit          (ROM, REL, CON)   ; Function Pointers
(0676) __func_lit_start:
(0677) 
(0678) IF ( SYSTEM_LARGE_MEMORY_MODEL )
(0679)     ; We use the func_lit area to store a pointer to extended initialized
(0680)     ; data (xidata) area that follows the text area. Func_lit isn't
(0681)     ; relocated by the code compressor, but the text area may shrink and
(0682)     ; that moves xidata around.
(0683)     ;
(0684) __pXIData:         word __text_end           ; ptr to extended idata
(0685) ENDIF
(0686) 
(0687)     AREA psoc_config       (ROM, REL, CON)   ; Configuration Load & Unload
(0688)     AREA UserModules       (ROM, REL, CON)   ; User Module APIs
(0689) 
(0690)     ; CODE segment for general use
(0691)     ;
(0692)     AREA text (ROM, REL, CON)
(0693) __text_start:
(0694) 
(0695)     ; RAM area usage
(0696)     ;
(0697)     AREA data              (RAM, REL, CON)   ; initialized RAM
(0698) __data_start:
(0699) 
(0700)     AREA virtual_registers (RAM, REL, CON)   ; Temp vars of C compiler
(0701)     AREA InterruptRAM      (RAM, REL, CON)   ; Interrupts, on Page 0
(0702)     AREA bss               (RAM, REL, CON)   ; general use
(0703) __bss_start:
(0704) 
(0705) ENDIF ; TOOLCHAIN
(0706) 
(0707) ; end of file boot.asm
FILE: lib\psocconfigtbl.asm
                                        (0001) ; Generated by PSoC Designer 5.0.1127.0
                                        (0002) ;
                                        (0003) include "m8c.inc"
                                        (0004) ;  Personalization tables 
                                        (0005) export LoadConfigTBL_i2c_master_Bank1
                                        (0006) export LoadConfigTBL_i2c_master_Bank0
                                        (0007) export LoadConfigTBL_i2c_master_Ordered
                                        (0008) AREA lit(rom, rel)
                                        (0009) LoadConfigTBL_i2c_master_Bank0:
                                        (0010) ;  Instance name I2CHW_1, User Module I2CHW
                                        (0011) ;  Instance name UART_1, User Module UART
                                        (0012) ;       Instance name UART_1, Block Name RX(DCB03)
                                        (0013) 	db		2fh, 00h		;UART_1_RX_CONTROL_REG(DCB03CR0)
                                        (0014) 	db		2dh, 00h		;UART_1_(DCB03DR1)
                                        (0015) 	db		2eh, 00h		;UART_1_RX_BUFFER_REG (DCB03DR2)
                                        (0016) ;       Instance name UART_1, Block Name TX(DCB02)
                                        (0017) 	db		2bh, 00h		;UART_1_TX_CONTROL_REG(DCB02CR0)
                                        (0018) 	db		29h, 00h		;UART_1_TX_BUFFER_REG (DCB02DR1)
                                        (0019) 	db		2ah, 00h		;UART_1_(DCB02DR2)
                                        (0020) ;  Global Register values Bank 0
                                        (0021) 	db		60h, 28h		; AnalogColumnInputSelect register (AMX_IN)
                                        (0022) 	db		66h, 00h		; AnalogComparatorControl1 register (CMP_CR1)
                                        (0023) 	db		63h, 05h		; AnalogReferenceControl register (ARF_CR)
                                        (0024) 	db		65h, 00h		; AnalogSyncControl register (ASY_CR)
                                        (0025) 	db		e6h, 00h		; DecimatorControl_0 register (DEC_CR0)
                                        (0026) 	db		e7h, 00h		; DecimatorControl_1 register (DEC_CR1)
                                        (0027) 	db		d6h, 00h		; I2CConfig register (I2C_CFG)
                                        (0028) 	db		b0h, 01h		; Row_0_InputMux register (RDI0RI)
                                        (0029) 	db		b1h, 00h		; Row_0_InputSync register (RDI0SYN)
                                        (0030) 	db		b2h, 00h		; Row_0_LogicInputAMux register (RDI0IS)
                                        (0031) 	db		b3h, 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
                                        (0032) 	db		b4h, 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
                                        (0033) 	db		b5h, 20h		; Row_0_OutputDrive_0 register (RDI0SRO0)
                                        (0034) 	db		b6h, 00h		; Row_0_OutputDrive_1 register (RDI0SRO1)
                                        (0035) 	db		b8h, 55h		; Row_1_InputMux register (RDI1RI)
                                        (0036) 	db		b9h, 00h		; Row_1_InputSync register (RDI1SYN)
                                        (0037) 	db		bah, 10h		; Row_1_LogicInputAMux register (RDI1IS)
                                        (0038) 	db		bbh, 33h		; Row_1_LogicSelect_0 register (RDI1LT0)
                                        (0039) 	db		bch, 33h		; Row_1_LogicSelect_1 register (RDI1LT1)
                                        (0040) 	db		bdh, 00h		; Row_1_OutputDrive_0 register (RDI1SRO0)
                                        (0041) 	db		beh, 00h		; Row_1_OutputDrive_1 register (RDI1SRO1)
                                        (0042) 	db		c0h, 00h		; Row_2_InputMux register (RDI2RI)
                                        (0043) 	db		c1h, 00h		; Row_2_InputSync register (RDI2SYN)
                                        (0044) 	db		c2h, 20h		; Row_2_LogicInputAMux register (RDI2IS)
                                        (0045) 	db		c3h, 33h		; Row_2_LogicSelect_0 register (RDI2LT0)
                                        (0046) 	db		c4h, 33h		; Row_2_LogicSelect_1 register (RDI3LT1)
                                        (0047) 	db		c5h, 00h		; Row_2_OutputDrive_0 register (RDI2SRO0)
                                        (0048) 	db		c6h, 00h		; Row_2_OutputDrive_1 register (RDI2SRO1)
                                        (0049) 	db		c8h, 55h		; Row_3_InputMux register (RDI3RI)
                                        (0050) 	db		c9h, 00h		; Row_3_InputSync register (RDI3SYN)
                                        (0051) 	db		cah, 30h		; Row_3_LogicInputAMux register (RDI3IS)
                                        (0052) 	db		cbh, 33h		; Row_3_LogicSelect_0 register (RDI3LT0)
                                        (0053) 	db		cch, 33h		; Row_3_LogicSelect_1 register (RDI3LT1)
                                        (0054) 	db		cdh, 00h		; Row_3_OutputDrive_0 register (RDI3SRO0)
                                        (0055) 	db		ceh, 00h		; Row_3_OutputDrive_1 register (RDI3SRO1)
                                        (0056) 	db		6ch, 00h		; TMP_DR0 register (TMP_DR0)
                                        (0057) 	db		6dh, 00h		; TMP_DR1 register (TMP_DR1)
                                        (0058) 	db		6eh, 00h		; TMP_DR2 register (TMP_DR2)
                                        (0059) 	db		6fh, 00h		; TMP_DR3 register (TMP_DR3)
                                        (0060) 	db		ffh
                                        (0061) LoadConfigTBL_i2c_master_Bank1:
                                        (0062) ;  Instance name I2CHW_1, User Module I2CHW
                                        (0063) ;  Instance name UART_1, User Module UART
                                        (0064) ;       Instance name UART_1, Block Name RX(DCB03)
                                        (0065) 	db		2ch, 05h		;UART_1_RX_FUNC_REG   (DCB03FN)
                                        (0066) 	db		2dh, c1h		;UART_1_RX_INPUT_REG  (DCB03IN)
                                        (0067) 	db		2eh, 40h		;UART_1_RX_OUTPUT_REG (DCB03OU)
                                        (0068) ;       Instance name UART_1, Block Name TX(DCB02)
                                        (0069) 	db		28h, 1dh		;UART_1_TX_FUNC_REG   (DCB02FN)
                                        (0070) 	db		29h, 01h		;UART_1_TX_INPUT_REG  (DCB02IN)
                                        (0071) 	db		2ah, 45h		;UART_1_TX_OUTPUT_REG (DCB02OU)
                                        (0072) ;  Global Register values Bank 1
                                        (0073) 	db		61h, 00h		; AnalogClockSelect1 register (CLK_CR1)
                                        (0074) 	db		69h, 00h		; AnalogClockSelect2 register (CLK_CR2)
                                        (0075) 	db		60h, 00h		; AnalogColumnClockSelect register (CLK_CR0)
                                        (0076) 	db		62h, 00h		; AnalogIOControl_0 register (ABF_CR0)
                                        (0077) 	db		67h, 33h		; AnalogLUTControl0 register (ALT_CR0)
                                        (0078) 	db		68h, 33h		; AnalogLUTControl1 register (ALT_CR1)
                                        (0079) 	db		63h, 00h		; AnalogModulatorControl_0 register (AMD_CR0)
                                        (0080) 	db		66h, 00h		; AnalogModulatorControl_1 register (AMD_CR1)
                                        (0081) 	db		d1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
                                        (0082) 	db		d3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
                                        (0083) 	db		d0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
                                        (0084) 	db		d2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
                                        (0085) 	db		e1h, b0h		; OscillatorControl_1 register (OSC_CR1)
                                        (0086) 	db		e2h, 00h		; OscillatorControl_2 register (OSC_CR2)
                                        (0087) 	db		dfh, 19h		; OscillatorControl_3 register (OSC_CR3)
                                        (0088) 	db		deh, 01h		; OscillatorControl_4 register (OSC_CR4)
                                        (0089) 	db		ddh, 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
                                        (0090) 	db		e7h, 00h		; Type2Decimator_Control register (DEC_CR2)
                                        (0091) 	db		ffh
                                        (0092) LoadConfigTBL_i2c_master_Ordered:
                                        (0093) ;  Ordered Global Register values

(0094) 	M8C_SetBank1
024D: 10       PUSH  X                  
024E: 62 00 00 MOV   REG[0x0],0x0       (0095) 	mov	reg[00h], 00h		; Port_0_DriveMode_0 register (PRT0DM0)
0251: 62 01 FF MOV   REG[0x1],0xFF      (0096) 	mov	reg[01h], ffh		; Port_0_DriveMode_1 register (PRT0DM1)
0254: 70 EF    AND   F,0xEF             (0097) 	M8C_SetBank0
0256: 62 03 FF MOV   REG[0x3],0xFF      (0098) 	mov	reg[03h], ffh		; Port_0_DriveMode_2 register (PRT0DM2)
0259: 62 02 00 MOV   REG[0x2],0x0       (0099) 	mov	reg[02h], 00h		; Port_0_GlobalSelect register (PRT0GS)
025C: 71 10    OR    F,0x10             (0100) 	M8C_SetBank1
025E: 62 02 00 MOV   REG[0x2],0x0       (0101) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
0261: 62 03 00 MOV   REG[0x3],0x0       (0102) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
0264: 70 EF    AND   F,0xEF             (0103) 	M8C_SetBank0
0266: 62 01 00 MOV   REG[0x1],0x0       (0104) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
0269: 71 10    OR    F,0x10             (0105) 	M8C_SetBank1
026B: 62 04 A0 MOV   REG[0x4],0xA0      (0106) 	mov	reg[04h], a0h		; Port_1_DriveMode_0 register (PRT1DM0)
026E: 62 05 FF MOV   REG[0x5],0xFF      (0107) 	mov	reg[05h], ffh		; Port_1_DriveMode_1 register (PRT1DM1)
0271: 70 EF    AND   F,0xEF             (0108) 	M8C_SetBank0
0273: 62 07 FF MOV   REG[0x7],0xFF      (0109) 	mov	reg[07h], ffh		; Port_1_DriveMode_2 register (PRT1DM2)
0276: 62 06 00 MOV   REG[0x6],0x0       (0110) 	mov	reg[06h], 00h		; Port_1_GlobalSelect register (PRT1GS)
0279: 71 10    OR    F,0x10             (0111) 	M8C_SetBank1
027B: 62 06 00 MOV   REG[0x6],0x0       (0112) 	mov	reg[06h], 00h		; Port_1_IntCtrl_0 register (PRT1IC0)
027E: 62 07 00 MOV   REG[0x7],0x0       (0113) 	mov	reg[07h], 00h		; Port_1_IntCtrl_1 register (PRT1IC1)
0281: 70 EF    AND   F,0xEF             (0114) 	M8C_SetBank0
0283: 62 05 00 MOV   REG[0x5],0x0       (0115) 	mov	reg[05h], 00h		; Port_1_IntEn register (PRT1IE)
0286: 71 10    OR    F,0x10             (0116) 	M8C_SetBank1
0288: 62 08 25 MOV   REG[0x8],0x25      (0117) 	mov	reg[08h], 25h		; Port_2_DriveMode_0 register (PRT2DM0)
028B: 62 09 DE MOV   REG[0x9],0xDE      (0118) 	mov	reg[09h], deh		; Port_2_DriveMode_1 register (PRT2DM1)
028E: 70 EF    AND   F,0xEF             (0119) 	M8C_SetBank0
0290: 62 0B CA MOV   REG[0xB],0xCA      (0120) 	mov	reg[0bh], cah		; Port_2_DriveMode_2 register (PRT2DM2)
0293: 62 0A 30 MOV   REG[0xA],0x30      (0121) 	mov	reg[0ah], 30h		; Port_2_GlobalSelect register (PRT2GS)
0296: 71 10    OR    F,0x10             (0122) 	M8C_SetBank1
0298: 62 0A 04 MOV   REG[0xA],0x4       (0123) 	mov	reg[0ah], 04h		; Port_2_IntCtrl_0 register (PRT2IC0)
029B: 62 0B 04 MOV   REG[0xB],0x4       (0124) 	mov	reg[0bh], 04h		; Port_2_IntCtrl_1 register (PRT2IC1)
029E: 70 EF    AND   F,0xEF             (0125) 	M8C_SetBank0
02A0: 62 09 04 MOV   REG[0x9],0x4       (0126) 	mov	reg[09h], 04h		; Port_2_IntEn register (PRT2IE)
02A3: 71 10    OR    F,0x10             (0127) 	M8C_SetBank1
02A5: 62 0C 00 MOV   REG[0xC],0x0       (0128) 	mov	reg[0ch], 00h		; Port_3_DriveMode_0 register (PRT3DM0)
02A8: 62 0D 00 MOV   REG[0xD],0x0       (0129) 	mov	reg[0dh], 00h		; Port_3_DriveMode_1 register (PRT3DM1)
02AB: 70 EF    AND   F,0xEF             (0130) 	M8C_SetBank0
02AD: 62 0F 00 MOV   REG[0xF],0x0       (0131) 	mov	reg[0fh], 00h		; Port_3_DriveMode_2 register (PRT3DM2)
02B0: 62 0E 00 MOV   REG[0xE],0x0       (0132) 	mov	reg[0eh], 00h		; Port_3_GlobalSelect register (PRT3GS)
02B3: 71 10    OR    F,0x10             (0133) 	M8C_SetBank1
02B5: 62 0E 00 MOV   REG[0xE],0x0       (0134) 	mov	reg[0eh], 00h		; Port_3_IntCtrl_0 register (PRT3IC0)
02B8: 62 0F 00 MOV   REG[0xF],0x0       (0135) 	mov	reg[0fh], 00h		; Port_3_IntCtrl_1 register (PRT3IC1)
02BB: 70 EF    AND   F,0xEF             (0136) 	M8C_SetBank0
02BD: 62 0D 00 MOV   REG[0xD],0x0       (0137) 	mov	reg[0dh], 00h		; Port_3_IntEn register (PRT3IE)
02C0: 71 10    OR    F,0x10             (0138) 	M8C_SetBank1
02C2: 62 10 00 MOV   REG[0x10],0x0      (0139) 	mov	reg[10h], 00h		; Port_4_DriveMode_0 register (PRT4DM0)
02C5: 62 11 00 MOV   REG[0x11],0x0      (0140) 	mov	reg[11h], 00h		; Port_4_DriveMode_1 register (PRT4DM1)
02C8: 70 EF    AND   F,0xEF             (0141) 	M8C_SetBank0
02CA: 62 13 00 MOV   REG[0x13],0x0      (0142) 	mov	reg[13h], 00h		; Port_4_DriveMode_2 register (PRT4DM2)
02CD: 62 12 00 MOV   REG[0x12],0x0      (0143) 	mov	reg[12h], 00h		; Port_4_GlobalSelect register (PRT4GS)
02D0: 71 10    OR    F,0x10             (0144) 	M8C_SetBank1
02D2: 62 12 00 MOV   REG[0x12],0x0      (0145) 	mov	reg[12h], 00h		; Port_4_IntCtrl_0 register (PRT4IC0)
02D5: 62 13 00 MOV   REG[0x13],0x0      (0146) 	mov	reg[13h], 00h		; Port_4_IntCtrl_1 register (PRT4IC1)
02D8: 70 EF    AND   F,0xEF             (0147) 	M8C_SetBank0
02DA: 62 11 00 MOV   REG[0x11],0x0      (0148) 	mov	reg[11h], 00h		; Port_4_IntEn register (PRT4IE)
02DD: 71 10    OR    F,0x10             (0149) 	M8C_SetBank1
02DF: 62 14 00 MOV   REG[0x14],0x0      (0150) 	mov	reg[14h], 00h		; Port_5_DriveMode_0 register (PRT5DM0)
02E2: 62 15 00 MOV   REG[0x15],0x0      (0151) 	mov	reg[15h], 00h		; Port_5_DriveMode_1 register (PRT5DM1)
02E5: 70 EF    AND   F,0xEF             (0152) 	M8C_SetBank0
02E7: 62 17 00 MOV   REG[0x17],0x0      (0153) 	mov	reg[17h], 00h		; Port_5_DriveMode_2 register (PRT5DM2)
02EA: 62 16 00 MOV   REG[0x16],0x0      (0154) 	mov	reg[16h], 00h		; Port_5_GlobalSelect register (PRT5GS)
02ED: 71 10    OR    F,0x10             (0155) 	M8C_SetBank1
02EF: 62 16 00 MOV   REG[0x16],0x0      (0156) 	mov	reg[16h], 00h		; Port_5_IntCtrl_0 register (PRT5IC0)
02F2: 62 17 00 MOV   REG[0x17],0x0      (0157) 	mov	reg[17h], 00h		; Port_5_IntCtrl_1 register (PRT5IC1)
02F5: 70 EF    AND   F,0xEF             (0158) 	M8C_SetBank0
02F7: 62 15 00 MOV   REG[0x15],0x0      (0159) 	mov	reg[15h], 00h		; Port_5_IntEn register (PRT5IE)
02FA: 71 10    OR    F,0x10             (0160) 	M8C_SetBank1
02FC: 62 18 00 MOV   REG[0x18],0x0      (0161) 	mov	reg[18h], 00h		; Port_6_DriveMode_0 register (PRT6DM0)
02FF: 62 19 00 MOV   REG[0x19],0x0      (0162) 	mov	reg[19h], 00h		; Port_6_DriveMode_1 register (PRT6DM1)
0302: 70 EF    AND   F,0xEF             (0163) 	M8C_SetBank0
0304: 62 1B 00 MOV   REG[0x1B],0x0      (0164) 	mov	reg[1bh], 00h		; Port_6_DriveMode_2 register (PRT6DM2)
0307: 62 1A 00 MOV   REG[0x1A],0x0      (0165) 	mov	reg[1ah], 00h		; Port_6_GlobalSelect register (PRT6GS)
030A: 71 10    OR    F,0x10             (0166) 	M8C_SetBank1
030C: 62 1A 00 MOV   REG[0x1A],0x0      (0167) 	mov	reg[1ah], 00h		; Port_6_IntCtrl_0 register (PRT6IC0)
030F: 62 1B 00 MOV   REG[0x1B],0x0      (0168) 	mov	reg[1bh], 00h		; Port_6_IntCtrl_1 register (PRT6IC1)
0312: 70 EF    AND   F,0xEF             (0169) 	M8C_SetBank0
0314: 62 19 00 MOV   REG[0x19],0x0      (0170) 	mov	reg[19h], 00h		; Port_6_IntEn register (PRT6IE)
0317: 71 10    OR    F,0x10             (0171) 	M8C_SetBank1
0319: 62 1C 00 MOV   REG[0x1C],0x0      (0172) 	mov	reg[1ch], 00h		; Port_7_DriveMode_0 register (PRT7DM0)
031C: 62 1D 00 MOV   REG[0x1D],0x0      (0173) 	mov	reg[1dh], 00h		; Port_7_DriveMode_1 register (PRT7DM1)
031F: 70 EF    AND   F,0xEF             (0174) 	M8C_SetBank0
0321: 62 1F 00 MOV   REG[0x1F],0x0      (0175) 	mov	reg[1fh], 00h		; Port_7_DriveMode_2 register (PRT7DM2)
0324: 62 1E 00 MOV   REG[0x1E],0x0      (0176) 	mov	reg[1eh], 00h		; Port_7_GlobalSelect register (PRT7GS)
0327: 71 10    OR    F,0x10             (0177) 	M8C_SetBank1
0329: 62 1E 00 MOV   REG[0x1E],0x0      (0178) 	mov	reg[1eh], 00h		; Port_7_IntCtrl_0 register (PRT7IC0)
032C: 62 1F 00 MOV   REG[0x1F],0x0      (0179) 	mov	reg[1fh], 00h		; Port_7_IntCtrl_1 register (PRT7IC1)
032F: 70 EF    AND   F,0xEF             (0180) 	M8C_SetBank0
0331: 62 1D 00 MOV   REG[0x1D],0x0      (0181) 	mov	reg[1dh], 00h		; Port_7_IntEn register (PRT7IE)
0334: 70 EF    AND   F,0xEF             (0182) 	M8C_SetBank0
0336: 7F       RET                      (0183) 	ret
(0184) 
(0185) 
(0186) ; PSoC Configuration file trailer PsocConfig.asm
FILE: lib\psocconfig.asm
                                        (0001) ; Generated by PSoC Designer 5.0.1127.0
                                        (0002) ;
                                        (0003) ;==========================================================================
                                        (0004) ;  PSoCConfig.asm
                                        (0005) ;  @PSOC_VERSION
                                        (0006) ;
                                        (0007) ;  Version: 0.85
                                        (0008) ;  Revised: June 22, 2004
                                        (0009) ;  Copyright (c) Cypress Semiconductor 2009. All Rights Reserved.
                                        (0010) ;
                                        (0011) ;  This file is generated by the Device Editor on Application Generation.
                                        (0012) ;  It contains code which loads the configuration data table generated in
                                        (0013) ;  the file PSoCConfigTBL.asm
                                        (0014) ;
                                        (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                        (0016) ;  Edits to this file will not be preserved.
                                        (0017) ;==========================================================================
                                        (0018) ;
                                        (0019) include "m8c.inc"
                                        (0020) include "memory.inc"
                                        (0021) include "GlobalParams.inc"
                                        (0022) 
                                        (0023) export LoadConfigInit
                                        (0024) export _LoadConfigInit
                                        (0025) export LoadConfig_i2c_master
                                        (0026) export _LoadConfig_i2c_master
                                        (0027) 
                                        (0028) export NO_SHADOW
                                        (0029) export _NO_SHADOW
                                        (0030) 
                                        (0031) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                        (0032) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                        (0033) 
                                        (0034) AREA psoc_config(rom, rel)
                                        (0035) 
                                        (0036) ;---------------------------------------------------------------------------
                                        (0037) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                        (0038) ;                  parameters handled by boot code, like CPU speed). This
                                        (0039) ;                  function can be called from user code, but typically it
                                        (0040) ;                  is only called from boot.
                                        (0041) ;
                                        (0042) ;       INPUTS: None.
                                        (0043) ;      RETURNS: Nothing.
                                        (0044) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                        (0045) ;               In the large memory model currently only the page
                                        (0046) ;               pointer registers listed below are modified.  This does
                                        (0047) ;               not guarantee that in future implementations of this
                                        (0048) ;               function other page pointer registers will not be
                                        (0049) ;               modified.
                                        (0050) ;          
                                        (0051) ;               Page Pointer Registers Modified: 
                                        (0052) ;               CUR_PP
                                        (0053) ;
                                        (0054) _LoadConfigInit:
                                        (0055)  LoadConfigInit:
                                        (0056)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0057)     

0339: 7C 03 40 LCALL 0x0340             (0058) 	lcall	LoadConfig_i2c_master
033C: 7C 02 4C LCALL 0x024C             (0059) 	lcall	LoadConfigTBL_i2c_master_Ordered
                                        (0060) 
                                        (0061) 
                                        (0062)     RAM_EPILOGUE RAM_USE_CLASS_4
033F: 7F       RET                      (0063)     ret
                                        (0064) 
                                        (0065) ;---------------------------------------------------------------------------
                                        (0066) ; Load Configuration i2c_master
                                        (0067) ;
                                        (0068) ;    Load configuration registers for i2c_master.
                                        (0069) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                        (0070) ;
                                        (0071) ;       INPUTS: None.
                                        (0072) ;      RETURNS: Nothing.
                                        (0073) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                        (0074) ;               modified as may the Page Pointer registers!
                                        (0075) ;               In the large memory model currently only the page
                                        (0076) ;               pointer registers listed below are modified.  This does
                                        (0077) ;               not guarantee that in future implementations of this
                                        (0078) ;               function other page pointer registers will not be
                                        (0079) ;               modified.
                                        (0080) ;          
                                        (0081) ;               Page Pointer Registers Modified: 
                                        (0082) ;               CUR_PP
                                        (0083) ;
                                        (0084) _LoadConfig_i2c_master:
                                        (0085)  LoadConfig_i2c_master:
                                        (0086)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0087) 
0340: 10       PUSH  X                  (0088) 	push	x
0341: 70 EF    AND   F,0xEF             (0089)     M8C_SetBank0                    ; Force bank 0
0343: 50 00    MOV   A,0x0              (0090)     mov     a, 0                    ; Specify bank 0
0345: 67       ASR   A                  (0091)     asr     a                       ; Store in carry flag
                                        (0092)                                     ; Load bank 0 table:
0346: 50 01    MOV   A,0x1              (0093)     mov     A, >LoadConfigTBL_i2c_master_Bank0
0348: 57 C0    MOV   X,0xC0             (0094)     mov     X, <LoadConfigTBL_i2c_master_Bank0
034A: 7C 03 5B LCALL 0x035B             (0095)     lcall   LoadConfig              ; Load the bank 0 values
                                        (0096) 
034D: 50 01    MOV   A,0x1              (0097)     mov     a, 1                    ; Specify bank 1
034F: 67       ASR   A                  (0098)     asr     a                       ; Store in carry flag
                                        (0099)                                     ; Load bank 1 table:
0350: 50 02    MOV   A,0x2              (0100)     mov     A, >LoadConfigTBL_i2c_master_Bank1
0352: 57 1B    MOV   X,0x1B             (0101)     mov     X, <LoadConfigTBL_i2c_master_Bank1
0354: 7C 03 5B LCALL 0x035B             (0102)     lcall   LoadConfig              ; Load the bank 1 values
                                        (0103) 
0357: 70 EF    AND   F,0xEF             (0104)     M8C_SetBank0                    ; Force return to bank 0
0359: 20       POP   X                  (0105) 	pop		x
                                        (0106) 
                                        (0107)     RAM_EPILOGUE RAM_USE_CLASS_4
035A: 7F       RET                      (0108)     ret
                                        (0109) 
                                        (0110) 
                                        (0111) 
                                        (0112) 
                                        (0113) ;---------------------------------------------------------------------------
                                        (0114) ; LoadConfig - Set IO registers as specified in ROM table of (address,value)
                                        (0115) ;              pairs. Terminate on address=0xFF.
                                        (0116) ;
                                        (0117) ;  INPUTS:  [A,X] points to the table to be loaded
                                        (0118) ;           Flag Register Carry bit encodes the Register Bank
                                        (0119) ;           (Carry=0 => Bank 0; Carry=1 => Bank 1)
                                        (0120) ;
                                        (0121) ;  RETURNS: nothing.
                                        (0122) ;
                                        (0123) ;  STACK FRAME:  X-4 I/O Bank 0/1 indicator
                                        (0124) ;                X-3 Temporary store for register address
                                        (0125) ;                X-2 LSB of config table address
                                        (0126) ;                X-1 MSB of config table address
                                        (0127) ;
                                        (0128) LoadConfig:
                                        (0129)     RAM_PROLOGUE RAM_USE_CLASS_2
035B: 38 02    ADD   SP,0x2             (0130)     add     SP, 2                   ; Set up local vars
035D: 10       PUSH  X                  (0131)     push    X                       ; Save config table address on stack
035E: 08       PUSH  A                  (0132)     push    A
035F: 4F       MOV   X,SP               (0133)     mov     X, SP
0360: 56 FC 00 MOV   [X-4],0x0          (0134)     mov     [X-4], 0                ; Set default Destination to Bank 0
0363: D0 04    JNC   0x0368             (0135)     jnc     .BankSelectSaved        ; Carry says Bank 0 is OK
0365: 56 FC 01 MOV   [X-4],0x1          (0136)     mov     [X-4], 1                ; No Carry: default to Bank 1
                                        (0137) .BankSelectSaved:
0368: 18       POP   A                  (0138)     pop     A
0369: 20       POP   X                  (0139)     pop     X
                                        (0140) 
                                        (0141) LoadConfigLp:
036A: 70 EF    AND   F,0xEF             (0142)     M8C_SetBank0                    ; Switch to bank 0
036C: 62 E3 00 MOV   REG[0xE3],0x0      (0143)     M8C_ClearWDT                    ; Clear the watchdog for long inits
036F: 10       PUSH  X                  (0144)     push    X                       ; Preserve the config table address
0370: 08       PUSH  A                  (0145)     push    A
0371: 28       ROMX                     (0146)     romx                            ; Load register address from table
0372: 39 FF    CMP   A,0xFF             (0147)     cmp     A, END_CONFIG_TABLE     ; End of table?
0374: A0 1F    JZ    0x0394             (0148)     jz      EndLoadConfig           ;   Yes, go wrap it up
0376: 4F       MOV   X,SP               (0149)     mov     X, SP                   ;
0377: 48 FC 01 TST   [X-4],0x1          (0150)     tst     [X-4], 1                ; Loading IO Bank 1?
037A: A0 03    JZ    0x037E             (0151)     jz      .IOBankNowSet           ;    No, Bank 0 is fine
037C: 71 10    OR    F,0x10             (0152)     M8C_SetBank1                    ;   Yes, switch to Bank 1
                                        (0153) .IOBankNowSet:
037E: 54 FD    MOV   [X-3],A            (0154)     mov     [X-3], A                ; Stash the register address
0380: 18       POP   A                  (0155)     pop     A                       ; Retrieve the table address
0381: 20       POP   X                  (0156)     pop     X
0382: 75       INC   X                  (0157)     inc     X                       ; Advance to the data byte
0383: 09 00    ADC   A,0x0              (0158)     adc     A, 0
0385: 10       PUSH  X                  (0159)     push    X                       ; Save the config table address again
0386: 08       PUSH  A                  (0160)     push    A
0387: 28       ROMX                     (0161)     romx                            ; load config data from the table
0388: 4F       MOV   X,SP               (0162)     mov     X, SP                   ; retrieve the register address
0389: 59 FD    MOV   X,[X-3]            (0163)     mov     X, [X-3]
038B: 61 00    MOV   REG[X+0x0],A       (0164)     mov     reg[X], A               ; Configure the register
038D: 18       POP   A                  (0165)     pop     A                       ; retrieve the table address
038E: 20       POP   X                  (0166)     pop     X
038F: 75       INC   X                  (0167)     inc     X                       ; advance to next table entry
0390: 09 00    ADC   A,0x0              (0168)     adc     A, 0
0392: 8F D7    JMP   0x036A             (0169)     jmp     LoadConfigLp            ; loop to configure another register
                                        (0170) EndLoadConfig:
0394: 38 FC    ADD   SP,0xFC            (0171)     add     SP, -4
0396: 70 3F    AND   F,0x3F             
0398: 71 C0    OR    F,0xC0             (0172)     RAM_EPILOGUE RAM_USE_CLASS_2
039A: 7F       RET                      (0173)     ret
(0174) 
(0175) AREA InterruptRAM(ram, rel)
(0176) 
(0177) NO_SHADOW:
(0178) _NO_SHADOW:
FILE: lib\uart_1int.asm
                                        (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   UART_1INT.asm
                                        (0004) ;;  Version: 5.2, Updated on 2009/10/23 at 10:13:12
                                        (0005) ;;  Generated by PSoC Designer 5.0.1127.0
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION:  UART Interrupt Service Routine.
                                        (0008) ;;-----------------------------------------------------------------------------
                                        (0009) ;;  Copyright (c) Cypress Semiconductor 2009. All Rights Reserved.
                                        (0010) ;;*****************************************************************************
                                        (0011) ;;*****************************************************************************
                                        (0012) 
                                        (0013) 
                                        (0014) include "UART_1.inc"
                                        (0015) include "memory.inc"
                                        (0016) include "m8c.inc"
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export  _UART_1_TX_ISR
                                        (0022) export  _UART_1_RX_ISR
                                        (0023) 
                                        (0024) IF (UART_1_RXBUF_ENABLE)
                                        (0025) export  UART_1_aRxBuffer
                                        (0026) export _UART_1_aRxBuffer
                                        (0027) export  UART_1_bRxCnt
                                        (0028) export _UART_1_bRxCnt
                                        (0029) export  UART_1_fStatus
                                        (0030) export _UART_1_fStatus
                                        (0031) ENDIF
                                        (0032) 
                                        (0033) 
                                        (0034) ;-----------------------------------------------
                                        (0035) ; Variable Allocation
                                        (0036) ;-----------------------------------------------
                                        (0037) AREA InterruptRAM (RAM, REL, CON)
                                        (0038) 
                                        (0039) IF (UART_1_RXBUF_ENABLE)
                                        (0040)  UART_1_fStatus:
                                        (0041) _UART_1_fStatus:      BLK  1
                                        (0042)  UART_1_bRxCnt:
                                        (0043) _UART_1_bRxCnt:       BLK  1
                                        (0044) AREA UART_1_RAM (RAM, REL, CON)
                                        (0045)  UART_1_aRxBuffer:
                                        (0046) _UART_1_aRxBuffer:    BLK UART_1_RX_BUFFER_SIZE
                                        (0047) ENDIF
                                        (0048) 
                                        (0049) AREA InterruptRAM (RAM, REL, CON)
                                        (0050) 
                                        (0051) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0052) ;---------------------------------------------------
                                        (0053) ; Insert your custom declarations below this banner
                                        (0054) ;---------------------------------------------------
                                        (0055) 
                                        (0056) ;------------------------
                                        (0057) ;  Includes
                                        (0058) ;------------------------
                                        (0059) 
                                        (0060) 
                                        (0061) ;------------------------
                                        (0062) ;  Constant Definitions
                                        (0063) ;------------------------
                                        (0064) 
                                        (0065) 
                                        (0066) ;------------------------
                                        (0067) ; Variable Allocation
                                        (0068) ;------------------------
                                        (0069) 
                                        (0070) 
                                        (0071) ;---------------------------------------------------
                                        (0072) ; Insert your custom declarations above this banner
                                        (0073) ;---------------------------------------------------
                                        (0074) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0075) 
                                        (0076) 
                                        (0077) AREA UserModules (ROM, REL, CON)
                                        (0078) 
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;  FUNCTION NAME: _UART_1_TX_ISR
                                        (0081) ;
                                        (0082) ;  DESCRIPTION:
                                        (0083) ;     UART TX interrupt handler for instance UART_1.
                                        (0084) ;
                                        (0085) ;     This is a place holder function.  If the user requires use of an interrupt
                                        (0086) ;     handler for this function, then place code where specified.
                                        (0087) ;-----------------------------------------------------------------------------
                                        (0088) 
                                        (0089) _UART_1_TX_ISR:
                                        (0090)    ;@PSoC_UserCode_BODY_1@ (Do not change this line.)
                                        (0091)    ;---------------------------------------------------
                                        (0092)    ; Insert your custom code below this banner
                                        (0093)    ;---------------------------------------------------
                                        (0094)    ;   NOTE: interrupt service routines must preserve
                                        (0095)    ;   the values of the A and X CPU registers.
                                        (0096) 	
                                        (0097)    ;---------------------------------------------------
                                        (0098)    ; Insert your custom code above this banner
                                        (0099)    ;---------------------------------------------------
                                        (0100)    ;@PSoC_UserCode_END@ (Do not change this line.)
039B: 7E       RETI                     (0101)    reti
                                        (0102) 
                                        (0103) 
                                        (0104) ;-----------------------------------------------------------------------------
                                        (0105) ;  FUNCTION NAME: _UART_1_RX_ISR
                                        (0106) ;
                                        (0107) ;  DESCRIPTION:
                                        (0108) ;     UART RX interrupt handler for instance UART_1.
                                        (0109) ;     This ISR handles the background processing of received characters if
                                        (0110) ;     the buffer is enabled.
                                        (0111) ;
                                        (0112) ;
                                        (0113) ;  The following assumes that the RX buffer feature has been enabled.
                                        (0114) ;
                                        (0115) ;  SIDE EFFECTS:
                                        (0116) ;     There are 3 posible errors that may occur with the serial port.
                                        (0117) ;      1) Parity Error
                                        (0118) ;      2) Framing Error
                                        (0119) ;      3) OverRun Error
                                        (0120) ;
                                        (0121) ;  This user module check for parity and framing error.  If either of these
                                        (0122) ;  two errors are detected, the data is read and ignored.  When an overRun
                                        (0123) ;  error occurs, the last byte was lost, but the current byte is valid.  For
                                        (0124) ;  this reason this error is ignored at this time.  Code could be added to
                                        (0125) ;  this ISR to set a flag if an error condition occurs.
                                        (0126) ;
                                        (0127) ;  THEORY of OPERATION:
                                        (0128) ;     When using the RX buffer feature, the ISR collects received characters
                                        (0129) ;     in a buffer until the user defined command terminator is detected.  After
                                        (0130) ;     the command terminator is detected, the command bit is set and all other
                                        (0131) ;     characters will be ignored until the command bit is reset.  Up to
                                        (0132) ;     buffer_size - 1 characters will be collected waiting for a command
                                        (0133) ;     terminator.  After that, the characters will be discarded, although
                                        (0134) ;     a command determinator will still cause the command bit to be set.
                                        (0135) ;
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) _UART_1_RX_ISR:
                                        (0138) 
                                        (0139)    ;@PSoC_UserCode_BODY_2@ (Do not change this line.)
                                        (0140)    ;---------------------------------------------------
                                        (0141)    ; Insert your custom code below this banner
                                        (0142)    ;---------------------------------------------------
                                        (0143)    ;   NOTE: interrupt service routines must preserve
                                        (0144)    ;   the values of the A and X CPU registers.
                                        (0145)    
039C: 7D 0B 2F LJMP  _INT_UART_RX       (0146)    ljmp _INT_UART_RX
                                        (0147) 
                                        (0148)    ;---------------------------------------------------
                                        (0149)    ; Insert your custom code above this banner
                                        (0150)    ;---------------------------------------------------
                                        (0151)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0152) 
                                        (0153) IF (UART_1_RXBUF_ENABLE)
039F: 08       PUSH  A                  (0154)    push A
03A0: 10       PUSH  X                  (0155)    push X
                                        (0156)    
                                        (0157)    IF SYSTEM_LARGE_MEMORY_MODEL
03A1: 5D D3    MOV   A,REG[0xD3]        
03A3: 08       PUSH  A                  (0158)       REG_PRESERVE IDX_PP
                                        (0159)    ENDIF
                                        (0160)    
03A4: 58 01    MOV   X,[0x1]            (0161)    mov  X,[UART_1_bRxCnt]                                  ; Load X with byte counter
03A6: 5D 2F    MOV   A,REG[0x2F]        (0162)    mov  A,REG[UART_1_RX_CONTROL_REG]                       ; Read the control register
03A8: 08       PUSH  A                  (0163)    push A                                                  ; Store copy for later test
                                        (0164)                                                            ; IF real RX interrupt
03A9: 21 08    AND   A,0x8              (0165)    and  A,UART_1_RX_REG_FULL                               ; Did really really get an IRQ
03AB: B0 04    JNZ   0x03B0             (0166)    jnz  .UARTRX_ReadRx                                     ; Data ready, go get it
03AD: 18       POP   A                  (0167)    pop  A                                                  ; Restore stack
03AE: 80 5E    JMP   0x040D             (0168)    jmp  .RESTORE_IDX_PP
                                        (0169) 
                                        (0170) .UARTRX_ReadRx:
03B0: 18       POP   A                  (0171)    pop  A                                                  ; Restore status flags
                                        (0172)                                                            ; IF there is no error, get data
                                        (0173)                                                            ; Check for parity or framing error
03B1: 21 E0    AND   A,0xE0             (0174)    and  A,UART_1_RX_ERROR
03B3: A0 12    JZ    0x03C6             (0175)    jz   .UARTRX_NO_ERROR                                   ; If there is not an Error go read data
                                        (0176) 
03B5: 2C 00    OR    [0x0],A            (0177)    or   [UART_1_fStatus],A                                 ; Set error flags (parity,framing,overrun) bits
03B7: 49 2E 00 TST   REG[0x2E],0x0      (0178)    tst  REG[UART_1_RX_BUFFER_REG], 0x00                    ; Read the data buffer to clear it.
03BA: 21 20    AND   A,0x20             (0179)    and  A,UART_1_RX_FRAMING_ERROR                          ; Check for framing error special case
03BC: A0 50    JZ    0x040D             (0180)    jz   .RESTORE_IDX_PP                                    ; Not framing error, all done
                                        (0181) 
                                        (0182)                                                            ; Disable and re-enable RX to reset after
                                        (0183)                                                            ; framing error.
03BE: 41 2F FE AND   REG[0x2F],0xFE     (0184)    and   REG[UART_1_RX_CONTROL_REG], ~UART_1_RX_ENABLE     ; Disable RX
03C1: 43 2F 01 OR    REG[0x2F],0x1      (0185)    or    REG[UART_1_RX_CONTROL_REG],  UART_1_RX_ENABLE     ; Enable RX
03C4: 80 48    JMP   0x040D             (0186)    jmp  .RESTORE_IDX_PP                                    ; Done with framing error, leave.
                                        (0187) 
                                        (0188) 
                                        (0189) .UARTRX_NO_ERROR:
03C6: 5D 2E    MOV   A,REG[0x2E]        (0190)    mov  A,REG[UART_1_RX_BUFFER_REG ]                       ; Read the data buffer
                                        (0191) 
                                        (0192)                                                            ; IF buffer not full
03C8: 47 00 01 TST   [0x0],0x1          (0193)    tst  [UART_1_fStatus],UART_1_RX_BUF_CMDTERM             ; Check for buffer full
03CB: B0 41    JNZ   0x040D             (0194)    jnz  .RESTORE_IDX_PP                                    ; All done
                                        (0195) 
03CD: 39 0D    CMP   A,0xD              (0196)    cmp  A,UART_1_CMD_TERM                                  ; Check for End of command
03CF: B0 14    JNZ   0x03E4             (0197)    jnz  .UARTRX_CHK_BACKSPACE
03D1: 2E 00 01 OR    [0x0],0x1          (0198)    or   [UART_1_fStatus],UART_1_RX_BUF_CMDTERM             ; Set command ready bit
                                        (0199) 
                                        (0200) 
                                        (0201) 
03D4: 62 D3 00 MOV   REG[0xD3],0x0      (0202)    RAM_SETPAGE_IDX >UART_1_aRxBuffer
03D7: 70 3F    AND   F,0x3F             
03D9: 71 80    OR    F,0x80             (0203)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
03DB: 56 0B 00 MOV   [X+11],0x0         (0204)    mov  [X + UART_1_aRxBuffer],00h                         ; Zero out last data
03DE: 70 3F    AND   F,0x3F             
03E0: 71 00    OR    F,0x0              (0205)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
03E2: 80 2A    JMP   0x040D             (0206)    jmp  .RESTORE_IDX_PP
                                        (0207) 
                                        (0208) .UARTRX_CHK_BACKSPACE:                                     ; 
                                        (0209) IF(UART_1_BACKSPACE_ENABLE)                                ; Enable if backspace/delete mode
                                        (0210)    cmp  A,UART_1_BACKSPACE_ENABLE                          ; Check for backspace character
                                        (0211)    jnz  .UARTRX_IGNORE                                     ; If not, skip the backspace stuff
                                        (0212)    cmp  [UART_1_bRxCnt],00h                                ; Check if buffer empty
                                        (0213)    jz   .RESTORE_IDX_PP                                    ; 
                                        (0214)    dec  [UART_1_bRxCnt]                                    ; Decrement buffer count by one.
                                        (0215)    jmp  .RESTORE_IDX_PP
                                        (0216) ENDIF                                                      ; 
                                        (0217) 
                                        (0218) .UARTRX_IGNORE:
                                        (0219) IF(UART_1_RX_IGNORE_BELOW)                                 ; Ignore charaters below this value
03E4: 39 20    CMP   A,0x20             (0220)    cmp  A,UART_1_RX_IGNORE_BELOW                           ; If ignore char is set to 0x00, do not
03E6: C0 26    JC    0x040D             (0221)    jc   .RESTORE_IDX_PP                                    ; ignore any characters.
                                        (0222) ENDIF
                                        (0223) 
                                        (0224) .UARTRX_CHK_OVFL:                                          ; Check for MAX String here
                                        (0225) 	
03E8: 62 D3 00 MOV   REG[0xD3],0x0      (0226)    RAM_SETPAGE_IDX >UART_1_aRxBuffer                       ;   using idexed address mode
03EB: 3C 01 0F CMP   [0x1],0xF          (0227)    cmp  [UART_1_bRxCnt],(UART_1_RX_BUFFER_SIZE - 1)
03EE: C0 11    JC    0x0400             (0228)    jc   .UARTRX_ISR_GETDATA
03F0: 70 3F    AND   F,0x3F             
03F2: 71 80    OR    F,0x80             (0229)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
03F4: 56 0B 00 MOV   [X+11],0x0         (0230)    mov  [X + UART_1_aRxBuffer],00h                         ; Zero out last data in the buffer
03F7: 70 3F    AND   F,0x3F             
03F9: 71 00    OR    F,0x0              (0231)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
03FB: 2E 00 10 OR    [0x0],0x10         (0232)    or   [UART_1_fStatus],UART_1_RX_BUF_OVERRUN             ; Set error flags (parity,framing,overrun) bits
03FE: 80 0E    JMP   0x040D             (0233)    jmp  .RESTORE_IDX_PP
                                        (0234) 
                                        (0235) .UARTRX_ISR_GETDATA:                                       ; IF input data == "CR", then end of command
                                        (0236)                                                            ; X is already loaded with pointer
0400: 70 3F    AND   F,0x3F             
0402: 71 80    OR    F,0x80             (0237)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
0404: 54 0B    MOV   [X+11],A           (0238)    mov  [X+UART_1_aRxBuffer],A                             ; store data in array
0406: 70 3F    AND   F,0x3F             
0408: 71 00    OR    F,0x0              (0239)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
040A: 75       INC   X                  (0240)    inc  X                                                  ; Inc the pointer
040B: 5A 01    MOV   [0x1],X            (0241)    mov  [UART_1_bRxCnt],X                                  ; Restore the pointer
                                        (0242)                                                            ; ENDIF max string size
                                        (0243) .RESTORE_IDX_PP:
                                        (0244)    IF SYSTEM_LARGE_MEMORY_MODEL
040D: 18       POP   A                  
040E: 60 D3    MOV   REG[0xD3],A        (0245)       REG_RESTORE IDX_PP
                                        (0246)    ENDIF
                                        (0247) 
                                        (0248) .END_UARTRX_ISR:
0410: 20       POP   X                  (0249)    pop  X
0411: 18       POP   A                  (0250)    pop  A
                                        (0251) 
                                        (0252) ENDIF
                                        (0253) 
                                        (0254) UART_1_RX_ISR_END:
0412: 7E       RETI                     (0255)    reti
(0256) 
(0257) ; end of file UART_1INT.asm
(0258) 
FILE: lib\uart_1.asm
                                        (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  Filename:   UART_1.asm
                                        (0004) ;;  Version: 5.2, Updated on 2009/10/23 at 10:13:12
                                        (0005) ;;  Generated by PSoC Designer 5.0.1127.0
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION:  UART User Module software implementation file for the
                                        (0008) ;;                22/24/25/26/27xxx families.
                                        (0009) ;;
                                        (0010) ;;
                                        (0011) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0012) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0013) ;;        This means it is the caller's responsibility to preserve any values
                                        (0014) ;;        in the X and A registers that are still needed after the API functions
                                        (0015) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0016) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0017) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0018) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0019) ;;-----------------------------------------------------------------------------
                                        (0020) ;;  Copyright (c) Cypress Semiconductor 2009. All Rights Reserved.
                                        (0021) ;;*****************************************************************************
                                        (0022) ;;*****************************************************************************
                                        (0023) 
                                        (0024) 
                                        (0025) include "m8c.inc"
                                        (0026) include "memory.inc"
                                        (0027) include "UART_1.inc"
                                        (0028) 
                                        (0029) ;-----------------------------------------------
                                        (0030) ;  Global Symbols
                                        (0031) ;-----------------------------------------------
                                        (0032) ;-------------------------------------------------------------------
                                        (0033) ;  Declare the functions global for both assembler and C compiler.
                                        (0034) ;
                                        (0035) ;  Note that there are two names for each API. First name is
                                        (0036) ;  assembler reference. Name with underscore is name refence for
                                        (0037) ;  C compiler.  Calling function in C source code does not require
                                        (0038) ;  the underscore.
                                        (0039) ;-------------------------------------------------------------------
                                        (0040) export  UART_1_SetTxIntMode
                                        (0041) export _UART_1_SetTxIntMode
                                        (0042) export  UART_1_EnableInt
                                        (0043) export _UART_1_EnableInt
                                        (0044) export  UART_1_DisableInt
                                        (0045) export _UART_1_DisableInt
                                        (0046) 
                                        (0047) export  UART_1_Start
                                        (0048) export _UART_1_Start
                                        (0049) export  UART_1_Stop
                                        (0050) export _UART_1_Stop
                                        (0051) export  UART_1_SendData
                                        (0052) export _UART_1_SendData
                                        (0053) export  UART_1_bReadTxStatus
                                        (0054) export _UART_1_bReadTxStatus
                                        (0055) export  UART_1_bReadRxData
                                        (0056) export _UART_1_bReadRxData
                                        (0057) export  UART_1_bReadRxStatus
                                        (0058) export _UART_1_bReadRxStatus
                                        (0059) 
                                        (0060) export  UART_1_IntCntl
                                        (0061) export _UART_1_IntCntl
                                        (0062) 
                                        (0063) export  UART_1_TxIntMode
                                        (0064) export _UART_1_TxIntMode
                                        (0065) 
                                        (0066) export  UART_1_PutSHexByte
                                        (0067) export _UART_1_PutSHexByte
                                        (0068) export  UART_1_PutSHexInt
                                        (0069) export _UART_1_PutSHexInt
                                        (0070) 
                                        (0071) export  UART_1_CPutString
                                        (0072) export _UART_1_CPutString
                                        (0073) export  UART_1_PutString
                                        (0074) export _UART_1_PutString
                                        (0075) export  UART_1_PutChar
                                        (0076) export _UART_1_PutChar
                                        (0077) export  UART_1_Write
                                        (0078) export _UART_1_Write
                                        (0079) export  UART_1_CWrite
                                        (0080) export _UART_1_CWrite
                                        (0081) 
                                        (0082) export  UART_1_cGetChar
                                        (0083) export _UART_1_cGetChar
                                        (0084) export  UART_1_cReadChar
                                        (0085) export _UART_1_cReadChar
                                        (0086) export  UART_1_iReadChar
                                        (0087) export _UART_1_iReadChar
                                        (0088) export  UART_1_PutCRLF
                                        (0089) export _UART_1_PutCRLF
                                        (0090) 
                                        (0091) IF (UART_1_RXBUF_ENABLE)
                                        (0092) export  UART_1_CmdReset
                                        (0093) export _UART_1_CmdReset
                                        (0094) export  UART_1_bCmdCheck
                                        (0095) export _UART_1_bCmdCheck
                                        (0096) export  UART_1_bCmdLength
                                        (0097) export _UART_1_bCmdLength
                                        (0098) export  UART_1_bErrCheck
                                        (0099) export _UART_1_bErrCheck
                                        (0100) 
                                        (0101) export  UART_1_szGetParam
                                        (0102) export _UART_1_szGetParam
                                        (0103) export  UART_1_szGetRestOfParams
                                        (0104) export _UART_1_szGetRestOfParams
                                        (0105) ENDIF
                                        (0106) 
                                        (0107) ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                        (0108) ; WARNING WARNING WARNING
                                        (0109) ; The following exports are for backwards compatibility only and should
                                        (0110) ; not be used for new designs. They may be eliminated in a future release.
                                        (0111) ; Their status is "NO FURTHER MAINTENANCE". 
                                        (0112) ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                        (0113) export  bUART_1_ReadTxStatus
                                        (0114) export _bUART_1_ReadTxStatus
                                        (0115) export  bUART_1_ReadRxData
                                        (0116) export _bUART_1_ReadRxData
                                        (0117) export  bUART_1_ReadRxStatus
                                        (0118) export _bUART_1_ReadRxStatus
                                        (0119) 	
                                        (0120) ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                        (0121) ;             END WARNING
                                        (0122) ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                        (0123) 
                                        (0124) ;-----------------------------------------------
                                        (0125) ; Variable Allocation
                                        (0126) ;-----------------------------------------------
                                        (0127) IF (UART_1_RXBUF_ENABLE)
                                        (0128)     
                                        (0129) area UART_1_RAM (RAM, REL, CON)
                                        (0130)     
                                        (0131)  ptrParam:   BLK  1
                                        (0132) 
                                        (0133) ENDIF
                                        (0134) 
                                        (0135) area text (ROM,REL)
                                        (0136) 
                                        (0137) ;-----------------------------------------------
                                        (0138) ;  EQUATES
                                        (0139) ;-----------------------------------------------
                                        (0140) bfCONTROL_REG_START_BIT:        equ    1    ; Control register start bit
                                        (0141) bfFUNCTION_REG_TX_INT_MODE_BIT: equ 0x10    ; the TX Int Mode bit
                                        (0142) 
                                        (0143) area UserModules (ROM, REL, CON)
                                        (0144) 
                                        (0145) ;=============================================================================
                                        (0146) ;=============================================================================
                                        (0147) ;
                                        (0148) ;     Low-Level Commands
                                        (0149) ;
                                        (0150) ;=============================================================================
                                        (0151) ;=============================================================================
                                        (0152) 
                                        (0153) .SECTION
                                        (0154) ;-----------------------------------------------------------------------------
                                        (0155) ;  FUNCTION NAME: UART_1_EnableInt
                                        (0156) ;
                                        (0157) ;  DESCRIPTION:
                                        (0158) ;     Enables this UART's interrupt by setting the interrupt enable mask
                                        (0159) ;     bit associated with this User Module. Remember to call the global
                                        (0160) ;     interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0161) ;-----------------------------------------------------------------------------
                                        (0162) ;
                                        (0163) ;  ARGUMENTS:
                                        (0164) ;     none.
                                        (0165) ;
                                        (0166) ;  RETURNS:
                                        (0167) ;     none.
                                        (0168) ;
                                        (0169) ;  SIDE EFFECTS:
                                        (0170) ;    The A and X registers may be modified by this or future implementations
                                        (0171) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0172) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0173) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0174) ;    functions.
                                        (0175) ;
                                        (0176)  UART_1_EnableInt:
                                        (0177) _UART_1_EnableInt:
                                        (0178)    RAM_PROLOGUE RAM_USE_CLASS_1
0413: 43 E1 04 OR    REG[0xE1],0x4      (0179)    M8C_EnableIntMask UART_1_TX_INT_REG, UART_1_TX_INT_MASK
0416: 43 E1 08 OR    REG[0xE1],0x8      (0180)    M8C_EnableIntMask UART_1_RX_INT_REG, UART_1_RX_INT_MASK
                                        (0181)    RAM_EPILOGUE RAM_USE_CLASS_1
0419: 7F       RET                      (0182)    ret
                                        (0183) .ENDSECTION
                                        (0184) 
                                        (0185)     
                                        (0186) .SECTION
                                        (0187) ;-----------------------------------------------------------------------------
                                        (0188) ;  FUNCTION NAME: UART_1_DisableInt
                                        (0189) ;
                                        (0190) ;  DESCRIPTION:
                                        (0191) ;     Disables this UART's interrupt by clearing the interrupt enable mask bit
                                        (0192) ;     associated with this User Module.
                                        (0193) ;-----------------------------------------------------------------------------
                                        (0194) ;
                                        (0195) ;  ARGUMENTS:
                                        (0196) ;     none.
                                        (0197) ;
                                        (0198) ;  RETURNS:
                                        (0199) ;     none.
                                        (0200) ;
                                        (0201) ;  SIDE EFFECTS:
                                        (0202) ;    The A and X registers may be modified by this or future implementations
                                        (0203) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0204) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0205) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0206) ;    functions.
                                        (0207) ;
                                        (0208)  UART_1_DisableInt:
                                        (0209) _UART_1_DisableInt:
                                        (0210)    RAM_PROLOGUE RAM_USE_CLASS_1
041A: 41 E1 FB AND   REG[0xE1],0xFB     (0211)    M8C_DisableIntMask UART_1_TX_INT_REG, UART_1_TX_INT_MASK
041D: 41 E1 F7 AND   REG[0xE1],0xF7     (0212)    M8C_DisableIntMask UART_1_RX_INT_REG, UART_1_RX_INT_MASK
                                        (0213)    RAM_EPILOGUE RAM_USE_CLASS_1
0420: 7F       RET                      (0214)    ret
                                        (0215) .ENDSECTION
                                        (0216) 
                                        (0217) 
                                        (0218) .SECTION
                                        (0219) ;-----------------------------------------------------------------------------
                                        (0220) ;  FUNCTION NAME: UART_1_SetTxIntMode(BYTE bTxIntMode)
                                        (0221) ;
                                        (0222) ;  DESCRIPTION:
                                        (0223) ;     Sets the Tx Interrupt Mode bit in the Function Register.
                                        (0224) ;-----------------------------------------------------------------------------
                                        (0225) ;
                                        (0226) ;  ARGUMENTS:
                                        (0227) ;     BYTE bTxIntMode - The TX Interrupt mode setting. Use defined masks.
                                        (0228) ;        Passed in the A register
                                        (0229) ;
                                        (0230) ;  RETURNS:
                                        (0231) ;     none.
                                        (0232) ;
                                        (0233) ;  SIDE EFFECTS:
                                        (0234) ;    The A and X registers may be modified by this or future implementations
                                        (0235) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0236) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0237) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0238) ;    functions.
                                        (0239) ;
                                        (0240) ;  THEORY of OPERATION OR PROCEDURE:
                                        (0241) ;     Sets the TX interrupt mode bit to define whether the interrupt occurs
                                        (0242) ;     on TX register empty or TX transmit complete
                                        (0243) ;
                                        (0244)  UART_1_SetTxIntMode:
                                        (0245) _UART_1_SetTxIntMode:
                                        (0246)    RAM_PROLOGUE RAM_USE_CLASS_1
0421: 71 10    OR    F,0x10             (0247)    M8C_SetBank1
0423: 21 01    AND   A,0x1              (0248)    and   A, UART_1_INT_MODE_TX_COMPLETE
0425: A0 07    JZ    0x042D             (0249)    jz    .SetModeRegEmpty
0427: 43 28 10 OR    REG[0x28],0x10     (0250)    or    REG[UART_1_TX_FUNC_REG], bfFUNCTION_REG_TX_INT_MODE_BIT
042A: 70 EF    AND   F,0xEF             (0251)    M8C_SetBank0
                                        (0252)    RAM_EPILOGUE RAM_USE_CLASS_1
042C: 7F       RET                      (0253)    ret
                                        (0254) 
                                        (0255) .SetModeRegEmpty:
042D: 41 28 EF AND   REG[0x28],0xEF     (0256)    and   REG[UART_1_TX_FUNC_REG], ~bfFUNCTION_REG_TX_INT_MODE_BIT
0430: 70 EF    AND   F,0xEF             (0257)    M8C_SetBank0
                                        (0258)    RAM_EPILOGUE RAM_USE_CLASS_1
0432: 7F       RET                      (0259)    ret
                                        (0260) .ENDSECTION
                                        (0261) 
                                        (0262) 
                                        (0263) .SECTION
                                        (0264) ;-----------------------------------------------------------------------------
                                        (0265) ;  FUNCTION NAME: UART_1_Start(BYTE bParity)
                                        (0266) ;
                                        (0267) ;  DESCRIPTION:
                                        (0268) ;     Sets the start bit and parity in the Control register of this user module.
                                        (0269) ;-----------------------------------------------------------------------------
                                        (0270) ;
                                        (0271) ;  ARGUMENTS:
                                        (0272) ;     BYTE bParity - parity setting for the Transmitter and receiver. Use defined masks.
                                        (0273) ;        Passed in the A register.
                                        (0274) ;
                                        (0275) ;  RETURNS:
                                        (0276) ;     none.
                                        (0277) ;
                                        (0278) ;  SIDE EFFECTS:
                                        (0279) ;    The A and X registers may be modified by this or future implementations
                                        (0280) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0281) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0282) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0283) ;    functions.
                                        (0284) ;
                                        (0285)  UART_1_Start:
                                        (0286) _UART_1_Start:
                                        (0287)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0288)    ; Note, Proxy Class 4 only if receive buffer used; otherwise Proxy Class 1.
                                        (0289) 
0433: 29 01    OR    A,0x1              (0290)    or    A, bfCONTROL_REG_START_BIT
0435: 60 2B    MOV   REG[0x2B],A        (0291)    mov   REG[UART_1_TX_CONTROL_REG], A
0437: 60 2F    MOV   REG[0x2F],A        (0292)    mov   REG[UART_1_RX_CONTROL_REG], A
                                        (0293) IF ( UART_1_RXBUF_ENABLE )
0439: 91 2A    CALL  0x0565             (0294)    call  _UART_1_CmdReset
                                        (0295) ENDIF
                                        (0296)    RAM_EPILOGUE RAM_USE_CLASS_1
043B: 7F       RET                      (0297)    ret
                                        (0298) .ENDSECTION
                                        (0299) 
                                        (0300) 
                                        (0301) .SECTION
                                        (0302) ;-----------------------------------------------------------------------------
                                        (0303) ;  FUNCTION NAME: UART_1_Stop
                                        (0304) ;
                                        (0305) ;  DESCRIPTION:
                                        (0306) ;     Disables UART operation.
                                        (0307) ;-----------------------------------------------------------------------------
                                        (0308) ;
                                        (0309) ;  ARGUMENTS:
                                        (0310) ;     none.
                                        (0311) ;
                                        (0312) ;  RETURNS:
                                        (0313) ;     none.
                                        (0314) ;
                                        (0315) ;  SIDE EFFECTS:
                                        (0316) ;    The A and X registers may be modified by this or future implementations
                                        (0317) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0318) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0319) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0320) ;    functions.
                                        (0321) ;
                                        (0322)  UART_1_Stop:
                                        (0323) _UART_1_Stop:
                                        (0324)    RAM_PROLOGUE RAM_USE_CLASS_1
043C: 41 2B FE AND   REG[0x2B],0xFE     (0325)    and   REG[UART_1_TX_CONTROL_REG], ~bfCONTROL_REG_START_BIT
043F: 41 2F FE AND   REG[0x2F],0xFE     (0326)    and   REG[UART_1_RX_CONTROL_REG], ~bfCONTROL_REG_START_BIT
                                        (0327)    RAM_EPILOGUE RAM_USE_CLASS_1
0442: 7F       RET                      (0328)    ret
                                        (0329) .ENDSECTION
                                        (0330) 
                                        (0331) 
                                        (0332) .SECTION
                                        (0333) ;-----------------------------------------------------------------------------
                                        (0334) ;  FUNCTION NAME: UART_1_SendData
                                        (0335) ;
                                        (0336) ;  DESCRIPTION:
                                        (0337) ;     Initiates a transmission of data.
                                        (0338) ;-----------------------------------------------------------------------------
                                        (0339) ;
                                        (0340) ;  ARGUMENTS:
                                        (0341) ;     BYTE  TxData - data to transmit. PASSED in A register.
                                        (0342) ;
                                        (0343) ;  RETURNS:
                                        (0344) ;     none.
                                        (0345) ;
                                        (0346) ;  SIDE EFFECTS:
                                        (0347) ;    The A and X registers may be modified by this or future implementations
                                        (0348) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0349) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0350) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0351) ;    functions.
                                        (0352) ;
                                        (0353)  UART_1_SendData:
                                        (0354) _UART_1_SendData:
                                        (0355)    RAM_PROLOGUE RAM_USE_CLASS_1
0443: 60 29    MOV   REG[0x29],A        (0356)    mov REG[UART_1_TX_BUFFER_REG], A
                                        (0357)    RAM_EPILOGUE RAM_USE_CLASS_1
0445: 7F       RET                      (0358)    ret
                                        (0359) .ENDSECTION
                                        (0360) 
                                        (0361) 
                                        (0362) .SECTION
                                        (0363) ;-----------------------------------------------------------------------------
                                        (0364) ;  FUNCTION NAME: UART_1_bReadTxStatus
                                        (0365) ;
                                        (0366) ;  DESCRIPTION:
                                        (0367) ;     Reads the Tx Status bits in the Control/Status register.
                                        (0368) ;-----------------------------------------------------------------------------
                                        (0369) ;
                                        (0370) ;  ARGUMENTS:
                                        (0371) ;     none.
                                        (0372) ;
                                        (0373) ;  RETURNS:
                                        (0374) ;     BYTE  bTxStatus - transmit status data.  Use defined masks for detecting
                                        (0375) ;           status bits (returned in A)
                                        (0376) ;
                                        (0377) ;  SIDE EFFECTS:
                                        (0378) ;    The A and X registers may be modified by this or future implementations
                                        (0379) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0380) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0381) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0382) ;    functions.
                                        (0383) ;
                                        (0384)  UART_1_bReadTxStatus:
                                        (0385) _UART_1_bReadTxStatus:
                                        (0386)  bUART_1_ReadTxStatus:                           ; For backwards compatibility only
                                        (0387) _bUART_1_ReadTxStatus:                           ; For backwards compatibility only
                                        (0388)    RAM_PROLOGUE RAM_USE_CLASS_1
0446: 5D 2B    MOV   A,REG[0x2B]        (0389)    mov A,  REG[UART_1_TX_CONTROL_REG]
                                        (0390)    RAM_EPILOGUE RAM_USE_CLASS_1
0448: 7F       RET                      (0391)    ret
                                        (0392) .ENDSECTION
                                        (0393) 
                                        (0394) 
                                        (0395) .SECTION
                                        (0396) ;-----------------------------------------------------------------------------
                                        (0397) ;  FUNCTION NAME: UART_1_bReadRxData
                                        (0398) ;
                                        (0399) ;  DESCRIPTION:
                                        (0400) ;     Reads the RX buffer register.  Should check the status regiser to make
                                        (0401) ;     sure data is valid.
                                        (0402) ;-----------------------------------------------------------------------------
                                        (0403) ;
                                        (0404) ;  ARGUMENTS:
                                        (0405) ;     none.
                                        (0406) ;
                                        (0407) ;  RETURNS:
                                        (0408) ;     bRxData - returned in A.
                                        (0409) ;
                                        (0410) ;  SIDE EFFECTS:
                                        (0411) ;    The A and X registers may be modified by this or future implementations
                                        (0412) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0413) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0414) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0415) ;    functions.
                                        (0416) ;
                                        (0417)  UART_1_bReadRxData:
                                        (0418) _UART_1_bReadRxData:
                                        (0419)  bUART_1_ReadRxData:                             ; For backwards compatibility only
                                        (0420) _bUART_1_ReadRxData:                             ; For backwards compatibility only
                                        (0421)    RAM_PROLOGUE RAM_USE_CLASS_1
0449: 5D 2E    MOV   A,REG[0x2E]        (0422)    mov A, REG[UART_1_RX_BUFFER_REG]
                                        (0423)    RAM_EPILOGUE RAM_USE_CLASS_1
044B: 7F       RET                      (0424)    ret
                                        (0425) .ENDSECTION
                                        (0426) 
                                        (0427) 
                                        (0428) .SECTION
                                        (0429) ;-----------------------------------------------------------------------------
                                        (0430) ;  FUNCTION NAME: UART_1_bReadRxStatus
                                        (0431) ;
                                        (0432) ;  DESCRIPTION:
                                        (0433) ;     Reads the RX Status bits in the Control/Status register.
                                        (0434) ;-----------------------------------------------------------------------------
                                        (0435) ;
                                        (0436) ;  ARGUMENTS:
                                        (0437) ;     none.
                                        (0438) ;
                                        (0439) ;  RETURNS:
                                        (0440) ;     BYTE  bRXStatus - receive status data.  Use the following defined bits
                                        (0441) ;                       masks: RX_COMPLETE and RX_BUFFER_EMPTY
                                        (0442) ;           returned in A.
                                        (0443) ;
                                        (0444) ;  SIDE EFFECTS:
                                        (0445) ;    The A and X registers may be modified by this or future implementations
                                        (0446) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0447) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0448) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0449) ;    functions.
                                        (0450) ;
                                        (0451)  UART_1_bReadRxStatus:
                                        (0452) _UART_1_bReadRxStatus:
                                        (0453)  bUART_1_ReadRxStatus:                           ; For backwards compatibility only
                                        (0454) _bUART_1_ReadRxStatus:                           ; For backwards compatibility only
                                        (0455)    RAM_PROLOGUE RAM_USE_CLASS_1
044C: 5D 2F    MOV   A,REG[0x2F]        (0456)    mov A,  REG[UART_1_RX_CONTROL_REG]
                                        (0457)    RAM_EPILOGUE RAM_USE_CLASS_1
044E: 7F       RET                      (0458)    ret
                                        (0459) .ENDSECTION
                                        (0460) 
                                        (0461) 
                                        (0462) .SECTION
                                        (0463) ;-----------------------------------------------------------------------------
                                        (0464) ;  FUNCTION NAME: UART_1_TxIntMode
                                        (0465) ;
                                        (0466) ;  DESCRIPTION:
                                        (0467) ;     This function is used to change the TX Interrupt mode.
                                        (0468) ;-----------------------------------------------------------------------------
                                        (0469) ;
                                        (0470) ;  ARGUMENTS:
                                        (0471) ;     A => Tx Interrupt mode
                                        (0472) ;             0 => Interrupt on TX_Reg_Empty  (Default)
                                        (0473) ;             1 => Interrupt on TX Complete
                                        (0474) ;
                                        (0475) ;  RETURNS:
                                        (0476) ;     none.
                                        (0477) ;
                                        (0478) ;  SIDE EFFECTS:
                                        (0479) ;    The A and X registers may be modified by this or future implementations
                                        (0480) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0481) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0482) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0483) ;    functions.
                                        (0484) ;
                                        (0485)  UART_1_TxIntMode:
                                        (0486) _UART_1_TxIntMode:
                                        (0487)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0488) 
044F: 21 01    AND   A,0x1              (0489)    and  A,UART_1_INT_MODE_TX_COMPLETE
0451: 71 10    OR    F,0x10             (0490)    M8C_SetBank1
0453: 39 01    CMP   A,0x1              (0491)    cmp  A,UART_1_INT_MODE_TX_COMPLETE
0455: A0 06    JZ    0x045C             (0492)    jz   .SetTxCmpMode
                                        (0493) 
0457: 41 28 EF AND   REG[0x28],0xEF     (0494)    and  reg[UART_1_TX_FUNC_REG],0xEF             ; Set Interrupt on Tx_Reg_Empty
045A: 80 04    JMP   0x045F             (0495)    jmp  .TxIntMode_End
                                        (0496) 
                                        (0497) .SetTxCmpMode:                                       ; Set Interrupt on TX Complete
045C: 43 28 10 OR    REG[0x28],0x10     (0498)    or   reg[UART_1_TX_FUNC_REG],0x10
                                        (0499) 
                                        (0500) .TxIntMode_End:
045F: 70 EF    AND   F,0xEF             (0501)    M8C_SetBank0
                                        (0502)    RAM_EPILOGUE RAM_USE_CLASS_1
0461: 7F       RET                      (0503)    ret
                                        (0504) .ENDSECTION
                                        (0505) 
                                        (0506)     
                                        (0507) .SECTION
                                        (0508) ;-----------------------------------------------------------------------------
                                        (0509) ;  FUNCTION NAME: UART_1_IntCntl
                                        (0510) ;
                                        (0511) ;  DESCRIPTION:
                                        (0512) ;     This function is used to enable/disable the Rx and Tx interrupt.
                                        (0513) ;-----------------------------------------------------------------------------
                                        (0514) ;
                                        (0515) ;  ARGUMENTS:
                                        (0516) ;     A => Interrupt mask
                                        (0517) ;
                                        (0518) ;  RETURNS:
                                        (0519) ;     none.
                                        (0520) ;
                                        (0521) ;  SIDE EFFECTS:
                                        (0522) ;    The A and X registers may be modified by this or future implementations
                                        (0523) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0524) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0525) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0526) ;    functions.
                                        (0527) ;
                                        (0528) ;  THEORY of OPERATION or PROCEDURE:
                                        (0529) ;     Set or Clears the Tx/Rx user module interrupt enable mask bit in the TX
                                        (0530) ;     and RX block.
                                        (0531) ;
                                        (0532)  UART_1_IntCntl:
                                        (0533) _UART_1_IntCntl:
                                        (0534)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0535) 
0462: 08       PUSH  A                  (0536)    push A
0463: 21 01    AND   A,0x1              (0537)    and  A,UART_1_ENABLE_RX_INT
0465: A0 06    JZ    0x046C             (0538)    jz   .DisRxInt
                                        (0539)      ; Enable Rx Interrupt
0467: 43 E1 08 OR    REG[0xE1],0x8      (0540)    M8C_EnableIntMask UART_1_RX_INT_REG, UART_1_RX_INT_MASK
046A: 80 04    JMP   0x046F             (0541)    jmp  .CheckTxInt
                                        (0542) .DisRxInt:
                                        (0543)      ; Disable Rx Interrupt
046C: 41 E1 F7 AND   REG[0xE1],0xF7     (0544)    M8C_DisableIntMask UART_1_RX_INT_REG, UART_1_RX_INT_MASK
                                        (0545) 
                                        (0546) .CheckTxInt:
046F: 18       POP   A                  (0547)    pop  A
0470: 21 02    AND   A,0x2              (0548)    and  A,UART_1_ENABLE_TX_INT
0472: A0 06    JZ    0x0479             (0549)    jz   .DisTxInt
                                        (0550)      ; Enable Tx Interrupt
0474: 43 E1 04 OR    REG[0xE1],0x4      (0551)    M8C_EnableIntMask UART_1_TX_INT_REG, UART_1_TX_INT_MASK
0477: 80 04    JMP   0x047C             (0552)    jmp  .End_IntCntl
                                        (0553) .DisTxInt:
                                        (0554)      ; Disable Tx Interrupt
0479: 41 E1 FB AND   REG[0xE1],0xFB     (0555)    M8C_DisableIntMask UART_1_TX_INT_REG, UART_1_TX_INT_MASK
                                        (0556) 
                                        (0557) .End_IntCntl:
                                        (0558)    RAM_EPILOGUE RAM_USE_CLASS_1
047C: 7F       RET                      (0559)    ret
                                        (0560) .ENDSECTION
                                        (0561) 
                                        (0562) 
                                        (0563) ;=============================================================================
                                        (0564) ;=============================================================================
                                        (0565) ;
                                        (0566) ;     High-Level Commands
                                        (0567) ;
                                        (0568) ;=============================================================================
                                        (0569) ;=============================================================================
                                        (0570) 
                                        (0571) 
                                        (0572) ;-----------------------------------------------------------------------------
                                        (0573) ;  FUNCTION NAME: UART_1_PutSHexByte
                                        (0574) ;
                                        (0575) ;  DESCRIPTION:
                                        (0576) ;     Print a byte in Hex (two characters) to the UART Tx
                                        (0577) ;-----------------------------------------------------------------------------
                                        (0578) ;
                                        (0579) ;  ARGUMENTS:
                                        (0580) ;     A  => (BYTE) Data/char to be printed
                                        (0581) ;
                                        (0582) ;  RETURNS:
                                        (0583) ;     none.
                                        (0584) ;
                                        (0585) ;  SIDE EFFECTS:
                                        (0586) ;    The A and X registers may be modified by this or future implementations
                                        (0587) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0588) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0589) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0590) ;    functions.
                                        (0591) ;
                                        (0592) .LITERAL
                                        (0593) UART_1_HEX_STR:
                                        (0594)      DS    "0123456789ABCDEF"
                                        (0595) .ENDLITERAL
                                        (0596) 
                                        (0597) .SECTION
                                        (0598)  UART_1_PutSHexByte:
                                        (0599) _UART_1_PutSHexByte:
                                        (0600)    RAM_PROLOGUE RAM_USE_CLASS_1
047D: 30       HALT                     
047E: 31 32    XOR   A,0x32             
0480: 33 34    XOR   A,[X+52]           
0482: 35 36    XOR   [X+54],A           
0484: 37 38 39 XOR   [X+56],0x39        
0487: 41 42 43 AND   REG[0x42],0x43     
048A: 44 45 46 OR    REG[X+0x45],0x46   
048D: 08       PUSH  A                  (0601)    push  A                             ; Save lower nibble
048E: 67       ASR   A                  (0602)    asr   A                             ; Shift high nibble to right
048F: 67       ASR   A                  (0603)    asr   A
0490: 67       ASR   A                  (0604)    asr   A
0491: 67       ASR   A                  (0605)    asr   A
0492: 21 0F    AND   A,0xF              (0606)    and   A,0Fh                         ; Mask off nibble
0494: FF E7    INDEX 0x047D             (0607)    index UART_1_HEX_STR                ; Get Hex value
0496: 90 0F    CALL  0x04A7             (0608)    call  UART_1_PutChar                ; Write data to screen
0498: 18       POP   A                  (0609)    pop   A                             ; Restore value
0499: 21 0F    AND   A,0xF              (0610)    and   A,0Fh                         ; Mask off lower nibble
049B: FF E0    INDEX 0x047D             (0611)    index UART_1_HEX_STR                ; Get Hex value
049D: 90 08    CALL  0x04A7             (0612)    call  UART_1_PutChar                ; Write data to screen
                                        (0613)    RAM_EPILOGUE RAM_USE_CLASS_1
049F: 7F       RET                      (0614)    ret
                                        (0615) .ENDSECTION
                                        (0616) 
                                        (0617) 
                                        (0618) .SECTION
                                        (0619) ;-----------------------------------------------------------------------------
                                        (0620) ;  FUNCTION NAME: UART_1_PutSHexInt
                                        (0621) ;
                                        (0622) ;  DESCRIPTION:
                                        (0623) ;     Print an Int in Hex (four characters) to UART Tx
                                        (0624) ;-----------------------------------------------------------------------------
                                        (0625) ;
                                        (0626) ;  ARGUMENTS:
                                        (0627) ;     Pointer to string
                                        (0628) ;     A  => ASB of Int
                                        (0629) ;     X  => MSB of Int
                                        (0630) ;
                                        (0631) ;  RETURNS:
                                        (0632) ;     none.
                                        (0633) ;
                                        (0634) ;  SIDE EFFECTS:
                                        (0635) ;    The A and X registers may be modified by this or future implementations
                                        (0636) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0637) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0638) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0639) ;    functions.
                                        (0640) ;
                                        (0641) 
                                        (0642)  UART_1_PutSHexInt:
                                        (0643) _UART_1_PutSHexInt:
                                        (0644)    RAM_PROLOGUE RAM_USE_CLASS_1
04A0: 4B       SWAP  A,X                (0645)    swap  A,X
04A1: 9F EA    CALL  0x048D             (0646)    call  UART_1_PutSHexByte            ; Print MSB
04A3: 5B       MOV   A,X                (0647)    mov   A,X                           ; Move LSB into position
04A4: 9F E7    CALL  0x048D             (0648)    call  UART_1_PutSHexByte            ; Print LSB
                                        (0649)    RAM_EPILOGUE RAM_USE_CLASS_1
04A6: 7F       RET                      (0650)    ret
                                        (0651) .ENDSECTION
                                        (0652) 
                                        (0653) 
                                        (0654) .SECTION
                                        (0655) ;-----------------------------------------------------------------------------
                                        (0656) ;  FUNCTION NAME: UART_1_PutChar
                                        (0657) ;
                                        (0658) ;  DESCRIPTION:
                                        (0659) ;     Send character out through UART TX port.
                                        (0660) ;-----------------------------------------------------------------------------
                                        (0661) ;
                                        (0662) ;  ARGUMENTS:
                                        (0663) ;     A has Character to send to UART Tx Port
                                        (0664) ;
                                        (0665) ;  RETURNS:
                                        (0666) ;     none
                                        (0667) ;
                                        (0668) ;  SIDE EFFECTS:
                                        (0669) ;    The A and X registers may be modified by this or future implementations
                                        (0670) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0671) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0672) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0673) ;    functions.
                                        (0674) ;
                                        (0675) 
                                        (0676)    macro InLinePutChar( Source )
                                        (0677) .BufEmptyWaitLoop:
                                        (0678)    tst REG[UART_1_TX_CONTROL_REG], UART_1_TX_BUFFER_EMPTY     ; Check Tx Status
                                        (0679)    jz  .BufEmptyWaitLoop
                                        (0680)    mov REG[UART_1_TX_BUFFER_REG], @Source        ; Write data to Tx Port
                                        (0681)    endm
                                        (0682) 
                                        (0683)  UART_1_PutChar:
                                        (0684) _UART_1_PutChar:
                                        (0685)    RAM_PROLOGUE RAM_USE_CLASS_1
04A7: 49 2B 10 TST   REG[0x2B],0x10     
04AA: AF FC    JZ    0x04A7             
04AC: 60 29    MOV   REG[0x29],A        (0686)    InLinePutChar A
                                        (0687)    RAM_EPILOGUE RAM_USE_CLASS_1
04AE: 7F       RET                      (0688)    ret
                                        (0689) .ENDSECTION
                                        (0690) 
                                        (0691) 
                                        (0692) .SECTION
                                        (0693) ;-----------------------------------------------------------------------------
                                        (0694) ;  FUNCTION NAME: UART_1_cGetChar
                                        (0695) ;
                                        (0696) ;  DESCRIPTION:
                                        (0697) ;     Read character from UART RX port.
                                        (0698) ;-----------------------------------------------------------------------------
                                        (0699) ;
                                        (0700) ;  ARGUMENTS:
                                        (0701) ;      none
                                        (0702) ;
                                        (0703) ;  RETURNS:
                                        (0704) ;     char that is returned from UART
                                        (0705) ;
                                        (0706) ;  SIDE EFFECTS:
                                        (0707) ;    The A and X registers may be modified by this or future implementations
                                        (0708) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0709) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0710) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0711) ;    functions.
                                        (0712) ;
                                        (0713) ;    Program flow will stay in this function until a character is received.
                                        (0714) ;    If the watchdog timer is used, care must be taken to make sure that
                                        (0715) ;    the delay between characters is less than the watchdog timeout.
                                        (0716) ;
                                        (0717)  UART_1_cGetChar:
                                        (0718) _UART_1_cGetChar:
                                        (0719)    RAM_PROLOGUE RAM_USE_CLASS_1
04AF: 49 2F 08 TST   REG[0x2F],0x8      (0720)    tst REG[UART_1_RX_CONTROL_REG],UART_1_RX_REG_FULL    ; Check if a character is ready
04B2: AF FC    JZ    0x04AF             (0721)    jz  UART_1_cGetChar                              ; If not loop
04B4: 5D 2E    MOV   A,REG[0x2E]        (0722)    mov A, REG[UART_1_RX_BUFFER_REG]                 ; Get character
                                        (0723)    RAM_EPILOGUE RAM_USE_CLASS_1
04B6: 7F       RET                      (0724)    ret
                                        (0725) .ENDSECTION
                                        (0726) 
                                        (0727) 
                                        (0728) .SECTION
                                        (0729) ;-----------------------------------------------------------------------------
                                        (0730) ;  FUNCTION NAME: UART_1_cReadChar
                                        (0731) ;
                                        (0732) ;  DESCRIPTION:
                                        (0733) ;     Read character from UART RX port.
                                        (0734) ;-----------------------------------------------------------------------------
                                        (0735) ;
                                        (0736) ;  ARGUMENTS:
                                        (0737) ;      none
                                        (0738) ;
                                        (0739) ;  RETURNS:
                                        (0740) ;     char that is returned from UART
                                        (0741) ;
                                        (0742) ;  SIDE EFFECTS:
                                        (0743) ;    The A and X registers may be modified by this or future implementations
                                        (0744) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0745) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0746) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0747) ;    functions.
                                        (0748) ;
                                        (0749) ;    A valid 0x00 character will be ignored, since a 0x00 return value
                                        (0750) ;    implies a valid character or an error condition occured.
                                        (0751) ;
                                        (0752)  UART_1_cReadChar:
                                        (0753) _UART_1_cReadChar:
                                        (0754)    RAM_PROLOGUE RAM_USE_CLASS_1
04B7: 5D 2F    MOV   A,REG[0x2F]        (0755)    mov  A,REG[UART_1_RX_CONTROL_REG]                       ; Get Status of RX
04B9: 08       PUSH  A                  (0756)    push A
04BA: 21 08    AND   A,0x8              (0757)    and  A,UART_1_RX_COMPLETE                               ; Check if a character is ready
04BC: B0 04    JNZ   0x04C1             (0758)    jnz  .RX_DATA_RDY                                       ; Data Ready go read it.
04BE: 18       POP   A                  (0759)    pop  A
04BF: 80 0B    JMP   0x04CB             (0760)    jmp  .RX_NO_VALID_CHAR
                                        (0761) 
                                        (0762) .RX_DATA_RDY:
04C1: 5D 2E    MOV   A,REG[0x2E]        (0763)    mov  A,REG[UART_1_RX_BUFFER_REG ]          
04C3: 4B       SWAP  A,X                (0764)    swap A,X                                                ; determine if data is valid
                                        (0765) 
04C4: 18       POP   A                  (0766)    pop  A                                                  ; Check for errors
04C5: 21 A0    AND   A,0xA0             (0767)    and  A,(UART_1_RX_PARITY_ERROR | UART_1_RX_FRAMING_ERROR)
04C7: B0 03    JNZ   0x04CB             (0768)    jnz  .RX_NO_VALID_CHAR                                  ; No character, exit
04C9: 4B       SWAP  A,X                (0769)    swap A,X                                                ; Put data in A and exit
                                        (0770)    RAM_EPILOGUE RAM_USE_CLASS_1
04CA: 7F       RET                      (0771)    ret
                                        (0772) 
                                        (0773) .RX_NO_VALID_CHAR:
04CB: 50 00    MOV   A,0x0              (0774)    mov A,0x00                                              ; Zero out character
                                        (0775) 
                                        (0776)  End_UART_1_cReadChar:
                                        (0777)    RAM_EPILOGUE RAM_USE_CLASS_1
04CD: 7F       RET                      (0778)    ret
                                        (0779) .ENDSECTION
                                        (0780) 
                                        (0781) 
                                        (0782) .SECTION
                                        (0783) ;-----------------------------------------------------------------------------
                                        (0784) ;  FUNCTION NAME: UART_1_iReadChar
                                        (0785) ;
                                        (0786) ;  WARNING WARNING WARNING  Negative return value not correct!!!!  We may want
                                        (0787) ;  to just set a value in the upper byte if error conditions exists.
                                        (0788) ;
                                        (0789) ;  DESCRIPTION:
                                        (0790) ;     Read character from UART RX port.
                                        (0791) ;-----------------------------------------------------------------------------
                                        (0792) ;
                                        (0793) ;  ARGUMENTS:
                                        (0794) ;      none
                                        (0795) ;
                                        (0796) ;  RETURNS:
                                        (0797) ;     An integer value is returned.  A negative value inplies and error
                                        (0798) ;     condition, a positive value between 0 and 255 is the return character.
                                        (0799) ;
                                        (0800) ;     Error Codes:
                                        (0801) ;        0x80CC    Parity Error
                                        (0802) ;        0x40CC    Overrun Error
                                        (0803) ;        0x20CC    Framing Error
                                        (0804) ;        0x01CC    No Data available
                                        (0805) ;
                                        (0806) ;  SIDE EFFECTS:
                                        (0807) ;    The A and X registers may be modified by this or future implementations
                                        (0808) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0809) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0810) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0811) ;    functions.
                                        (0812) ;
                                        (0813)  UART_1_iReadChar:
                                        (0814) _UART_1_iReadChar:
                                        (0815)    RAM_PROLOGUE RAM_USE_CLASS_1
04CE: 5D 2F    MOV   A,REG[0x2F]        (0816)    mov  A,REG[UART_1_RX_CONTROL_REG]                       ; Get Status of RX
                                        (0817)                                                            ; Mask only errors and data ready
04D0: 21 E8    AND   A,0xE8             (0818)    and  A,(UART_1_RX_ERROR|UART_1_RX_REG_FULL)
04D2: 08       PUSH  A                  (0819)    push A
04D3: 21 08    AND   A,0x8              (0820)    and  A,UART_1_RX_COMPLETE                               ; Check if a character is ready
04D5: B0 07    JNZ   0x04DD             (0821)    jnz  .RX_GET_DATA                                       ; Data Ready go read it.
04D7: 18       POP   A                  (0822)    pop  A
04D8: 29 01    OR    A,0x1              (0823)    or   A,UART_1_RX_NO_DATA                                ; Add no data flag
04DA: 4B       SWAP  A,X                (0824)    swap A,X
04DB: 80 07    JMP   0x04E3             (0825)    jmp  End_UART_1_iReadChar
                                        (0826) 
                                        (0827) .RX_GET_DATA:
04DD: 18       POP   A                  (0828)    pop  A
04DE: 21 E0    AND   A,0xE0             (0829)    and  A,UART_1_RX_ERROR
04E0: 4B       SWAP  A,X                (0830)    swap A,X
04E1: 5D 2E    MOV   A,REG[0x2E]        (0831)    mov  A,REG[UART_1_RX_BUFFER_REG ]                       ; Read data first, then
                                        (0832)                                                            ; determine if data is valid
                                        (0833) 
                                        (0834)  End_UART_1_iReadChar:
                                        (0835)    RAM_EPILOGUE RAM_USE_CLASS_1
04E3: 7F       RET                      (0836)    ret
                                        (0837) .ENDSECTION
                                        (0838) 
                                        (0839) 
                                        (0840) .SECTION
                                        (0841) ;-----------------------------------------------------------------------------
                                        (0842) ;  FUNCTION NAME: UART_1_PutString
                                        (0843) ;
                                        (0844) ;  DESCRIPTION:
                                        (0845) ;     Send String out through UART TX port.
                                        (0846) ;-----------------------------------------------------------------------------
                                        (0847) ;
                                        (0848) ;  ARGUMENTS:
                                        (0849) ;     Pointer to String
                                        (0850) ;     A has MSB of string address
                                        (0851) ;     X has LSB of string address
                                        (0852) ;
                                        (0853) ;  RETURNS:
                                        (0854) ;     none
                                        (0855) ;
                                        (0856) ;  SIDE EFFECTS:
                                        (0857) ;    The A and X registers may be modified by this or future implementations
                                        (0858) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0859) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0860) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0861) ;    functions.
                                        (0862) ;          
                                        (0863) ;    Currently only the page pointer registers listed below are modified: 
                                        (0864) ;          IDX_PP
                                        (0865) ;
                                        (0866)  UART_1_PutString:
                                        (0867) _UART_1_PutString:
04E4: 70 BF    AND   F,0xBF             (0868)    RAM_PROLOGUE RAM_USE_CLASS_3
04E6: 60 D3    MOV   REG[0xD3],A        (0869)    RAM_SETPAGE_IDX A
                                        (0870) .PutStringLoop:
04E8: 52 00    MOV   A,[X+0]            (0871)    mov   A,[X]                                   ; Get value pointed to by X
04EA: A0 06    JZ    0x04F1             (0872)    jz    End_PutString                           ; Check for end of string
04EC: 9F B9    CALL  0x04A7             (0873)    call  UART_1_PutChar                          ; Send character to Tx port
04EE: 75       INC   X                  (0874)    inc   X                                       ; Advance pointer to next character
04EF: 8F F8    JMP   0x04E8             (0875)    jmp   .PutStringLoop                          ; Get next character
                                        (0876) 
                                        (0877) End_PutString:
04F1: 70 3F    AND   F,0x3F             
04F3: 71 C0    OR    F,0xC0             (0878)    RAM_EPILOGUE RAM_USE_CLASS_3
04F5: 7F       RET                      (0879)    ret
                                        (0880) .ENDSECTION
                                        (0881)     
                                        (0882) .SECTION
                                        (0883) ;-----------------------------------------------------------------------------
                                        (0884) ;  FUNCTION NAME: UART_1_Write
                                        (0885) ;
                                        (0886) ;  DESCRIPTION:
                                        (0887) ;     Send String of length X to serial port
                                        (0888) ;-----------------------------------------------------------------------------
                                        (0889) ;
                                        (0890) ;  ARGUMENTS:
                                        (0891) ;     Pointer to String
                                        (0892) ;     [SP-5] Count of characters to send
                                        (0893) ;     [SP-4] has MSB of string address
                                        (0894) ;     [SP-3] has LSB of string address
                                        (0895) ;
                                        (0896) ;  RETURNS:
                                        (0897) ;     none
                                        (0898) ;
                                        (0899) ;  SIDE EFFECTS:
                                        (0900) ;    The A and X registers may be modified by this or future implementations
                                        (0901) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0902) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0903) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0904) ;    functions.
                                        (0905) ;          
                                        (0906) ;    Currently only the page pointer registers listed below are modified: 
                                        (0907) ;          IDX_PP
                                        (0908) ;
                                        (0909) CNT_LEN:    equ -5                               ; Length of data to send
                                        (0910) STR_MSB:    equ -4                               ; MSB pointer of string 
                                        (0911) STR_LSB:    equ -3                               ; LSB pointer of string 
                                        (0912) 
                                        (0913)  UART_1_Write:
                                        (0914) _UART_1_Write:
04F6: 70 BF    AND   F,0xBF             (0915)    RAM_PROLOGUE RAM_USE_CLASS_3
04F8: 62 D3 07 MOV   REG[0xD3],0x7      (0916)    RAM_SETPAGE_IDX2STK                           ; Refer indexed addrs to the stack
04FB: 4F       MOV   X,SP               (0917)    mov   X, SP                                   ; Establish the frame pointer 
                                        (0918) 
                                        (0919) .NextByteLoop:
04FC: 52 FB    MOV   A,[X-5]            (0920)    mov   A, [X+CNT_LEN]                          ; End of the string?
04FE: A0 1A    JZ    0x0519             (0921)    jz    .End_Write                              ;   Yes, prepare to exit
0500: 7B FB    DEC   [X-5]              (0922)    dec   [X+CNT_LEN]                             ; Decrement counter
                                        (0923) 
                                        (0924)    IF SYSTEM_LARGE_MEMORY_MODEL
0502: 52 FC    MOV   A,[X-4]            (0925)    mov   A, [X+STR_MSB]                          ; Load pointer to char to send
                                        (0926)    ENDIF
                                        (0927) 
0504: 59 FD    MOV   X,[X-3]            (0928)    mov   X, [X+STR_LSB]                          ; Load pointer to char to send
0506: 60 D3    MOV   REG[0xD3],A        (0929)    RAM_SETPAGE_IDX A                             ; switch index pages
0508: 52 00    MOV   A,[X+0]            (0930)    mov   A, [X]                                  ; Grab the data
050A: 49 2B 10 TST   REG[0x2B],0x10     
050D: AF FC    JZ    0x050A             
050F: 60 29    MOV   REG[0x29],A        (0931)    InLinePutChar A                               ; Put data in empty TX buf reg
0511: 4F       MOV   X,SP               (0932)    mov   X, SP                                   ; Recover frame pointer
0512: 62 D3 07 MOV   REG[0xD3],0x7      (0933)    RAM_SETPAGE_IDX2STK                           ; Prepare for stack access
0515: 77 FD    INC   [X-3]              (0934)    inc   [X+STR_LSB]                             ; Point to next byte, but do not
0517: 8F E4    JMP   0x04FC             (0935)    jmp   .NextByteLoop                           ;    cross RAM page boundary!
                                        (0936) 
                                        (0937) .End_Write:
0519: 70 3F    AND   F,0x3F             
051B: 71 C0    OR    F,0xC0             (0938)    RAM_EPILOGUE RAM_USE_CLASS_3
051D: 7F       RET                      (0939)    ret
                                        (0940) .ENDSECTION
                                        (0941)     
                                        (0942) 
                                        (0943) .SECTION
                                        (0944) ;-----------------------------------------------------------------------------
                                        (0945) ;  FUNCTION NAME: UART_1_CWrite
                                        (0946) ;
                                        (0947) ;             WARNING WARNING NOT COMPLETE
                                        (0948) ;
                                        (0949) ;  DESCRIPTION:
                                        (0950) ;     Send String of length X to serial port
                                        (0951) ;-----------------------------------------------------------------------------
                                        (0952) ;
                                        (0953) ;  ARGUMENTS:
                                        (0954) ;     [SP-4] MSB of Count of character to send
                                        (0955) ;     [SP-3] LSB of Count of character to send
                                        (0956) ;     [SP-2] has MSB of string address
                                        (0957) ;     [SP-1] has LSB of string address
                                        (0958) ;
                                        (0959) ;  RETURNS:
                                        (0960) ;     none
                                        (0961) ;
                                        (0962) ;  SIDE EFFECTS:
                                        (0963) ;    The A and X registers may be modified by this or future implementations
                                        (0964) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0965) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0966) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0967) ;    functions.
                                        (0968) ;
                                        (0969) CLEN_MSB:   equ -6           ; MSB Length of data to send
                                        (0970) CLEN_LSB:   equ -5           ; LSB Length of data to send
                                        (0971) CSTR_MSB:   equ -4           ; MSB pointer of string
                                        (0972) CSTR_LSB:   equ -3           ; LSB pointer of string
                                        (0973) 
                                        (0974)  UART_1_CWrite:
                                        (0975) _UART_1_CWrite:
                                        (0976)    RAM_PROLOGUE RAM_USE_CLASS_2
051E: 4F       MOV   X,SP               (0977)    mov   X,SP
                                        (0978) .CW_Loop:
051F: 3D FA 00 CMP   [X-6],0x0          (0979)    cmp   [X+CLEN_MSB],0x00                  ; Check for zero counter
0522: B0 06    JNZ   0x0529             (0980)    jnz   .CW_WRITEIT
0524: 3D FB 00 CMP   [X-5],0x0          (0981)    cmp   [X+CLEN_LSB],0x00
0527: A0 1D    JZ    0x0545             (0982)    jz    .End_CWrite                        ; Leave if done
                                        (0983) 
                                        (0984) .CW_WRITEIT:                                
0529: 10       PUSH  X                  (0985)    push  X                                  ; Save frame pointer
052A: 52 FC    MOV   A,[X-4]            (0986)    mov   A,[X+CSTR_MSB]
052C: 59 FD    MOV   X,[X-3]            (0987)    mov   X,[X+CSTR_LSB]
052E: 28       ROMX                     (0988)    romx                                     ; Get character from ROM
052F: 49 2B 10 TST   REG[0x2B],0x10     
0532: AF FC    JZ    0x052F             
0534: 60 29    MOV   REG[0x29],A        (0989)    InLinePutChar A                          ; Put data in empty TX buf reg
0536: 20       POP   X                  (0990)    pop   X                                  ; Restore frame pointer
0537: 07 FD 01 ADD   [X-3],0x1          (0991)    add   [X+CSTR_LSB],1                     ; Increment the string pointer
053A: 0F FC 00 ADC   [X-4],0x0          (0992)    adc   [X+CSTR_MSB],0
053D: 17 FB 01 SUB   [X-5],0x1          (0993)    sub   [X+CLEN_LSB],0x01                  ; Dec the counter
0540: 1F FA 00 SBB   [X-6],0x0          (0994)    sbb   [X+CLEN_MSB],0x00
0543: 8F DB    JMP   0x051F             (0995)    jmp   .CW_Loop
                                        (0996) 
                                        (0997) .End_CWrite:
0545: 70 3F    AND   F,0x3F             
0547: 71 C0    OR    F,0xC0             (0998)    RAM_EPILOGUE RAM_USE_CLASS_2
0549: 7F       RET                      (0999)    ret
                                        (1000) .ENDSECTION
                                        (1001) 
                                        (1002) 
                                        (1003) .SECTION
                                        (1004) ;-----------------------------------------------------------------------------
                                        (1005) ;  FUNCTION NAME: UART_1_CPutString
                                        (1006) ;
                                        (1007) ;  DESCRIPTION:
                                        (1008) ;     Send String out through UART TX port.
                                        (1009) ;-----------------------------------------------------------------------------
                                        (1010) ;
                                        (1011) ;  ARGUMENTS:
                                        (1012) ;     Pointer to String
                                        (1013) ;     A has MSB of string address
                                        (1014) ;     X has LSB of string address
                                        (1015) ;
                                        (1016) ;  RETURNS:
                                        (1017) ;     none
                                        (1018) ;
                                        (1019) ;  SIDE EFFECTS:
                                        (1020) ;    The A and X registers may be modified by this or future implementations
                                        (1021) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1022) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1023) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1024) ;    functions.
                                        (1025) ;
                                        (1026)  UART_1_CPutString:
                                        (1027) _UART_1_CPutString:
                                        (1028)    RAM_PROLOGUE RAM_USE_CLASS_1
054A: 08       PUSH  A                  (1029)    push  A                                       ; Store ROM pointer
054B: 10       PUSH  X                  (1030)    push  X
054C: 28       ROMX                     (1031)    romx                                          ; Get character from ROM
054D: A0 0B    JZ    0x0559             (1032)    jz    .End_CPutString
054F: 9F 56    CALL  0x04A7             (1033)    call  UART_1_PutChar                          ; Print character
0551: 20       POP   X                  (1034)    pop   X
0552: 18       POP   A                  (1035)    pop   A
0553: 75       INC   X                  (1036)    inc   X                                       ; Inc LSB of pointer
0554: DF F5    JNC   0x054A             (1037)    jnc   UART_1_CPutString                       ; Check for carry
0556: 74       INC   A                  (1038)    inc   A                                       ; Inc MSB of pointer
0557: 8F F2    JMP   0x054A             (1039)    jmp   UART_1_CPutString
                                        (1040) 
                                        (1041) 
                                        (1042) .End_CPutString:
0559: 38 FE    ADD   SP,0xFE            (1043)    add   SP, -2
                                        (1044)    RAM_EPILOGUE RAM_USE_CLASS_1
055B: 7F       RET                      (1045)    ret
                                        (1046) .ENDSECTION
                                        (1047) 
                                        (1048) 
                                        (1049) .SECTION
                                        (1050) ;-----------------------------------------------------------------------------
                                        (1051) ;  FUNCTION NAME: UART_1_PutCRLF
                                        (1052) ;
                                        (1053) ;  DESCRIPTION:
                                        (1054) ;     Send a CR and LF
                                        (1055) ;-----------------------------------------------------------------------------
                                        (1056) ;
                                        (1057) ;  ARGUMENTS:
                                        (1058) ;     none.
                                        (1059) ;
                                        (1060) ;  RETURNS:
                                        (1061) ;     none.
                                        (1062) ;
                                        (1063) ;  SIDE EFFECTS:
                                        (1064) ;    The A and X registers may be modified by this or future implementations
                                        (1065) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1066) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1067) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1068) ;    functions.
                                        (1069) ;
                                        (1070)  UART_1_PutCRLF:
                                        (1071) _UART_1_PutCRLF:
                                        (1072)    RAM_PROLOGUE RAM_USE_CLASS_1
055C: 50 0D    MOV   A,0xD              (1073)    mov  A,0x0D                        ; Send CR
055E: 9F 47    CALL  0x04A7             (1074)    call UART_1_PutChar
0560: 50 0A    MOV   A,0xA              (1075)    mov  A,0x0A                        ; Send LF
0562: 9F 43    CALL  0x04A7             (1076)    call UART_1_PutChar
                                        (1077)    RAM_EPILOGUE RAM_USE_CLASS_1
0564: 7F       RET                      (1078)    ret
                                        (1079) .ENDSECTION
                                        (1080) 
                                        (1081) 
                                        (1082) IF (UART_1_RXBUF_ENABLE)
                                        (1083) ;=============================================================================
                                        (1084) ;=============================================================================
                                        (1085) ;
                                        (1086) ;     Command Buffer commands
                                        (1087) ;
                                        (1088) ;=============================================================================
                                        (1089) ;=============================================================================
                                        (1090) 
                                        (1091) .SECTION
                                        (1092) ;-----------------------------------------------------------------------------
                                        (1093) ;  FUNCTION NAME: UART_1_CmdReset
                                        (1094) ;
                                        (1095) ;  DESCRIPTION:
                                        (1096) ;     Reset command string and status flags
                                        (1097) ;-----------------------------------------------------------------------------
                                        (1098) ;
                                        (1099) ;  ARGUMENTS:
                                        (1100) ;     none.
                                        (1101) ;
                                        (1102) ;  RETURNS:
                                        (1103) ;     none.
                                        (1104) ;
                                        (1105) ;  SIDE EFFECTS:
                                        (1106) ;    The A and X registers may be modified by this or future implementations
                                        (1107) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1108) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1109) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1110) ;    functions.
                                        (1111) ;          
                                        (1112) ;    Currently only the page pointer registers listed below are modified: 
                                        (1113) ;          CUR_PP
                                        (1114) ;
                                        (1115) ;  THEORY of OPERATION or PROCEDURE:
                                        (1116) ;     Clear the command buffer, command counter, and flag.
                                        (1117) ;
                                        (1118)  UART_1_CmdReset:
                                        (1119) _UART_1_CmdReset:
                                        (1120)    RAM_PROLOGUE RAM_USE_CLASS_4
0565: 62 D0 00 MOV   REG[0xD0],0x0      (1121)    RAM_SETPAGE_CUR >UART_1_aRxBuffer
0568: 55 0B 00 MOV   [0xB],0x0          (1122)    mov [UART_1_aRxBuffer], 0x00
056B: 62 D0 00 MOV   REG[0xD0],0x0      (1123)    RAM_SETPAGE_CUR >UART_1_bRxCnt
056E: 55 01 00 MOV   [0x1],0x0          (1124)    mov [UART_1_bRxCnt], 0x00
0571: 26 00 00 AND   [0x0],0x0          (1125)    and [UART_1_fStatus], 0x00
0574: 62 D0 00 MOV   REG[0xD0],0x0      (1126)    RAM_SETPAGE_CUR >ptrParam
0577: 55 3A 00 MOV   [buf_tx+8],0x0     (1127)    mov [ptrParam],0x00
                                        (1128)    RAM_EPILOGUE RAM_USE_CLASS_4
057A: 7F       RET                      (1129)    ret
                                        (1130) .ENDSECTION
                                        (1131) 
                                        (1132) 
                                        (1133) .SECTION
                                        (1134) ;-----------------------------------------------------------------------------
                                        (1135) ;  FUNCTION NAME: UART_1_bCmdCheck
                                        (1136) ;
                                        (1137) ;  DESCRIPTION:
                                        (1138) ;     Check to see if valid command in buffer.
                                        (1139) ;-----------------------------------------------------------------------------
                                        (1140) ;
                                        (1141) ;  ARGUMENTS:
                                        (1142) ;     none.
                                        (1143) ;
                                        (1144) ;  RETURNS:
                                        (1145) ;     BYTE  fStatus - Status of command receive buffer.
                                        (1146) ;                     Returns non-zero value in A if command is valid.
                                        (1147) ;
                                        (1148) ;  SIDE EFFECTS:
                                        (1149) ;    The A and X registers may be modified by this or future implementations
                                        (1150) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1151) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1152) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1153) ;    functions.
                                        (1154) ;          
                                        (1155) ;    Currently only the page pointer registers listed below are modified: 
                                        (1156) ;          CUR_PP
                                        (1157) ;
                                        (1158) ;  THEORY of OPERATION or PROCEDURE:
                                        (1159) ;     Read the status and control register.
                                        (1160) ;
                                        (1161)  UART_1_bCmdCheck:
                                        (1162) _UART_1_bCmdCheck:
                                        (1163)    RAM_PROLOGUE RAM_USE_CLASS_4
057B: 62 D0 00 MOV   REG[0xD0],0x0      (1164)    RAM_SETPAGE_CUR >UART_1_fStatus
057E: 51 00    MOV   A,[0x0]            (1165)    mov A,  [UART_1_fStatus]
0580: 21 01    AND   A,0x1              (1166)    and A, UART_1_RX_BUF_CMDTERM                  ; Mask off Command status
                                        (1167)    RAM_EPILOGUE RAM_USE_CLASS_4
0582: 7F       RET                      (1168)    ret
                                        (1169) .ENDSECTION
                                        (1170)     
                                        (1171) 
                                        (1172) .SECTION
                                        (1173) ;-----------------------------------------------------------------------------
                                        (1174) ;  FUNCTION NAME: UART_1_bErrCheck
                                        (1175) ;
                                        (1176) ;  DESCRIPTION:
                                        (1177) ;     Check to see if an error has occured since last CmdReset
                                        (1178) ;-----------------------------------------------------------------------------
                                        (1179) ;
                                        (1180) ;  ARGUMENTS:
                                        (1181) ;     none.
                                        (1182) ;
                                        (1183) ;  RETURNS:
                                        (1184) ;     BYTE  fStatus - Status of command receive buffer.
                                        (1185) ;                     Returns non-zero value in A if command is valid.
                                        (1186) ;           0x80 => Parity Error
                                        (1187) ;           0x40 => OverRun Error
                                        (1188) ;           0x20 => Framing Error
                                        (1189) ;           0x10 => Software Buffer OverRun
                                        (1190) ;
                                        (1191) ;  SIDE EFFECTS:
                                        (1192) ;    The A and X registers may be modified by this or future implementations
                                        (1193) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1194) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1195) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1196) ;    functions.
                                        (1197) ;          
                                        (1198) ;    Currently only the page pointer registers listed below are modified: 
                                        (1199) ;          CUR_PP
                                        (1200) ;     Error Status is clear when read.
                                        (1201) ;
                                        (1202) ;  THEORY of OPERATION or PROCEDURE:
                                        (1203) ;     Read RX buffer error status and clear status
                                        (1204) ;
                                        (1205)  UART_1_bErrCheck:
                                        (1206) _UART_1_bErrCheck:
                                        (1207)    RAM_PROLOGUE RAM_USE_CLASS_4
0583: 62 D0 00 MOV   REG[0xD0],0x0      (1208)    RAM_SETPAGE_CUR >UART_1_fStatus
0586: 51 00    MOV   A,[0x0]            (1209)    mov A,  [UART_1_fStatus]
0588: 21 F0    AND   A,0xF0             (1210)    and A, UART_1_RX_BUF_ERROR                    ; Mask off Error status
058A: 26 00 0F AND   [0x0],0xF          (1211)    and [UART_1_fStatus], ~UART_1_RX_BUF_ERROR
                                        (1212)    RAM_EPILOGUE RAM_USE_CLASS_4
058D: 7F       RET                      (1213)    ret
                                        (1214) .ENDSECTION
                                        (1215) 
                                        (1216) .SECTION
                                        (1217) ;-----------------------------------------------------------------------------
                                        (1218) ;  FUNCTION NAME: UART_1_bCmdLength
                                        (1219) ;
                                        (1220) ;  DESCRIPTION:
                                        (1221) ;     Get length of command string
                                        (1222) ;-----------------------------------------------------------------------------
                                        (1223) ;
                                        (1224) ;  ARGUMENTS:
                                        (1225) ;     none.
                                        (1226) ;
                                        (1227) ;  RETURNS:
                                        (1228) ;     BYTE  bRxCnt    Returns the command length in A.
                                        (1229) ;
                                        (1230) ;  SIDE EFFECTS:
                                        (1231) ;    The A and X registers may be modified by this or future implementations
                                        (1232) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1233) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1234) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1235) ;    functions.
                                        (1236) ;          
                                        (1237) ;    Currently only the page pointer registers listed below are modified: 
                                        (1238) ;          CUR_PP
                                        (1239) ;
                                        (1240)  UART_1_bCmdLength:
                                        (1241) _UART_1_bCmdLength:
                                        (1242)    RAM_PROLOGUE RAM_USE_CLASS_4
058E: 62 D0 00 MOV   REG[0xD0],0x0      (1243)    RAM_SETPAGE_CUR >UART_1_bRxCnt
0591: 51 01    MOV   A,[0x1]            (1244)    mov A,  [UART_1_bRxCnt]
                                        (1245)    RAM_EPILOGUE RAM_USE_CLASS_4
0593: 7F       RET                      (1246)    ret
                                        (1247) .ENDSECTION
                                        (1248) 
                                        (1249) 
                                        (1250) .SECTION
                                        (1251) ;-----------------------------------------------------------------------------
                                        (1252) ;  FUNCTION NAME: UART_1_szGetParam
                                        (1253) ;
                                        (1254) ;  DESCRIPTION:
                                        (1255) ;      Return next parameter from UART_1 Rx buffer
                                        (1256) ;-----------------------------------------------------------------------------
                                        (1257) ;
                                        (1258) ;  ARGUMENTS:  none
                                        (1259) ;
                                        (1260) ;  RETURNS:
                                        (1261) ;     A => MSB of parameter address
                                        (1262) ;     X => LSB of parameter address
                                        (1263) ;
                                        (1264) ;  SIDE EFFECTS:
                                        (1265) ;    The A and X registers may be modified by this or future implementations
                                        (1266) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1267) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1268) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1269) ;    functions.
                                        (1270) ;          
                                        (1271) ;    Currently only the page pointer registers listed below are modified: 
                                        (1272) ;          CUR_PP
                                        (1273) ;          IDX_PP
                                        (1274) ;
                                        (1275) ;     The receive string is modified by placing Null characters at the end
                                        (1276) ;     of each parameter as they are recovered.
                                        (1277) ;
                                        (1278) ;  THEORY OF OPERATION:
                                        (1279) ;     This function is a stateful generator of addresses to the "parameters"
                                        (1280) ;     of an input "Command". It scans the (optional) input buffer and breaks
                                        (1281) ;     each lexically distinct element into a null-terminated string by replacing
                                        (1282) ;     delimiters with nulls, as appropriate. The state of the generator is 
                                        (1283) ;     maintained by the private variable ptrParam, which is a buffer-relative
                                        (1284) ;     offset. The generator is initialized by a call to the function
                                        (1285) ;     UART_1_CmdReset which resets the entire buffer to the 'empty'
                                        (1286) ;     state. Typically this function, UART_1_szGetParam, is
                                        (1287) ;     not called until the buffer has been loaded with an entire command
                                        (1288) ;     (See UART_1_bCmdCheck).
                                        (1289) ;
                                        (1290) ;     Note, there is no special distinction between the "command" and the 
                                        (1291) ;     "parameters". The first non-delimiter character of the buffer---the first
                                        (1292) ;     character of the "command"---is also, for the purposes of this function,
                                        (1293) ;     the first "parameter" to which it returns an address.
                                        (1294) ;
                                        (1295) ;     The value of a delimiter (commonly an ascii space, 0x20 and decimal 32)
                                        (1296) ;     is determined at configuration time by a user module parameter.
                                        (1297) ;
                                        (1298)  UART_1_szGetParam:
                                        (1299) _UART_1_szGetParam:
                                        (1300)    RAM_PROLOGUE RAM_USE_CLASS_4
0594: 70 BF    AND   F,0xBF             (1301)    RAM_PROLOGUE RAM_USE_CLASS_3
                                        (1302)     
0596: 62 D0 00 MOV   REG[0xD0],0x0      (1303)    RAM_SETPAGE_CUR >ptrParam
0599: 50 0B    MOV   A,0xB              (1304)    mov   A, <UART_1_aRxBuffer               ; Get address to receive buffer
059B: 02 3A    ADD   A,[buf_tx+8]       (1305)    add   A, [ptrParam]                      ; Add string offset
059D: 5C       MOV   X,A                (1306)    mov   X, A
059E: 62 D3 00 MOV   REG[0xD3],0x0      (1307)    RAM_SETPAGE_IDX >UART_1_aRxBuffer
05A1: 52 00    MOV   A,[X+0]            (1308)    mov   A, [X]                             ; Get character pointed by X
05A3: B0 04    JNZ   0x05A8             (1309)    jnz   .SkipOverDelimitersLoop            ; Null? No,  continue...
05A5: 10       PUSH  X                  (1310)    push  X                                  ;       Yes, Save LSB of current pointer
05A6: 80 33    JMP   0x05DA             (1311)    jmp   .End_GetNextParam
                                        (1312)                                             ; Check for delimiter and keep looping until
                                        (1313)                                             ; all leading delimiters have been found.
                                        (1314) .SkipOverDelimitersLoop:
05A8: 39 20    CMP   A,0x20             (1315)    cmp   A, UART_1_DELIMITER                ; Do we have a delimiter?
05AA: B0 11    JNZ   0x05BC             (1316)    jnz   .ParamStartFound                   ;   No,  Bingo! found a parameter
05AC: 75       INC   X                  (1317)    inc   X                                  ;   Yes, Increment both index and...
05AD: 76 3A    INC   [buf_tx+8]         (1318)    inc   [ptrParam]                         ;          the stored pointer.
05AF: 52 00    MOV   A,[X+0]            (1319)    mov   A, [X]                             ; Get character pointed by X
05B1: 3C 3A 0F CMP   [buf_tx+8],0xF     (1320)    cmp   [ptrParam], (UART_1_RX_BUFFER_SIZE -1)   ; End of buffer?
05B4: BF F3    JNZ   0x05A8             (1321)    jnz   .SkipOverDelimitersLoop            ;   No,  continue the scan
                                        (1322) 
                                        (1323) .EndOfString:                               ;   Yes, end of string found...
05B6: 10       PUSH  X                  (1324)    push  X                                  ;        Save ptr
                                        (1325) .TerminateString:
05B7: 56 00 00 MOV   [X+0],0x0          (1326)    mov   [X], 0x00                          ; Make sure string is zero
05BA: 80 1F    JMP   0x05DA             (1327)    jmp   .End_GetNextParam
                                        (1328) 
                                        (1329) .ParamStartFound:
05BC: 10       PUSH  X                  (1330)    push  X                                  ; Beginning of parameter found, save pointer
                                        (1331) 
                                        (1332) .ParamLoop:                                 ; Now loop until end of parameter found.
05BD: 75       INC   X                  (1333)    inc   X                                  ; Advance pointers.
05BE: 76 3A    INC   [buf_tx+8]         (1334)    inc   [ptrParam]
05C0: 3C 3A 0F CMP   [buf_tx+8],0xF     (1335)    cmp   [ptrParam], (UART_1_RX_BUFFER_SIZE -1)   ; Check if we are at the end of buffer
05C3: AF F3    JZ    0x05B7             (1336)    jz    .TerminateString
05C5: 52 00    MOV   A,[X+0]            (1337)    mov   A, [X]                             ; Get next character
05C7: A0 12    JZ    0x05DA             (1338)    jz    .End_GetNextParam
05C9: 39 20    CMP   A,0x20             (1339)    cmp   A, UART_1_DELIMITER                ; Check if we have a delimiter
05CB: BF F1    JNZ   0x05BD             (1340)    jnz   .ParamLoop                         ; Still no delimiter, loop again
05CD: 56 00 00 MOV   [X+0],0x0          (1341)    mov   [X], 0x00                          ; Replace delimiter with null for end of substring
05D0: 76 3A    INC   [buf_tx+8]         (1342)    inc   [ptrParam]
05D2: 3C 3A 0F CMP   [buf_tx+8],0xF     (1343)    cmp   [ptrParam], (UART_1_RX_BUFFER_SIZE -1)   ; Check if we are at the end of buffer
05D5: B0 04    JNZ   0x05DA             (1344)    jnz   .End_GetNextParam                  ; If not end of string leave
05D7: 55 3A 0F MOV   [buf_tx+8],0xF     (1345)    mov   [ptrParam], (UART_1_RX_BUFFER_SIZE -1)   ; Reset pointer to end of string.
                                        (1346) 
                                        (1347) .End_GetNextParam:
05DA: 20       POP   X                  (1348)    pop   X
05DB: 10       PUSH  X                  (1349)    push  X
05DC: 3D 00 00 CMP   [X+0],0x0          (1350)    cmp   [X], 0x00
05DF: B0 0B    JNZ   0x05EB             (1351)    jnz   .NotNullString
05E1: 20       POP   X                  (1352)    pop   X
05E2: 57 00    MOV   X,0x0              (1353)    mov   X, 0x00
05E4: 50 00    MOV   A,0x0              (1354)    mov   A, >UART_1_aRxBuffer
05E6: 70 3F    AND   F,0x3F             
05E8: 71 C0    OR    F,0xC0             (1355)    RAM_EPILOGUE RAM_USE_CLASS_3
                                        (1356)    RAM_EPILOGUE RAM_USE_CLASS_4
05EA: 7F       RET                      (1357)    ret
                                        (1358) 
                                        (1359) .NotNullString:
05EB: 20       POP   X                  (1360)    pop  X
05EC: 50 00    MOV   A,0x0              (1361)    mov  A, >UART_1_aRxBuffer                ; Return pointer
05EE: 70 3F    AND   F,0x3F             
05F0: 71 C0    OR    F,0xC0             (1362)    RAM_EPILOGUE RAM_USE_CLASS_3
                                        (1363)    RAM_EPILOGUE RAM_USE_CLASS_4
05F2: 7F       RET                      (1364)    ret
                                        (1365) .ENDSECTION
                                        (1366) 
                                        (1367) 
                                        (1368) .SECTION
                                        (1369) ;-----------------------------------------------------------------------------
                                        (1370) ;  FUNCTION NAME: UART_1_szGetRestOfParams
                                        (1371) ;
                                        (1372) ;  DESCRIPTION:
                                        (1373) ;      Returns a pointer to the rest of the UART RX buffer
                                        (1374) ;-----------------------------------------------------------------------------
                                        (1375) ;
                                        (1376) ;  ARGUMENTS:  none
                                        (1377) ;
                                        (1378) ;  RETURNS:
                                        (1379) ;     A => MSB of parameter
                                        (1380) ;     X => LSB of parameter
                                        (1381) ;
                                        (1382) ;  SIDE EFFECTS:
                                        (1383) ;    The A and X registers may be modified by this or future implementations
                                        (1384) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1385) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1386) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1387) ;    functions.
                                        (1388) ;          
                                        (1389) ;    Currently only the page pointer registers listed below are modified: 
                                        (1390) ;          CUR_PP
                                        (1391) ;
                                        (1392)  UART_1_szGetRestOfParams:
                                        (1393) _UART_1_szGetRestOfParams:
                                        (1394)    RAM_PROLOGUE RAM_USE_CLASS_4
05F3: 62 D0 00 MOV   REG[0xD0],0x0      (1395)    RAM_SETPAGE_CUR >ptrParam
05F6: 50 0B    MOV   A,0xB              (1396)    mov  A, <UART_1_aRxBuffer                ; Get address to receive buffer
05F8: 02 3A    ADD   A,[buf_tx+8]       (1397)    add  A, [ptrParam]                       ; Add string offset
05FA: 5C       MOV   X,A                (1398)    mov  X,A
05FB: 50 00    MOV   A,0x0              (1399)    mov  A,>UART_1_aRxBuffer                 ; Return pointer
                                        (1400)    RAM_EPILOGUE RAM_USE_CLASS_4
05FD: 7F       RET                      (1401)    ret
(1402) .ENDSECTION
(1403) 
(1404) ENDIF
(1405) 
(1406) 
(1407) ; End of File UART_1.asm
FILE: lib\i2chw_1rsrcinits.asm
                                        (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: I2CHW_1.asm
                                        (0004) ;;   Version: 1.6, Updated on 2009/10/15 at 17:11:37
                                        (0005) ;;  Generated by PSoC Designer 5.0.1127.0
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2Cs User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2009. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "I2CHW_1Common.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ; include instance specific register definitions
                                        (0028) ;-----------------------------------------------
                                        (0029) 
                                        (0030) ;-----------------------------------------------
                                        (0031) ;  Global Symbols
                                        (0032) ;-----------------------------------------------
                                        (0033) ;-------------------------------------------------------------------
                                        (0034) ;  Declare the functions global for both assembler and C compiler.
                                        (0035) ;
                                        (0036) ;  Note that there are two names for each API. First name is
                                        (0037) ;  assembler reference. Name with underscore is name refence for
                                        (0038) ;  C compiler.  Calling function in C source code does not require
                                        (0039) ;  the underscore.
                                        (0040) ;-------------------------------------------------------------------
                                        (0041) 
                                        (0042) export    I2CHW_1_ResumeInt
                                        (0043) export   _I2CHW_1_ResumeInt
                                        (0044) export    I2CHW_1_EnableInt
                                        (0045) export   _I2CHW_1_EnableInt
                                        (0046) export    I2CHW_1_ClearInt
                                        (0047) export   _I2CHW_1_ClearInt
                                        (0048) export    I2CHW_1_EnableSlave
                                        (0049) export   _I2CHW_1_EnableSlave
                                        (0050) export    I2CHW_1_EnableMstr
                                        (0051) export   _I2CHW_1_EnableMstr
                                        (0052) export    I2CHW_1_Start
                                        (0053) export   _I2CHW_1_Start
                                        (0054) export    I2CHW_1_DisableInt
                                        (0055) export   _I2CHW_1_DisableInt
                                        (0056) export    I2CHW_1_DisableSlave
                                        (0057) export   _I2CHW_1_DisableSlave
                                        (0058) export    I2CHW_1_DisableMstr
                                        (0059) export   _I2CHW_1_DisableMstr
                                        (0060) export    I2CHW_1_Stop
                                        (0061) export   _I2CHW_1_Stop
                                        (0062) 
                                        (0063) 
                                        (0064) AREA UserModules (ROM, REL)
                                        (0065) 
                                        (0066) .SECTION
                                        (0067) 
                                        (0068) ;-----------------------------------------------------------------------------
                                        (0069) ;  FUNCTION NAME: I2CHW_1_Start
                                        (0070) ;
                                        (0071) ;  DESCRIPTION:
                                        (0072) ;   Initialize the I2CHW_1 I2C bus interface.
                                        (0073) ;
                                        (0074) ;-----------------------------------------------------------------------------
                                        (0075) ;
                                        (0076) ;  ARGUMENTS:
                                        (0077) ;
                                        (0078) ;  RETURNS: none
                                        (0079) ;
                                        (0080) ;  SIDE EFFECTS:
                                        (0081) ;    The A and X registers may be modified by this or future implementations
                                        (0082) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0083) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0084) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0085) ;    functions.
                                        (0086) ;          
                                        (0087)  I2CHW_1_Start:
                                        (0088) _I2CHW_1_Start:
                                        (0089)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0090)     RAM_EPILOGUE RAM_USE_CLASS_1
05FE: 7F       RET                      (0091)     ret
                                        (0092) .ENDSECTION
                                        (0093) 
                                        (0094) .SECTION
                                        (0095) ;-----------------------------------------------------------------------------
                                        (0096) ;  FUNCTION NAME: I2CHW_1_ResumeInt
                                        (0097) ;
                                        (0098) ;  DESCRIPTION:
                                        (0099) ;     reEnables SDA interrupt allowing start condition detection. 
                                        (0100) ;     Skips clearing INT_CLR3 by entering the EnableInt at ResumeIntEntry:.
                                        (0101) ;     Remember to call the global interrupt enable function by using
                                        (0102) ;     the macro: M8C_EnableGInt.
                                        (0103) ;-----------------------------------------------------------------------------
                                        (0104) ;  ARGUMENTS: none
                                        (0105) ;
                                        (0106) ;  RETURNS: none
                                        (0107) ;
                                        (0108) ;  SIDE EFFECTS:
                                        (0109) ;    The A and X registers may be modified by this or future implementations
                                        (0110) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0111) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0112) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0113) ;    functions.
                                        (0114) ;-----------------------------------------------------------------------------
                                        (0115)  I2CHW_1_ResumeInt:
                                        (0116) _I2CHW_1_ResumeInt:
                                        (0117)     RAM_PROLOGUE RAM_USE_CLASS_1
05FF: 08       PUSH  A                  (0118)     push A
0600: 80 08    JMP   0x0609             (0119)     jmp ResumeIntEntry
                                        (0120)     
                                        (0121) ;-----------------------------------------------------------------------------
                                        (0122) ;  FUNCTION NAME: I2CHW_1_EnableInt
                                        (0123) ;
                                        (0124) ;  DESCRIPTION:
                                        (0125) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0126) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0127) ;
                                        (0128) ;-----------------------------------------------------------------------------
                                        (0129) ;
                                        (0130) ;  ARGUMENTS: none
                                        (0131) ;
                                        (0132) ;  RETURNS: none
                                        (0133) ;
                                        (0134) ;  SIDE EFFECTS:
                                        (0135) ;    The A and X registers may be modified by this or future implementations
                                        (0136) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0137) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0138) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0139) ;    functions.
                                        (0140) ;-----------------------------------------------------------------------------
                                        (0141)  I2CHW_1_EnableInt:
                                        (0142) _I2CHW_1_EnableInt:
                                        (0143)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0144)     ;first clear any pending interrupts
0602: 08       PUSH  A                  (0145)     push A
0603: 5D DD    MOV   A,REG[0xDD]        (0146)     mov A, reg[INT_CLR3]
0605: 21 FE    AND   A,0xFE             (0147)     and A, ~I2CHW_1_INT_MASK
0607: 60 DD    MOV   REG[0xDD],A        (0148)     mov reg[INT_CLR3], A
                                        (0149) ResumeIntEntry:
0609: 43 DE 01 OR    REG[0xDE],0x1      (0150)     M8C_EnableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
060C: 18       POP   A                  (0151)     pop A
                                        (0152)     RAM_EPILOGUE RAM_USE_CLASS_1
060D: 7F       RET                      (0153)     ret
                                        (0154) 
                                        (0155) .ENDSECTION
                                        (0156) 
                                        (0157) .SECTION
                                        (0158) ;-----------------------------------------------------------------------------
                                        (0159) ;  FUNCTION NAME: I2CHW_1_ClearInt
                                        (0160) ;
                                        (0161) ;  DESCRIPTION:
                                        (0162) ;     Clears only the I2C interrupt in the INT_CLR3 register.
                                        (0163) ;
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;
                                        (0166) ;  ARGUMENTS: none
                                        (0167) ;
                                        (0168) ;  RETURNS: none
                                        (0169) ;
                                        (0170) ;  SIDE EFFECTS:
                                        (0171) ;    The A and X registers may be modified by this or future implementations
                                        (0172) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0173) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0174) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0175) ;    functions.
                                        (0176) ;          
                                        (0177)  I2CHW_1_ClearInt:
                                        (0178) _I2CHW_1_ClearInt:
                                        (0179)     RAM_PROLOGUE RAM_USE_CLASS_1
060E: 08       PUSH  A                  (0180)     push A
060F: 5D DD    MOV   A,REG[0xDD]        (0181)     mov A, reg[INT_CLR3]
0611: 21 FE    AND   A,0xFE             (0182)     and A, ~I2CHW_1_INT_MASK
0613: 60 DD    MOV   REG[0xDD],A        (0183)     mov reg[INT_CLR3], A
0615: 18       POP   A                  (0184)     pop A
                                        (0185)     RAM_EPILOGUE RAM_USE_CLASS_1
0616: 7F       RET                      (0186)     ret
                                        (0187)     
                                        (0188) .ENDSECTION
                                        (0189) 
                                        (0190) .SECTION
                                        (0191) ;-----------------------------------------------------------------------------
                                        (0192) ;  FUNCTION NAME: I2CHW_1_EnableMstr
                                        (0193) ;
                                        (0194) ;  DESCRIPTION:
                                        (0195) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0196) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0197) ;
                                        (0198) ;-----------------------------------------------------------------------------
                                        (0199) ;
                                        (0200) ;  ARGUMENTS: none
                                        (0201) ;
                                        (0202) ;  RETURNS: none
                                        (0203) ;
                                        (0204) ;  SIDE EFFECTS:
                                        (0205) ;    The A and X registers may be modified by this or future implementations
                                        (0206) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0207) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0208) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0209) ;    functions.
                                        (0210) ;          
                                        (0211)  I2CHW_1_EnableMstr:
                                        (0212) _I2CHW_1_EnableMstr:
                                        (0213)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0214) 	;;CDT 28399
0617: 62 D0 00 MOV   REG[0xD0],0x0      (0215) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus
061A: 26 02 7F AND   [0x2],0x7F         (0216) 	and [I2CHW_1_bStatus], ~0x80 ;; ~I2CHW_1_ISR_ACTIVE
061D: 62 D0 00 MOV   REG[0xD0],0x0      (0217) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
0620: 26 04 7F AND   [0x4],0x7F         (0218)     and    [I2CHW_1_RsrcStatus], ~0x80;;~I2CHW_ISR_ACTIVE        ; Make sure internal control variables weren't corrupted previous to start.
0623: 43 D6 02 OR    REG[0xD6],0x2      (0219)     BitSetI2CHW_1_CFG I2C_M_EN                                       ;Enable SDA interupt
                                        (0220)     RAM_EPILOGUE RAM_USE_CLASS_1
0626: 7F       RET                      (0221)     ret
                                        (0222) 
                                        (0223) .ENDSECTION
                                        (0224) 
                                        (0225) .SECTION
                                        (0226) ;-----------------------------------------------------------------------------
                                        (0227) ;  FUNCTION NAME: I2CHW_1_EnableSlave
                                        (0228) ;
                                        (0229) ;  DESCRIPTION:
                                        (0230) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0231) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0232) ;
                                        (0233) ;-----------------------------------------------------------------------------
                                        (0234) ;
                                        (0235) ;  ARGUMENTS: none
                                        (0236) ;
                                        (0237) ;  RETURNS: none
                                        (0238) ;
                                        (0239) ;  SIDE EFFECTS:
                                        (0240) ;    The A and X registers may be modified by this or future implementations
                                        (0241) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0242) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0243) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0244) ;    functions.
                                        (0245) ;          
                                        (0246)  I2CHW_1_EnableSlave:
                                        (0247) _I2CHW_1_EnableSlave:
                                        (0248)     RAM_PROLOGUE RAM_USE_CLASS_1
0627: 43 D6 01 OR    REG[0xD6],0x1      (0249)     BitSetI2CHW_1_CFG I2C_S_EN                                       ;Enable SDA interupt
                                        (0250)     RAM_EPILOGUE RAM_USE_CLASS_1
062A: 7F       RET                      (0251)     ret
                                        (0252) 
                                        (0253) .ENDSECTION
                                        (0254) 
                                        (0255) .SECTION
                                        (0256) ;-----------------------------------------------------------------------------
                                        (0257) ;  FUNCTION NAME: I2CHW_1_DisableInt
                                        (0258) ;  FUNCTION NAME: I2CHW_1_Stop
                                        (0259) ;
                                        (0260) ;  DESCRIPTION:
                                        (0261) ;     Disables I2CHW_1 slave by disabling SDA interrupt
                                        (0262) ;
                                        (0263) ;-----------------------------------------------------------------------------
                                        (0264) ;
                                        (0265) ;  ARGUMENTS: none
                                        (0266) ;
                                        (0267) ;  RETURNS: none
                                        (0268) ;
                                        (0269) ;  SIDE EFFECTS:
                                        (0270) ;    The A and X registers may be modified by this or future implementations
                                        (0271) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0272) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0273) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0274) ;    functions.
                                        (0275) ;          
                                        (0276)  I2CHW_1_DisableInt:
                                        (0277) _I2CHW_1_DisableInt:
                                        (0278)  I2CHW_1_Stop:
                                        (0279) _I2CHW_1_Stop:
                                        (0280)     RAM_PROLOGUE RAM_USE_CLASS_1
062B: 41 DE FE AND   REG[0xDE],0xFE     (0281)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
                                        (0282)     RAM_EPILOGUE RAM_USE_CLASS_1
062E: 7F       RET                      (0283)     ret
                                        (0284) 
                                        (0285) .ENDSECTION
                                        (0286) 
                                        (0287) .SECTION
                                        (0288) ;-----------------------------------------------------------------------------
                                        (0289) ;  FUNCTION NAME: I2CHW_1_DisableSlave
                                        (0290) ;
                                        (0291) ;  DESCRIPTION:
                                        (0292) ;     Disables I2CHW_1 slave by disabling SDA interrupt
                                        (0293) ;
                                        (0294) ;-----------------------------------------------------------------------------
                                        (0295) ;
                                        (0296) ;  ARGUMENTS: none
                                        (0297) ;
                                        (0298) ;  RETURNS: none
                                        (0299) ;
                                        (0300) ;  SIDE EFFECTS:
                                        (0301) ;    The A and X registers may be modified by this or future implementations
                                        (0302) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0303) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0304) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0305) ;    functions.
                                        (0306) ;          
                                        (0307)  I2CHW_1_DisableSlave:
                                        (0308) _I2CHW_1_DisableSlave:
                                        (0309)     RAM_PROLOGUE RAM_USE_CLASS_1
062F: 41 D6 FE AND   REG[0xD6],0xFE     (0310)     BitClrI2CHW_1_CFG I2C_S_EN                                       ;Disable the Slave
                                        (0311)     RAM_EPILOGUE RAM_USE_CLASS_1
0632: 7F       RET                      (0312)     ret
                                        (0313) 
                                        (0314) .ENDSECTION
                                        (0315) 
                                        (0316) .SECTION
                                        (0317) ;-----------------------------------------------------------------------------
                                        (0318) ;  FUNCTION NAME: I2CHW_1_DisableMstr
                                        (0319) ;
                                        (0320) ;  DESCRIPTION:
                                        (0321) ;     Disables I2CHW_1 slave by disabling SDA interrupt
                                        (0322) ;
                                        (0323) ;-----------------------------------------------------------------------------
                                        (0324) ;
                                        (0325) ;  ARGUMENTS: none
                                        (0326) ;
                                        (0327) ;  RETURNS: none
                                        (0328) ;
                                        (0329) ;  SIDE EFFECTS:
                                        (0330) ;    The A and X registers may be modified by this or future implementations
                                        (0331) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0332) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0333) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0334) ;    functions.
                                        (0335) ;          
                                        (0336)  I2CHW_1_DisableMstr:
                                        (0337) _I2CHW_1_DisableMstr:
                                        (0338)     RAM_PROLOGUE RAM_USE_CLASS_1
0633: 41 D6 FD AND   REG[0xD6],0xFD     (0339)     BitClrI2CHW_1_CFG I2C_M_EN                                       ;Disable the Master
                                        (0340)     RAM_EPILOGUE RAM_USE_CLASS_1
0636: 7F       RET                      (0341)    ret
(0342) 
(0343) .ENDSECTION
(0344) 
(0345) ; End of File I2CHW_1.asm
FILE: lib\i2chw_1mstr.asm
                                        (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: I2CHW_1MSTR.asm
                                        (0004) ;;   Version: 1.6, Updated on 2009/10/15 at 17:11:37
                                        (0005) ;;  Generated by PSoC Designer 5.0.1127.0
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: <UMName> User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2009. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "I2CHW_1Common.inc"
                                        (0025) include "I2CHW_1Mstr.inc"
                                        (0026) 
                                        (0027) ;-----------------------------------------------
                                        (0028) ;  Global Symbols
                                        (0029) ;-----------------------------------------------
                                        (0030) 
                                        (0031) export   I2CHW_1_fSendRepeatStart
                                        (0032) export  _I2CHW_1_fSendRepeatStart
                                        (0033) export   I2CHW_1_fSendStart
                                        (0034) export  _I2CHW_1_fSendStart
                                        (0035) export   I2CHW_1_SendStop
                                        (0036) export  _I2CHW_1_SendStop
                                        (0037) ; export the following 3 functions for C-implementations large or small mem models 
                                        (0038) export  _I2CHW_1_fReadBytes
                                        (0039) export  _I2CHW_1_bWriteBytes
                                        (0040) export  _I2CHW_1_bWriteCBytes
                                        (0041) 
                                        (0042) export   I2CHW_1_fWrite
                                        (0043) export  _I2CHW_1_fWrite
                                        (0044) 
                                        (0045) export   I2CHW_1_bRead
                                        (0046) export  _I2CHW_1_bRead
                                        (0047) 
                                        (0048) 
                                        (0049) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0050) 
                                        (0051) export   I2CHW_1_fReadBytes
                                        (0052) export   I2CHW_1_bWriteBytes
                                        (0053) export   I2CHW_1_bWriteCBytes
                                        (0054) 
                                        (0055) ENDIF	 ;SYSTEM_SMALL_MEMORY_MODEL
                                        (0056) 
                                        (0057) ;-------------------------------------------------------------------
                                        (0058) ;  Declare the varables for both the assembler and C compiler.
                                        (0059) ;
                                        (0060) ;-------------------------------------------------------------------
                                        (0061) export  I2CHW_1_bStatus
                                        (0062) export _I2CHW_1_bStatus
                                        (0063) 
                                        (0064) ;-----------------------------------------------
                                        (0065) ; Variable Allocation
                                        (0066) ;-----------------------------------------------
                                        (0067) area InterruptRAM(RAM, REL, CON)
                                        (0068) 
                                        (0069) _I2CHW_1_bStatus:
                                        (0070)  I2CHW_1_bStatus:                      blk   1  ; Status during transfers
                                        (0071) 
                                        (0072) AREA UserModules (ROM, REL)
                                        (0073) ;-----------------------------------------------
                                        (0074) ;  EQUATES
                                        (0075) ;-----------------------------------------------
                                        (0076) I2CHW_1_SLAVE_ACKed:                   equ 0x01 ; This bit set if Slave ACKed Master
                                        (0077) I2CHW_1_SEND_ACK:                      equ 0x10 ; If this flag set, Master should send ACK
                                        (0078) 
                                        (0079) 
                                        (0080) .SECTION
                                        (0081) ;-----------------------------------------------------------------------------
                                        (0082) ;  FUNCTION NAME: I2CHW_1_fReadBytes
                                        (0083) ;
                                        (0084) ;  DESCRIPTION:
                                        (0085) ;       Read Multiple bytes from a slave.  Use the ISR to perform operation.
                                        (0086) ;-----------------------------------------------------------------------------
                                        (0087) ;
                                        (0088) ;  ARGUMENTS:
                                        (0089) ;  [SP-7]=> Mode flags that allow the programmer to set flags
                                        (0090) ;           to determine if:
                                        (0091) ;             0x01 => Use RepeatStart instead of Start
                                        (0092) ;             0x02 => Don't send Stop
                                        (0093) ;  [SP-6]=> Count of bytes to read.
                                        (0094) ;  [SP-5]=> MSB of Array address to put data in (ignorned for small mem model)
                                        (0095) ;  [SP-4]=> LSB of Array address to put data in 
                                        (0096) ;  [SP-3]=> Address of slave
                                        (0097) ;
                                        (0098) ;  RETURNS:       None
                                        (0099) ;
                                        (0100) ;  SIDE EFFECTS:
                                        (0101) ;    The A and X registers may be modified by this or future implementations
                                        (0102) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0103) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0104) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0105) ;    functions.
                                        (0106) ;          
                                        (0107) ;    Currently only the page pointer registers listed below are modified: 
                                        (0108) ;          CUR_PP
                                        (0109) ;
                                        (0110) ;  THEORY of OPERATION or PROCEDURE:
                                        (0111) ;    I2C and block must be operational.
                                        (0112) ;    This routine will enable the I2C interrupt!
                                        (0113) ;    If the I2CHW_ISR_ACTIVE indicates that the I2CHW_ISR is already running this routine will
                                        (0114) ;    pend on the ISR_ACTIVE bit until it can run
                                        (0115) ;
                                        (0116) ;-----------------------------------------------------------------------------
                                        (0117) IF	(TOOLCHAIN & HITECH)
                                        (0118) RxMode:         set  -7
                                        (0119) RxCnt:          set  -6
                                        (0120) RxArrayHI:      set  -5
                                        (0121) RxArrayLO:      set  -4
                                        (0122) RxSlaveAddr:    set  -3
                                        (0123) ELSE
                                        (0124) RxMode:         equ  -7
                                        (0125) RxCnt:          equ  -6
                                        (0126) RxArrayHI:      equ  -5
                                        (0127) RxArrayLO:      equ  -4
                                        (0128) RxSlaveAddr:    equ  -3
                                        (0129) ENDIF
                                        (0130) 
                                        (0131) _I2CHW_1_fReadBytes:			      
                                        (0132)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0133)     RAM_PROLOGUE RAM_USE_CLASS_2
0637: 62 D0 00 MOV   REG[0xD0],0x0      (0134) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
063A: 4F       MOV   X,SP               (0135) 	mov   X, SP
                                        (0136) I2CMSCR_NotReady1:
063B: 51 04    MOV   A,[0x4]            (0137)     mov    A, [I2CHW_1_RsrcStatus]                         ; test to see if previous command started ISR
063D: 47 04 80 TST   [0x4],0x80         (0138)     tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0139)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (0140)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0141)           ;For multi master operations, a pening start or restart
                                        (0142)           ;request might be OK, the master might be waiting to
                                        (0143)           ;acquire the bus from another master
0640: BF FA    JNZ   0x063B             (0144)     jnz   I2CMSCR_NotReady1
0642: 2E 04 80 OR    [0x4],0x80         (0145)     or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE           ; flag set here and cleared by ISR
                                        (0146)     ;get the address from the parameters on the stack
0645: 52 FD    MOV   A,[X-3]            (0147)     mov   A, [X + RxSlaveAddr]
0647: 64       ASL   A                  (0148)     asl   A                                                ; Shift address to the left to make
                                        (0149)                                                            ; a complete byte with the R/W bit.
0648: 29 01    OR    A,0x1              (0150)     or    A,0x01                                           ; OR the address with the Read bit.
064A: 53 03    MOV   [0x3],A            (0151)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
064C: 60 D8    MOV   REG[0xD8],A        (0152)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
064E: 55 02 00 MOV   [0x2],0x0          (0153)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
0651: 52 F9    MOV   A,[X-7]            (0154)     mov   A, [X+RxMode]                                    ; place the RxMode in status so ISR can access it
0653: 53 02    MOV   [0x2],A            (0155)     mov   [I2CHW_1_bStatus],A
                                        (0156)     ;
                                        (0157)     ;we must now initialize a read buffer using I2CHW_1_InitWrite
                                        (0158)     ;
0655: 10       PUSH  X                  (0159)     push   X                                               ;preserve since it's used later
0656: 52 FA    MOV   A,[X-6]            (0160)     mov    A, [X+RxCnt]                                    ;get the write buf size
0658: 08       PUSH  A                  (0161)     push   A
0659: 52 FB    MOV   A,[X-5]            (0162)     mov    A, [X+RxArrayHI]                                ;get the write addrHI
065B: 08       PUSH  A                  (0163)     push   A										   
065C: 52 FC    MOV   A,[X-4]            (0164)     mov    A, [X+RxArrayLO]							                         ;get the write addrLO
065E: 08       PUSH  A                  (0165)     push   A                                               ;this will be ignored
065F: 93 06    CALL  0x0967             (0166)     call  I2CHW_1_InitWrite                                ;sets the addr and byte count to write to
0661: 38 FD    ADD   SP,0xFD            (0167)     add    SP, -3
0663: 20       POP   X                  (0168)     pop    X                                               ;restore X to be used for the rest of this routine
                                        (0169)     
0664: 51 03    MOV   A,[0x3]            (0170)     mov   A,[I2CHW_1_SlaveAddr]
0666: 48 F9 01 TST   [X-7],0x1          (0171)     tst   [x+RxMode],I2CHW_1_RepStart
0669: B0 0A    JNZ   0x0674             (0172)     jnz   DoRestartRx
066B: 49 D7 01 TST   REG[0xD7],0x1      (0173)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
066E: B0 05    JNZ   0x0674             (0174)     jnz   DoRestartRx
0670: 91 2E    CALL  0x07A0             (0175)     call  I2C_DoStart                                      ; Send a start and address.
0672: 80 03    JMP   0x0676             (0176)     jmp   CheckRxAck
                                        (0177) DoRestartRx:
0674: 90 93    CALL  0x0709             (0178)     call  I2C_DoBufferRepeatStart                          ; Send a repeat start and address.
                                        (0179)         ;note that REPEATSTART can only be used if this master currently has control of the bus and is at the end
                                        (0180)         ; of or ending the current data transmission/reception.  This also requres that the software (this UM)
                                        (0181)         ; as a whole be able to detect that a stop has not been sent previously in this transmission.
                                        (0182) 
                                        (0183) CheckRxAck:                                                ; Test to see if Slave ACKed
                                        (0184)         ;nothing to do here, a start and address are being transmitted, wait for the ISR to pick up, when it
                                        (0185)         ;is finished.
                                        (0186) End_RD:
0676: 70 3F    AND   F,0x3F             
0678: 71 C0    OR    F,0xC0             (0187)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0188)     RAM_EPILOGUE RAM_USE_CLASS_4
067A: 7F       RET                      (0189)     ret
                                        (0190) 
                                        (0191) .ENDSECTION
                                        (0192) 
                                        (0193) .SECTION
                                        (0194) ;-----------------------------------------------------------------------------
                                        (0195) ;  FUNCTION NAME: I2CHW_1_bWriteBytes
                                        (0196) ;
                                        (0197) ;  DESCRIPTION:
                                        (0198) ;    Write multiple data bits to slave device.
                                        (0199) ;
                                        (0200) ;-----------------------------------------------------------------------------
                                        (0201) ;
                                        (0202) ;  ARGUMENTS:
                                        (0203) ; [SP-7]=> Mode flags that allow the programmer to set flags
                                        (0204) ;          to determine if:
                                        (0205) ;              0x01 => Use RePeatStart instead of Start
                                        (0206) ;              0x02 => Don't send Stop
                                        (0207) ; [SP-6]=> Count of bytes to write.
                                        (0208) ; [SP-5]=> MSB of Array address to put data in (ignored small mem model).
                                        (0209) ; [SP-4]=> LSB of Array address to put data in.
                                        (0210) ; [SP-3]=> Address of slave
                                        (0211) ;
                                        (0212) ;
                                        (0213) ;  RETURNS:     None
                                        (0214) ;
                                        (0215) ;  SIDE EFFECTS:
                                        (0216) ;    The A and X registers may be modified by this or future implementations
                                        (0217) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0218) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0219) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0220) ;    functions.
                                        (0221) ;          
                                        (0222) ;    Currently only the page pointer registers listed below are modified: 
                                        (0223) ;          CUR_PP
                                        (0224) ;
                                        (0225) ;  THEORY of OPERATION or PROCEDURE:
                                        (0226) ;
                                        (0227) ;-----------------------------------------------------------------------------
                                        (0228) IF	(TOOLCHAIN & HITECH)
                                        (0229) TxMode:       set  -7
                                        (0230) TxByteCount:  set  -6
                                        (0231) TxArrayHI:    set  -5
                                        (0232) TxArrayLO:    set  -4
                                        (0233) TxSlaveAddr:  set  -3
                                        (0234) ELSE
                                        (0235) TxMode:       equ  -7
                                        (0236) TxByteCount:  equ  -6
                                        (0237) TxArrayHI:    equ  -5
                                        (0238) TxArrayLO:    equ  -4
                                        (0239) TxSlaveAddr:  equ  -3
                                        (0240) ENDIF
                                        (0241) 
                                        (0242) _I2CHW_1_bWriteBytes:
                                        (0243)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0244)     RAM_PROLOGUE RAM_USE_CLASS_2
067B: 62 D0 00 MOV   REG[0xD0],0x0      (0245) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
                                        (0246) 
067E: 4F       MOV   X,SP               (0247) 	mov   X, SP
                                        (0248) I2CMSCR_NotReady2:
067F: 51 04    MOV   A,[0x4]            (0249)     mov    A, [I2CHW_1_RsrcStatus]                         ; test to see if previous command started ISR
0681: 47 04 80 TST   [0x4],0x80         (0250)     tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0251)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (0252)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0253)           ;For multi master operations, a pening start or restart
                                        (0254)           ;request might be OK, the master might be waiting to
                                        (0255)           ;acquire the bus from another master
0684: BF FA    JNZ   0x067F             (0256)     jnz   I2CMSCR_NotReady2
0686: 2E 04 80 OR    [0x4],0x80         (0257)     or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE           ; flag set here and cleared at end of ISR
0689: 52 FD    MOV   A,[X-3]            (0258)     mov   A, [X + TxSlaveAddr]
068B: 64       ASL   A                  (0259)     asl   A                                                ; Shift address to the left to make
                                        (0260)                                                            ; a complete byte with the R/W bit.
                                        (0261)                                                            ; The ASL takes care of clearing bit 0.
068C: 55 02 00 MOV   [0x2],0x0          (0262)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
068F: 53 03    MOV   [0x3],A            (0263)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
0691: 60 D8    MOV   REG[0xD8],A        (0264)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
0693: 52 F9    MOV   A,[X-7]            (0265)     mov   A, [X+TxMode]                                    ; place the TxMode in status so ISR can access it
0695: 53 02    MOV   [0x2],A            (0266)     mov   [I2CHW_1_bStatus],A
                                        (0267)     ;
                                        (0268)     ;we must now initialize a read buffer using I2CHW_1_InitWrite
                                        (0269)     ;
0697: 10       PUSH  X                  (0270)         push   X                                                ;preserve since it's used later
0698: 77 FA    INC   [X-6]              (0271)         inc    [X+TxByteCount]                                 ;increase this by one since the init routine will decrement it by 1
                                        (0272) 
069A: 52 FA    MOV   A,[X-6]            (0273)         mov    A, [X+TxByteCount]                               ;get the write buf size
069C: 08       PUSH  A                  (0274)         push   A
069D: 52 FB    MOV   A,[X-5]            (0275)         mov    A, [X+TxArrayHI]                                 ;get the write buf addr
069F: 08       PUSH  A                  (0276)         push   A                                                                                            ;this will be ignored
06A0: 52 FC    MOV   A,[X-4]            (0277)         mov    A, [X+TxArrayLO]                                 ;get the write buf addr
06A2: 08       PUSH  A                  (0278)         push   A
06A3: 93 00    CALL  0x09A5             (0279)         call  I2CHW_1_InitRamRead                          ;sets the addr and byte count to write to
06A5: 38 FD    ADD   SP,0xFD            (0280)         add SP, -3
06A7: 20       POP   X                  (0281)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (0282)     ;and  [I2CHW_1_RsrcStatus],~I2C_READFLASH              ;shouldn't be needed should have been taken care of in InitRamRead routine
                                        (0283) 
                                        (0284) 
06A8: 51 03    MOV   A,[0x3]            (0285)     mov   A,[I2CHW_1_SlaveAddr]
06AA: 48 F9 01 TST   [X-7],0x1          (0286)     tst   [x+TxMode],I2CHW_1_RepStart
06AD: B0 0A    JNZ   0x06B8             (0287)     jnz   DoRestartTx
06AF: 49 D7 01 TST   REG[0xD7],0x1      (0288)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
06B2: BF C1    JNZ   0x0674             (0289)     jnz   DoRestartRx
06B4: 90 EA    CALL  0x07A0             (0290)     call  I2C_DoStart                                      ; Send a start and address.
06B6: 80 03    JMP   0x06BA             (0291)     jmp   DoTxAck
                                        (0292) DoRestartTx:
06B8: 90 4F    CALL  0x0709             (0293)     call  I2C_DoBufferRepeatStart                          ; Send a repeat start and address.
                                        (0294) DoTxAck:
                                        (0295) 
                                        (0296) 
                                        (0297) WriteSlaveAck:
06BA: 70 3F    AND   F,0x3F             
06BC: 71 C0    OR    F,0xC0             (0298)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0299) 	RAM_EPILOGUE RAM_USE_CLASS_4
06BE: 7F       RET                      (0300)     ret
                                        (0301) 
                                        (0302) .ENDSECTION
                                        (0303) 
                                        (0304) .SECTION
                                        (0305) ;-----------------------------------------------------------------------------
                                        (0306) ;  FUNCTION NAME: I2CHW_1_bWriteCBytes
                                        (0307) ;
                                        (0308) ;  DESCRIPTION:
                                        (0309) ;    Write multiple data bits to slave device from ROM
                                        (0310) ;
                                        (0311) ;-----------------------------------------------------------------------------
                                        (0312) ;
                                        (0313) ;  ARGUMENTS:
                                        (0314) ;  [SP-7]=> Mode flags that allow the programmer to set flags
                                        (0315) ;            to determine if:
                                        (0316) ;               0x01 => Use RepeatStart instead of Start
                                        (0317) ;               0x02 => Don't send Stop
                                        (0318) ;  [SP-6]=> Count of bytes to write.
                                        (0319) ;  [SP-5]=> MSB of ROM Array address to get data from
                                        (0320) ;  [SP-4]=> LSB of ROM Array address to get data from.
                                        (0321) ;  [SP-3]=> Address of slave
                                        (0322) ;
                                        (0323) ;  RETURNS:
                                        (0324) ;    None
                                        (0325) ;
                                        (0326) ;  SIDE EFFECTS:
                                        (0327) ;    The A and X registers may be modified by this or future implementations
                                        (0328) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0329) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0330) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0331) ;    functions.
                                        (0332) ;          
                                        (0333) ;    Currently only the page pointer registers listed below are modified: 
                                        (0334) ;          CUR_PP
                                        (0335) ;
                                        (0336) ;  THEORY of OPERATION or PROCEDURE:
                                        (0337) ;
                                        (0338) ;-----------------------------------------------------------------------------
                                        (0339) IF	(TOOLCHAIN & HITECH)
                                        (0340) TxCMode:       set  -7
                                        (0341) TxCByteCount:  set  -6
                                        (0342) TxCArrayMSB:   set  -5
                                        (0343) TxCArrayLSB:   set  -4
                                        (0344) ;TxSlaveAddr:  set  -3	  ;defined above this line if for reference only
                                        (0345) ELSE
                                        (0346) TxCMode:       equ  -7
                                        (0347) TxCByteCount:  equ  -6
                                        (0348) TxCArrayMSB:   equ  -5
                                        (0349) TxCArrayLSB:   equ  -4
                                        (0350) ;TxSlaveAddr:  equ  -3	  ;defined above this line if for reference only
                                        (0351) ENDIF
                                        (0352) 
                                        (0353) _I2CHW_1_bWriteCBytes:
                                        (0354)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0355) 	RAM_PROLOGUE RAM_USE_CLASS_2
06BF: 62 D0 00 MOV   REG[0xD0],0x0      (0356) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
06C2: 4F       MOV   X,SP               (0357) 	mov   X, SP
                                        (0358) I2CMSCR_NotReady3:
06C3: 51 04    MOV   A,[0x4]            (0359)         mov    A, [I2CHW_1_RsrcStatus]                     ; test to see if previous command started ISR
06C5: 47 04 80 TST   [0x4],0x80         (0360)         tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0361)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (0362)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0363)           ;For multi master operations, a pening start or restart
                                        (0364)           ;request might be OK, the master might be waiting to
                                        (0365)           ;acquire the bus from another master
06C8: BF FA    JNZ   0x06C3             (0366)         jnz   I2CMSCR_NotReady3
06CA: 2E 04 80 OR    [0x4],0x80         (0367)         or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE       ;lag set here but cleared in ISRf
06CD: 52 FD    MOV   A,[X-3]            (0368)     mov   A, [X + TxSlaveAddr]
06CF: 64       ASL   A                  (0369)     asl   A                                                ; Shift address to the left to make
                                        (0370)                                                            ; a complete byte with the R/W bit.
                                        (0371)                                                            ; The ASL takes care of clearing bit 0.
06D0: 55 02 00 MOV   [0x2],0x0          (0372)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
06D3: 53 03    MOV   [0x3],A            (0373)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
06D5: 60 D8    MOV   REG[0xD8],A        (0374)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
06D7: 52 F9    MOV   A,[X-7]            (0375)     mov   A, [X+TxCMode]                                                             ; place the RxMode in status so ISR can access it
06D9: 53 02    MOV   [0x2],A            (0376)     mov   [I2CHW_1_bStatus],A
                                        (0377)     ;
                                        (0378)         ;we must now initialize a read buffer using I2CHW_1_InitWrite
                                        (0379)         ;
06DB: 10       PUSH  X                  (0380)         push   X                                                ;preserve X since it's used later
                                        (0381) 
06DC: 50 00    MOV   A,0x0              (0382)          mov    A, 0                                             ;get the write buf size (this is the hi order part)
06DE: 77 FA    INC   [X-6]              (0383)         inc    [X+TxCByteCount]                                 ;increase this by one since the init routine will decrement it by 1
06E0: D0 02    JNC   0x06E3             (0384)         jnc    . + 3                                           ;but the ISR understands the original count passed (sigh...)(F.O.E.O.)
06E2: 74       INC   A                  (0385)         inc    A                                                                                        ;if the low order part of the count happened to roll to 0x00, inc the hi part
06E3: 08       PUSH  A                  (0386)         push   A
06E4: 52 FA    MOV   A,[X-6]            (0387)         mov    A, [X+TxCByteCount]                              ;initFlasRead needs a 2 byte count this is the low ord byte
06E6: 08       PUSH  A                  (0388)         push   A
06E7: 52 FB    MOV   A,[X-5]            (0389)         mov    A, [X+TxCArrayMSB]                               ;get the write buf addr
06E9: 08       PUSH  A                  (0390)         push   A                                                                                        ;this will be ignored
06EA: 52 FC    MOV   A,[X-4]            (0391)         mov    A, [X+TxCArrayLSB]                               ;get the write buf addr
06EC: 08       PUSH  A                  (0392)         push   A
                                        (0393) 
06ED: 92 E3    CALL  0x09D2             (0394)         call  I2CHW_1_InitFlashRead                        ;sets the addr and byte count to write to
06EF: 38 FC    ADD   SP,0xFC            (0395)         add SP, -4
06F1: 20       POP   X                  (0396)         pop X                                                   ;restore X to be used for the rest of this routine
                                        (0397) 
                                        (0398)     ;or  [I2CHW_1_RsrcStatus],I2C_READFLASH
06F2: 51 03    MOV   A,[0x3]            (0399)     mov   A,[I2CHW_1_SlaveAddr]
06F4: 48 F9 01 TST   [X-7],0x1          (0400)     tst   [x+TxMode],I2CHW_1_RepStart                      ; Check if a Start or RepeatStart
06F7: B0 0A    JNZ   0x0702             (0401)     jnz   DoCRestartTx                                     ; should executed.
06F9: 49 D7 01 TST   REG[0xD7],0x1      (0402)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
06FC: BF 77    JNZ   0x0674             (0403)     jnz   DoRestartRx
06FE: 90 A0    CALL  0x07A0             (0404)     call  I2C_DoStart                                      ; Send a start and address.
0700: 80 03    JMP   0x0704             (0405)     jmp   DoCTxAck
                                        (0406) DoCRestartTx:
0702: 90 05    CALL  0x0709             (0407)     call  I2C_DoBufferRepeatStart                          ; Send a repeat start and address.
                                        (0408) 
                                        (0409) DoCTxAck:                                                  ; Test to see if Slave is ACKed
                                        (0410) 
                                        (0411) CWriteSlaveAck:
0704: 70 3F    AND   F,0x3F             
0706: 71 C0    OR    F,0xC0             (0412)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0413)     RAM_EPILOGUE RAM_USE_CLASS_4
0708: 7F       RET                      (0414)     ret
                                        (0415) 
                                        (0416) .ENDSECTION
                                        (0417) 
                                        (0418) .SECTION
                                        (0419) ;-----------------------------------------------------------------------------
                                        (0420) ;  FUNCTION NAME: I2C_DoBufferRepeatStart
                                        (0421) ;
                                        (0422) ;  DESCRIPTION:
                                        (0423) ;    Send repeated start condition and send slave address for buffered transfers.
                                        (0424) ;
                                        (0425) ;-----------------------------------------------------------------------------
                                        (0426) ;
                                        (0427) ;  ARGUMENTS:
                                        (0428) ;     This routine is called internally only.  It is not exported or intended as an API
                                        (0429) ;
                                        (0430) ;  RETURNS:
                                        (0431) ;    None
                                        (0432) ;
                                        (0433) ;  SIDE EFFECTS:
                                        (0434) ;    The A and X registers may be modified by this or future implementations
                                        (0435) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0436) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0437) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0438) ;    functions.
                                        (0439) ;          
                                        (0440) ;  THEORY of OPERATION or PROCEDURE:
                                        (0441) ;    This is similar to the I2C_DoRepeatStart entry point but this function does not
                                        (0442) ;    wait for the byte_complete flag.  That is this is not polled and is therefore compatible
                                        (0443) ;    with the buffered read and write functions (above).
                                        (0444) ;
                                        (0445) ;-----------------------------------------------------------------------------
                                        (0446) 
                                        (0447) I2C_DoBufferRepeatStart:
                                        (0448)     RAM_PROLOGUE RAM_USE_CLASS_4
0709: 62 D0 00 MOV   REG[0xD0],0x0      (0449) 	RAM_SETPAGE_CUR >I2CHW_1_SlaveAddr
                                        (0450)     ;here the path through the routine is dependent on the previous transmission.
                                        (0451)         ; 1. a slave being written too must have acked or nakk'ed the previous byte (generating a Byte complete
                                        (0452)         ; I2C interrupt
                                        (0453)         ; 2a. the master must NAK the byte if he is reading from the slave.
                                        (0454)         ; We do have to look at the status of the I2C block to see what is going on because if there was a
                                        (0455)         ; previous write to a slave it may have ack'ed or nak'ed so we set an address and attempt a repeat start
                                        (0456)         ; by setting the master restart bit and clearing to I2C_SCR (I2C_TX)
                                        (0457)         ; 2b. if we are reading from theslave we would NAK it by clearing the I2C_ACKOUT bit and writing I2C_TX to the
                                        (0458)         ; I2C_SCR reg.  (same as if we were writing to slave).
                                        (0459)         ; 3. once the ISR starts it will figure out which direction we are going with data (sending/receiving)
                                        (0460)         ;
070C: 60 D8    MOV   REG[0xD8],A        (0461)     mov   reg[I2CHW_1_DR], A
070E: 53 03    MOV   [0x3],A            (0462)         mov   [I2CHW_1_SlaveAddr], A
                                        (0463)         ;tst      reg[I2CHW_1_MSCR], I2CM_MASTEROP         ;do we even have control of the bus?
                                        (0464)         ;jz    notBusMasterErr
0710: 5D D9    MOV   A,REG[0xD9]        (0465)     mov   A, reg[I2CHW_1_MSCR]                             ;read the mscr register to look for pending master operations
0712: 21 0F    AND   A,0xF              (0466)     and   A, 0x0f                                          ;only look at the lower bits
0714: A0 11    JZ    0x0726             (0467)         jz    BusIdleSendStart
                                        (0468)         ; for a single master system this should not be an issue,
                                        (0469)         ; so we'll go ahead and request the restart.  If a stop condition was already generated
                                        (0470)         ; the state machine will automatically generate a start instead.
                                        (0471) 
                                        (0472)         ;SetI2CHW_1_SCR I2CM_RESTRT
                                        (0473)     ;mov   reg[I2CHW_1_MSCR], I2CM_RESTRT
                                        (0474)         ;SetI2CHW_1_SCR          I2C_TX                                ;even though the restart has been requested the state
                                        (0475)         ;mov      reg[I2CHW_1_SCR], I2C_TX                 ;even though the restart has been requested the state
                                        (0476) 
                                        (0477) ;IF I2CHW_1_THROTTLE_CLK_RATE
0716: 62 D9 02 MOV   REG[0xD9],0x2      (0478)         SetI2CHW_1_MSCR I2CM_RESTRT
                                        (0479) ;ELSE
                                        (0480) ;    mov   reg[I2CHW_1_MSCR], I2CM_RESTRT
                                        (0481) ;ENDIF
0719: 49 D7 04 TST   REG[0xD7],0x4      (0482)     tst   reg[I2CHW_1_SCR], I2C_TX
071C: B0 05    JNZ   0x0722             (0483)     jnz   I2C_RestartRecieve
                                        (0484) 
                                        (0485) ;IF I2CHW_1_THROTTLE_CLK_RATE
071E: 62 D7 04 MOV   REG[0xD7],0x4      (0486)     SetI2CHW_1_SCR I2C_TX                                  ;even though the restart has been requested the state
                                        (0487) ;ELSE
                                        (0488) ;    mov   reg[I2CHW_1_SCR], I2C_TX                        ;send Ack
                                        (0489) ;ENDIF
                                        (0490) 
                                        (0491)     RAM_EPILOGUE RAM_USE_CLASS_4
0721: 7F       RET                      (0492)     ret
                                        (0493) I2C_RestartRecieve:
                                        (0494) 
                                        (0495) ;IF I2CHW_1_THROTTLE_CLK_RATE
0722: 62 D7 00 MOV   REG[0xD7],0x0      (0496)     SetI2CHW_1_SCR 0                                       ;even though the restart has been requested the state
                                        (0497) ;ELSE
                                        (0498) ;    mov   reg[I2CHW_1_SCR], 0                             ;send Ack
                                        (0499) ;ENDIF
                                        (0500) 
                                        (0501)    RAM_EPILOGUE RAM_USE_CLASS_4
0725: 7F       RET                      (0502)    ret
                                        (0503) 
                                        (0504) BusIdleSendStart:
0726: 51 03    MOV   A,[0x3]            (0505)    mov    A, [I2CHW_1_SlaveAddr]
0728: 90 76    CALL  0x07A0             (0506)    call   I2C_DoStart
                                        (0507)    ;Since something appears to be messed up do the next best thing to a repeat start, send a start.
                                        (0508)    RAM_EPILOGUE RAM_USE_CLASS_4
072A: 7F       RET                      (0509)    ret
                                        (0510) 
                                        (0511) .ENDSECTION
                                        (0512) 
                                        (0513) .SECTION
                                        (0514) 
                                        (0515) ;-----------------------------------------------------------------------------
                                        (0516) ;  FUNCTION NAME: I2CHW_1_fSendRepeatStart
                                        (0517) ;
                                        (0518) ;  DESCRIPTION:
                                        (0519) ;    Send repeated start condition and send slave address.
                                        (0520) ;
                                        (0521) ;-----------------------------------------------------------------------------
                                        (0522) ;
                                        (0523) ;  ARGUMENTS:
                                        (0524) ;    I2CHW_1_bAddr - Contains the slave address and transfer direction.
                                        (0525) ;
                                        (0526) ;  RETURNS:
                                        (0527) ;    I2CHW_1_bSTatus - nonZero if a slave responds to a request. Zero otherwise
                                        (0528) ;    Acc register contains non zero value for success (contents of the i2C_SCR reg)  0 indicates failure
                                        (0529) ;    Returns a zero if the repeat start results in a NAK by an addressed device.
                                        (0530) ;
                                        (0531) ;  SIDE EFFECTS:
                                        (0532) ;    The A and X registers may be modified by this or future implementations
                                        (0533) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0534) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0535) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0536) ;    functions.
                                        (0537) ;          
                                        (0538) ;    Currently only the page pointer registers listed below are modified: 
                                        (0539) ;          CUR_PP
                                        (0540) ;
                                        (0541) ;  THEORY of OPERATION or PROCEDURE:
                                        (0542) ;    Prepare to send start by setting SCl and SDA high.
                                        (0543) ;    must be followed directly by I2CHW_1_start.
                                        (0544) ;
                                        (0545) ;-----------------------------------------------------------------------------
                                        (0546)  I2CHW_1_fSendRepeatStart:
                                        (0547) _I2CHW_1_fSendRepeatStart:
                                        (0548)     RAM_PROLOGUE RAM_USE_CLASS_4
072B: 62 D0 00 MOV   REG[0xD0],0x0      (0549) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus
                                        (0550)     ;wait if the bus is already busy...
072E: 08       PUSH  A                  (0551)     push  A
072F: 55 02 00 MOV   [0x2],0x0          (0552)     mov   [I2CHW_1_bStatus], 0x00
                                        (0553) I2CMSCR_NotReady4:
0732: 51 04    MOV   A,[0x4]            (0554)     mov    A, [I2CHW_1_RsrcStatus]                         ; test to see if previous command started ISR
0734: 47 04 80 TST   [0x4],0x80         (0555)     tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0556)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (0557)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0558)           ;For multi master operations, a pening start or restart
                                        (0559)           ;request might be OK, the master might be waiting to
                                        (0560)           ;acquire the bus from another master
0737: BF FA    JNZ   0x0732             (0561)     jnz   I2CMSCR_NotReady4
0739: 18       POP   A                  (0562)     pop   A
                                        (0563) 
                                        (0564) 
073A: 64       ASL   A                  (0565)     asl   a                                                ; Shift address to the left
073B: 79       DEC   X                  (0566)     dec   x                                                ; If zero, C flag will be set
073C: C0 03    JC    0x0740             (0567)     jc    I2C_DoRepeatStart                                ; Do a write if zero
073E: 29 01    OR    A,0x1              (0568)     or    a,0x01                                           ; Set Read flag
                                        (0569) 
                                        (0570) I2C_DoRepeatStart:
                                        (0571)     ;here the path through the routine is dependent on the previous transmission.
                                        (0572)         ; 1. a slave being written too must have acked or nakk'ed the previous byte (generating a Byte complete
                                        (0573)         ; I2C interrupt
                                        (0574)         ; 2. the master must NAK the byte if he is reading from the slave.
                                        (0575)         ; We don't have to look at the status of the I2C block to see what is going on because if there was a
                                        (0576)         ; previous write to a slave it may have ack'ed or nak'ed so we set an address and attempt a repeat start
                                        (0577)         ; by setting the master restart bit and writing to I2C_SCR (I2C_TX)
                                        (0578)         ; if we are reading from theslave we would NAK it by clearing the I2C_ACKOUT bit and writing I2C_TX to the
                                        (0579)         ; I2C_SCR reg.  (same as if we were writing to slave).
                                        (0580)         ;
0740: 60 D8    MOV   REG[0xD8],A        (0581)     mov   reg[I2CHW_1_DR], A
0742: 53 03    MOV   [0x3],A            (0582)     mov   [I2CHW_1_SlaveAddr], A
0744: 49 D9 04 TST   REG[0xD9],0x4      (0583)     tst       reg[I2CHW_1_MSCR], I2CM_MASTEROP             ;do we even have control of the bus?
0747: A0 1C    JZ    0x0764             (0584)     jz    notBusMaster1
                                        (0585)     ;SetI2CHW_1_MSCR  I2CM_RESTRT
                                        (0586)     ;mov   reg[I2CHW_1_MSCR], I2CM_RESTRT
                                        (0587)     ;SetI2CHW_1_SCR         I2C_TX                         ;even though the restart has been requested the state
                                        (0588)     ;mov      reg[I2CHW_1_SCR], I2C_TX                     ;even though the restart has been requested the state
                                        (0589)                                                                 ; machine is stalling the SCL and has to be 'released'
                                        (0590) ;IF I2CHW_1_THROTTLE_CLK_RATE
0749: 62 D9 02 MOV   REG[0xD9],0x2      (0591)     SetI2CHW_1_MSCR I2CM_RESTRT
074C: 62 D7 00 MOV   REG[0xD7],0x0      (0592)     SetI2CHW_1_SCR  0                                      ;getting a restart out requires a 0 into the SCR reg
                                        (0593) ;ELSE
                                        (0594) ;    mov   reg[I2CHW_1_MSCR], I2CM_RESTRT
                                        (0595) ;    mov   reg[I2CHW_1_SCR], 0                             ;getting a restart out requires a 0 into the SCR reg
                                        (0596) ;ENDIF
                                        (0597) 
                                        (0598) WaitRepStrtCompl:
074F: 5D D7    MOV   A,REG[0xD7]        (0599)     mov   A,  reg[I2CHW_1_SCR]
0751: 49 D7 01 TST   REG[0xD7],0x1      (0600)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ; Test to see if Slave ACKed
0754: AF FA    JZ    0x074F             (0601)     jz    WaitRepStrtCompl
0756: 49 D7 02 TST   REG[0xD7],0x2      (0602)     tst   reg[I2CHW_1_SCR], I2C_LST_BIT
0759: B0 07    JNZ   0x0761             (0603)     jnz   Err_Exit_RepStart
075B: 55 02 01 MOV   [0x2],0x1          (0604)     mov   [I2CHW_1_bStatus], 0x01
075E: 50 01    MOV   A,0x1              (0605)     mov   A, 01
                                        (0606)     RAM_EPILOGUE RAM_USE_CLASS_4
0760: 7F       RET                      (0607)     ret
                                        (0608) 
                                        (0609) Err_Exit_RepStart:
0761: 50 00    MOV   A,0x0              (0610)     mov   A, 0
                                        (0611)     RAM_EPILOGUE RAM_USE_CLASS_4
0763: 7F       RET                      (0612)     ret
                                        (0613) 
                                        (0614)  notBusMaster1:
                                        (0615)     ;SetI2CHW_1_MSCR 0
                                        (0616)     ;mov reg[I2CHW_1_MSCR], 0                              ;we certainly cant restart if we've not Master
                                        (0617)     ;WHAT else should be done for this case?  Some sort of improper operation is being attempted.
0764: 50 00    MOV   A,0x0              (0618)     mov   A, 0
                                        (0619)     RAM_EPILOGUE RAM_USE_CLASS_4
0766: 7F       RET                      (0620)     ret
                                        (0621) 
                                        (0622) .ENDSECTION
                                        (0623) 
                                        (0624) .SECTION
                                        (0625) ;-----------------------------------------------------------------------------
                                        (0626) ;  FUNCTION NAME: I2CHW_1_fSendStart
                                        (0627) ;
                                        (0628) ;  DESCRIPTION:
                                        (0629) ;    Generates start condition and sends slave address.
                                        (0630) ;
                                        (0631) ;-----------------------------------------------------------------------------
                                        (0632) ;
                                        (0633) ;  ARGUMENTS:
                                        (0634) ;    A => Contains the slave address.
                                        (0635) ;
                                        (0636) ;  RETURNS:
                                        (0637) ;    I2CHW_1_bSTatus - nonZero if a slave responds to a request. Zero otherwise
                                        (0638) ;    Acc register contains non zero value for success (contents of the i2C_SCR reg)  0 indicates failure
                                        (0639) ;    Returns a zero if the repeat start results in a NAK by an addressed device.
                                        (0640) ;
                                        (0641) ;  SIDE EFFECTS:
                                        (0642) ;    The A and X registers may be modified by this or future implementations
                                        (0643) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0644) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0645) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0646) ;    functions.
                                        (0647) ;          
                                        (0648) ;    Currently only the page pointer registers listed below are modified: 
                                        (0649) ;          CUR_PP
                                        (0650) ;
                                        (0651) ;  THEORY of OPERATION or PROCEDURE:
                                        (0652) ;   Send start by setting SDA low while SCL is high. Set
                                        (0653) ;   SCL low in preparation to send address. 
                                        (0654) ;   Sends address, waits for byte complete
                                        (0655) ;   An address must be followed by a read or write of data if it was acked by a slave
                                        (0656) ;
                                        (0657) ;  WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                        (0658) ;   flag is set to return.
                                        (0659) ;
                                        (0660) ;
                                        (0661) ;-----------------------------------------------------------------------------
                                        (0662)  I2CHW_1_fSendStart:
                                        (0663) _I2CHW_1_fSendStart:
                                        (0664)     RAM_PROLOGUE RAM_USE_CLASS_4
0767: 62 D0 00 MOV   REG[0xD0],0x0      (0665) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus 
                                        (0666)     ;wait if the bus is already busy...
076A: 08       PUSH  A                  (0667)     push  A
076B: 55 02 00 MOV   [0x2],0x0          (0668)     mov   [I2CHW_1_bStatus], 0x00
                                        (0669) I2CMSCR_NotReady5:
076E: 51 04    MOV   A,[0x4]            (0670)     mov    A, [I2CHW_1_RsrcStatus]                         ; test to see if previous command started ISR
0770: 47 04 80 TST   [0x4],0x80         (0671)     tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0672)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
                                        (0673)     ;and   A, 0x0f                                           ;only look at the lower bits
                                        (0674)           ;For multi master operations, a pening start or restart
                                        (0675)           ;request might be OK, the master might be waiting to
                                        (0676)           ;acquire the bus from another master
0773: BF FA    JNZ   0x076E             (0677)     jnz   I2CMSCR_NotReady5
0775: 18       POP   A                  (0678)     pop   A
                                        (0679) 
                                        (0680) 
                                        (0681)     ; disable the interrupt
                                        (0682)         ; *** NOT REENABLED ***
                                        (0683)         ;
0776: 41 DE FE AND   REG[0xDE],0xFE     (0684)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
0779: 49 D7 01 TST   REG[0xD7],0x1      (0685)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ;If there is a pending BYTE_COMPL here
                                        (0686)                                                                 ;it is highly probable that a start is not the
                                        (0687)                                                                                                                     ;correct thing to do.
                                        (0688)                                                                                                                     ;leaving
077C: B0 20    JNZ   0x079D             (0689)     jnz   Err_Exit_Start
                                        (0690) 
077E: 64       ASL   A                  (0691)     asl   a                                                ; Shift address to the left
077F: 79       DEC   X                  (0692)     dec   x                                                ; If zero, C flag will be set
0780: C0 03    JC    0x0784             (0693)     jc    I2C_SndWRStart                                   ; Do a write if zero
0782: 29 01    OR    A,0x1              (0694)     or    a,0x01                                           ; Set Read flag
                                        (0695) I2C_SndWRStart:
0784: 60 D8    MOV   REG[0xD8],A        (0696)     mov   reg[I2CHW_1_DR], A
0786: 53 03    MOV   [0x3],A            (0697)     mov   [I2CHW_1_SlaveAddr], A
                                        (0698)     ;SetI2CHW_1_MSCR, I2CM_SNDSTRT
                                        (0699)     ;mov   reg[I2CHW_1_MSCR], I2CM_SNDSTRT
                                        (0700) 
                                        (0701) ;IF I2CHW_1_THROTTLE_CLK_RATE
0788: 62 D9 01 MOV   REG[0xD9],0x1      (0702)     SetI2CHW_1_MSCR I2CM_SNDSTRT
                                        (0703) ;ELSE
                                        (0704) ;    mov   reg[I2CHW_1_MSCR], I2CM_SNDSTRT
                                        (0705) ;ENDIF
                                        (0706) 
                                        (0707) 
                                        (0708) WaitStrtByteCompl:
078B: 5D D7    MOV   A,REG[0xD7]        (0709)     mov   A,  reg[I2CHW_1_SCR]
078D: 49 D7 01 TST   REG[0xD7],0x1      (0710)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ; Test to see if Slave ACKed
0790: AF FA    JZ    0x078B             (0711)     jz    WaitStrtByteCompl
0792: 49 D7 02 TST   REG[0xD7],0x2      (0712)     tst   reg[I2CHW_1_SCR], I2C_LST_BIT
0795: B0 07    JNZ   0x079D             (0713)     jnz   Err_Exit_Start
0797: 55 02 01 MOV   [0x2],0x1          (0714)     mov   [I2CHW_1_bStatus], 0x01
079A: 50 01    MOV   A,0x1              (0715)     mov   A, 01
                                        (0716)     RAM_EPILOGUE RAM_USE_CLASS_4
079C: 7F       RET                      (0717)     ret
                                        (0718) Err_Exit_Start:
079D: 50 00    MOV   A,0x0              (0719)     mov   A, 0
                                        (0720)     RAM_EPILOGUE RAM_USE_CLASS_4
079F: 7F       RET                      (0721)     ret
                                        (0722) 
                                        (0723) I2C_DoStart:
                                        (0724)     RAM_PROLOGUE RAM_USE_CLASS_4
07A0: 62 D0 00 MOV   REG[0xD0],0x0      (0725)     RAM_SETPAGE_CUR >I2CHW_1_SlaveAddr
                                        (0726)     ;here we are not required to test for master operation since we are only attempting to gain control of the bus
                                        (0727)     ; by attempting to assert a Start
                                        (0728)     
07A3: 60 D8    MOV   REG[0xD8],A        (0729)     mov   reg[I2CHW_1_DR], A
07A5: 53 03    MOV   [0x3],A            (0730)     mov   [I2CHW_1_SlaveAddr], A
                                        (0731)     ;SetI2CHW_1_MSCR  I2CM_SNDSTRT
                                        (0732)     ;mov   reg[I2CHW_1_MSCR], I2CM_SNDSTRT
                                        (0733) 
                                        (0734) ;IF I2CHW_1_THROTTLE_CLK_RATE
07A7: 62 D9 01 MOV   REG[0xD9],0x1      (0735)     SetI2CHW_1_MSCR I2CM_SNDSTRT
                                        (0736) ;ELSE
                                        (0737) ;    mov   reg[I2CHW_1_MSCR], I2CM_SNDSTRT
                                        (0738) ;ENDIF
                                        (0739)     RAM_EPILOGUE RAM_USE_CLASS_4
07AA: 7F       RET                      (0740)     ret
                                        (0741) ;
                                        (0742) ;   DO NOT PLACE
                                        (0743) ;   .SECTION
                                        (0744) ;   .ENDSECTION
                                        (0745) ;   _fSendStart USES CODE BELOW
                                        (0746) ;
                                        (0747) ;-----------------------------------------------------------------------------
                                        (0748) ;  FUNCTION NAME: I2CHW_1_fWrite
                                        (0749) ;
                                        (0750) ;  DESCRIPTION:
                                        (0751) ;    Writes a byte to the I2C master bus.
                                        (0752) ;
                                        (0753) ;-----------------------------------------------------------------------------
                                        (0754) ;
                                        (0755) ;  ARGUMENTS:
                                        (0756) ;    A contains Data to be written to I2C slave.
                                        (0757) ;
                                        (0758) ;  RETURNS:
                                        (0759) ;    1 If ACKed, else 0
                                        (0760) ;
                                        (0761) ;  SIDE EFFECTS:
                                        (0762) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0763) ;
                                        (0764) ; - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0765) ;
                                        (0766) ;  FUNCTION NAME: I2CHW_1_fWrite
                                        (0767) ;
                                        (0768) ;  DESCRIPTION:
                                        (0769) ;    Writes a data byte to the I2C master bus. 
                                        (0770) ;
                                        (0771) ;  ARGUMENTS:
                                        (0772) ;    Reg A contains slave address.
                                        (0773) ;    I2CHW_1_bData - Contains data to be transmitted.
                                        (0774) ;
                                        (0775) ;  RETURNS:
                                        (0776) ;    I2CHW_1_bStatus - Cleared if a slave responds to a request. Set otherwise
                                        (0777) ;
                                        (0778) ;  SIDE EFFECTS:
                                        (0779) ;    The A and X registers may be modified by this or future implementations
                                        (0780) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0781) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0782) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0783) ;    functions.
                                        (0784) ;          
                                        (0785) ;    Currently only the page pointer registers listed below are modified: 
                                        (0786) ;          CUR_PP
                                        (0787) ;
                                        (0788) ;    Send data byte to slave. .
                                        (0789) ;
                                        (0790) ;   WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                        (0791) ;    flag is set to return.
                                        (0792) ;
                                        (0793)  I2CHW_1_fWrite:
                                        (0794) _I2CHW_1_fWrite:
                                        (0795)     RAM_PROLOGUE RAM_USE_CLASS_4
07AB: 62 D0 00 MOV   REG[0xD0],0x0      (0796) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus
                                        (0797)     ; disable the interrupt
                                        (0798)         ; *** NOT REENABLED ***
                                        (0799)         ;
07AE: 60 D8    MOV   REG[0xD8],A        (0800)     mov   reg[I2CHW_1_DR],A                                ; Put data in Data Reg
07B0: 41 DE FE AND   REG[0xDE],0xFE     (0801)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
07B3: 5D D9    MOV   A,REG[0xD9]        (0802)     mov   A,  reg[I2CHW_1_MSCR]                            ;MSCR into A incase there is an error here
07B5: 49 D9 04 TST   REG[0xD9],0x4      (0803)     tst   reg[I2CHW_1_MSCR],I2CM_MASTEROP                  ;Do we have control of the bus?
07B8: A0 19    JZ    0x07D2             (0804)     jz    Err_Exit_fWrite
                                        (0805) 
07BA: 55 02 00 MOV   [0x2],0x0          (0806)     mov   [I2CHW_1_bStatus],0x00                           ; Clear ACK flag
                                        (0807)     ;SetI2CHW_1_SCR I2C_TX
                                        (0808)     ;mov   reg[I2CHW_1_SCR], I2C_TX                        ; Put data in Data Reg
                                        (0809) 
                                        (0810) ;IF I2CHW_1_THROTTLE_CLK_RATE
07BD: 62 D7 04 MOV   REG[0xD7],0x4      (0811)         SetI2CHW_1_SCR I2C_TX                              ; Put data in Data Reg
                                        (0812) ;ELSE
                                        (0813) ;    mov   reg[I2CHW_1_SCR], I2C_TX                        ; Put data in Data Reg
                                        (0814) ;ENDIF
                                        (0815) 
                                        (0816) 
                                        (0817) I2CHW_1_write:
                                        (0818) _I2CHW_1_write:
                                        (0819) ;    mov   reg[I2CHW_1_SCR],A                              ; Put data in bData
                                        (0820) ;   jmp   I2CHW_1_get_ack                                  ; This jump is not required since it falls
                                        (0821) 
                                        (0822) WaitTXByteCompl:
07C0: 5D D7    MOV   A,REG[0xD7]        (0823)     mov   A, reg[I2CHW_1_SCR]
07C2: 49 D7 01 TST   REG[0xD7],0x1      (0824)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ; Test to see if Slave ACKed
07C5: AF FA    JZ    0x07C0             (0825)     jz    WaitTXByteCompl
07C7: 49 D7 02 TST   REG[0xD7],0x2      (0826)     tst   reg[I2CHW_1_SCR], I2C_LST_BIT
07CA: B0 07    JNZ   0x07D2             (0827)     jnz   Err_Exit_fWrite
07CC: 55 02 FF MOV   [0x2],0xFF         (0828)     mov   [I2CHW_1_bStatus], 0xff
07CF: 50 01    MOV   A,0x1              (0829)     mov   A, 01
                                        (0830)     RAM_EPILOGUE RAM_USE_CLASS_4
07D1: 7F       RET                      (0831)     ret
                                        (0832) 
                                        (0833) Err_Exit_fWrite:
07D2: 50 00    MOV   A,0x0              (0834)     mov   A, 0
07D4: 53 02    MOV   [0x2],A            (0835)     mov   [I2CHW_1_bStatus], A
                                        (0836)     RAM_EPILOGUE RAM_USE_CLASS_4
07D6: 7F       RET                      (0837)     ret
                                        (0838) 
                                        (0839) .ENDSECTION
                                        (0840) 
                                        (0841) .SECTION
                                        (0842) ;-----------------------------------------------------------------------------
                                        (0843) ;  FUNCTION NAME: I2CHW_1_get_ack
                                        (0844) ;
                                        (0845) ;  DESCRIPTION:
                                        (0846) ;    Get slave acknowledge response. Used to poll for I2C_BYTE_COMPL and then test Ack (I2C_LST_BIT)
                                        (0847) ;
                                        (0848) ;-----------------------------------------------------------------------------
                                        (0849) ;
                                        (0850) ;  ARGUMENTS:
                                        (0851) ;
                                        (0852) ;  RETURNS:
                                        (0853) ;    Sets flag in I2CHW_1_bStatus if ACKed by Slave.  !!!
                                        (0854) ;
                                        (0855) ;  SIDE EFFECTS:
                                        (0856) ;    The A and X registers may be modified by this or future implementations
                                        (0857) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0858) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0859) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0860) ;    functions.
                                        (0861) ;          
                                        (0862) ;    Currently only the page pointer registers listed below are modified: 
                                        (0863) ;          CUR_PP
                                        (0864) ;
                                        (0865) ;    Do the ack clock and check for Slave ACK
                                        (0866) ;
                                        (0867) I2CHW_1_get_ack:
                                        (0868) _I2CHW_1_get_ack:
                                        (0869)     RAM_PROLOGUE RAM_USE_CLASS_4
07D7: 62 D0 00 MOV   REG[0xD0],0x0      (0870) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus
07DA: 26 02 FE AND   [0x2],0xFE         (0871)     and [I2CHW_1_bStatus], ~I2CHW_1_SLAVE_ACKed
07DD: 49 D7 01 TST   REG[0xD7],0x1      (0872)     tst reg[I2CHW_1_SCR], I2C_BYTE_COMPL
07E0: BF F6    JNZ   0x07D7             (0873)     jnz I2CHW_1_get_ack
07E2: 49 D7 02 TST   REG[0xD7],0x2      (0874)     tst reg[I2CHW_1_SCR], I2C_LST_BIT
07E5: B0 04    JNZ   0x07EA             (0875)     jnz notAcked
07E7: 2E 02 01 OR    [0x2],0x1          (0876)     or [I2CHW_1_bStatus], I2CHW_1_SLAVE_ACKed
                                        (0877) notAcked:
                                        (0878)     RAM_EPILOGUE RAM_USE_CLASS_4
07EA: 7F       RET                      (0879)     ret
                                        (0880) 
                                        (0881) .ENDSECTION
                                        (0882) 
                                        (0883) .SECTION
                                        (0884) 
                                        (0885) ;-----------------------------------------------------------------------------
                                        (0886) ;  FUNCTION NAME: I2CHW_1_bRead
                                        (0887) ;
                                        (0888) ;  DESCRIPTION:
                                        (0889) ;    Reads 1 data byte from the I2C master bus.
                                        (0890) ;
                                        (0891) ;-----------------------------------------------------------------------------
                                        (0892) ;
                                        (0893) ;  ARGUMENTS:
                                        (0894) ;    Reg A Contains the Slave Address.
                                        (0895) ;    I2CHW_1_bStatus - Set for no ack to be followed by stop.
                                        (0896) ;    Clear for ack to indicate more data to follow.
                                        (0897) ;
                                        (0898) ;  RETURNS:
                                        (0899) ;    I2CHW_1_bData - Contains received data.
                                        (0900) ;
                                        (0901) ;  SIDE EFFECTS:
                                        (0902) ;    The A and X registers may be modified by this or future implementations
                                        (0903) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0904) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0905) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0906) ;    functions.
                                        (0907) ;          
                                        (0908) ;    Currently only the page pointer registers listed below are modified: 
                                        (0909) ;          CUR_PP
                                        (0910) ;
                                        (0911) ;    Must be followed by I2CHW_1_put_ack.
                                        (0912) ;    The I2CHW_1 interrupt should be disabled since this routine will poll the
                                        (0913) ;    reg[I2CHW_1_SCR] to determine when a byte is available
                                        (0914) ;
                                        (0915) ;   WARNING: this routine will disable the I2C interrupt.  It will wait until the I2C_BYTE_COMPLETE
                                        (0916) ;    flag is set to return.
                                        (0917) ;
                                        (0918) I2CHW_1_bRead:
                                        (0919) _I2CHW_1_bRead:
                                        (0920)     RAM_PROLOGUE RAM_USE_CLASS_4
07EB: 62 D0 00 MOV   REG[0xD0],0x0      (0921) 	RAM_SETPAGE_CUR >I2CHW_1_bStatus
                                        (0922)     ; disable the interrupt
                                        (0923)     ; *** NOT REENABLED ***
                                        (0924)     ;
07EE: 41 DE FE AND   REG[0xDE],0xFE     (0925)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
07F1: 49 D9 04 TST   REG[0xD9],0x4      (0926)     tst       reg[I2CHW_1_MSCR], I2CM_MASTEROP             ;do we even have control of the bus?
07F4: A0 28    JZ    0x081D             (0927)     jz    notBusMaster2
                                        (0928) 
07F6: 55 02 00 MOV   [0x2],0x0          (0929)     mov   [I2CHW_1_bStatus],0x00                           ; Clear ACK flag
                                        (0930)     ;or    I2CHW_1_SEND_ACK                                ; Set ACK flag
                                        (0931) ;
                                        (0932) ; Check for the special case of the first read after and address is sent
                                        (0933) ;
                                        (0934) 
07F9: 08       PUSH  A                  (0935)     push  A                                                ;preserve the information about wether to ACK or NAK this byte
07FA: 5D D7    MOV   A,REG[0xD7]        (0936)     mov   A, reg[I2CHW_1_SCR]
07FC: 49 D7 08 TST   REG[0xD7],0x8      (0937)     tst   reg[I2CHW_1_SCR], I2C_ADDRIN
07FF: A0 04    JZ    0x0804             (0938)     jz    WaitRXByteCompl                                  ;addr bit not set then this is a normal read
                                        (0939)     ;SetI2CHW_1_SCR 0
                                        (0940)     ;mov   reg[I2CHW_1_SCR], 0                             ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                        (0941) 
                                        (0942) ;IF I2CHW_1_THROTTLE_CLK_RATE
0801: 62 D7 00 MOV   REG[0xD7],0x0      (0943)     SetI2CHW_1_SCR 0                                       ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                        (0944) ;ELSE
                                        (0945) ;    mov   reg[I2CHW_1_SCR], 0                             ;clear the I2C_ADDR bit (to unstall SCL) & wait for next byte
                                        (0946) ;ENDIF
                                        (0947)                                                            ; through to I2CHW_1_put_ack.
                                        (0948) 
                                        (0949)     ;must DROP through to send an Ack and another byte,
                                        (0950)     ;to stop reading we NAK the slave
                                        (0951) WaitRXByteCompl:
0804: 49 D7 01 TST   REG[0xD7],0x1      (0952)     tst   reg[I2CHW_1_SCR],I2C_BYTE_COMPL                  ; Test to see if Slave ACKed
0807: AF FC    JZ    0x0804             (0953)     jz    WaitRXByteCompl
                                        (0954) 
0809: 18       POP   A                  (0955)     pop   A                                                ;recover the saved ACK/NAK flag
080A: 21 FF    AND   A,0xFF             (0956)     and   A,0xFF                                           ; Is Ack flag set"
080C: A0 0A    JZ    0x0817             (0957)     jz    exit_bRead_NOACK                                 ; Don't ACK
                                        (0958) 
                                        (0959)         ;now if the ACK flag was set, Ack the data which will release the bus and start the next byte in
                                        (0960)         ;otherwise do NOTHING to the SCR reg.  This will allow the calling routine to generate a repeat start
                                        (0961)         ;or a stop depending on it's preference.
                                        (0962) 
                                        (0963) 
080E: 5D D8    MOV   A,REG[0xD8]        (0964)     mov   A, reg[I2CHW_1_DR]                               ; Record data received
                                        (0965)     ;SetI2CHW_1_SCR I2C_ACKOUT
                                        (0966)     ;mov   reg[I2CHW_1_SCR], I2C_ACKOUT                    ; Record data received
                                        (0967) 
                                        (0968) ;IF I2CHW_1_THROTTLE_CLK_RATE
0810: 62 D7 10 MOV   REG[0xD7],0x10     (0969)     SetI2CHW_1_SCR I2C_ACKOUT                              ; Record data received
                                        (0970) ;ELSE
                                        (0971) ;    mov   reg[I2CHW_1_SCR], I2C_ACKOUT                    ; Record data received
                                        (0972) ;ENDIF
                                        (0973) 
0813: 55 02 01 MOV   [0x2],0x1          (0974)     mov   [I2CHW_1_bStatus],0x01                           ; Clear ACK flag
                                        (0975)     RAM_EPILOGUE RAM_USE_CLASS_4
0816: 7F       RET                      (0976)     ret
                                        (0977) 
                                        (0978) exit_bRead_NOACK:
0817: 5D D8    MOV   A,REG[0xD8]        (0979)     mov   A, reg[I2CHW_1_DR]                               ; Record data received
                                        (0980)     ; send no Ack or Nak, the calling routine will have to decide to NAK or execute a repeat start.
                                        (0981)     ; sending nothing leaves the bus held in wait until a decision is made.
0819: 55 02 00 MOV   [0x2],0x0          (0982)     mov   [I2CHW_1_bStatus],0x00                           ; Clear ACK flag
                                        (0983)     RAM_EPILOGUE RAM_USE_CLASS_4
081C: 7F       RET                      (0984)     ret
                                        (0985) 
                                        (0986) notBusMaster2:
081D: 55 02 FF MOV   [0x2],0xFF         (0987)    mov   [I2CHW_1_bStatus], 0xff
                                        (0988)    ;SetI2CHW_1_SCR 0
                                        (0989)    ;mov          reg[I2CHW_1_MSCR], 0                      ;we certainly cant restart if we've not Master
                                        (0990)    ;WHAT else should be done for this case?  Some sort of improper operation is being attempted.
                                        (0991)    RAM_EPILOGUE RAM_USE_CLASS_4
0820: 7F       RET                      (0992)    ret
                                        (0993) 
                                        (0994) .ENDSECTION
                                        (0995) 
                                        (0996) 
                                        (0997) .SECTION
                                        (0998) ;-----------------------------------------------------------------------------
                                        (0999) ;  FUNCTION NAME: I2CHW_1_SendStop
                                        (1000) ;
                                        (1001) ;  DESCRIPTION:
                                        (1002) ;    Assert stop condition.
                                        (1003) ;
                                        (1004) ;-----------------------------------------------------------------------------
                                        (1005) ;
                                        (1006) ;  ARGUMENTS: none
                                        (1007) ;
                                        (1008) ;  RETURNS: none
                                        (1009) ;
                                        (1010) ;  SIDE EFFECTS:
                                        (1011) ;    The A and X registers may be modified by this or future implementations
                                        (1012) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1013) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1014) ;    responsibility to perserve their values across calls to fastcall16 
                                        (1015) ;    functions.
                                        (1016) ;
                                        (1017) ;  THEORY of OPERATION or PROCEDURE:
                                        (1018) ;     Send stop by releasing SDA high while SCL high. When in Master Read Mode, this
                                        (1019) ;     is done by nak'ing a read from the slave, in Master Write Mode this is done by clearing
                                        (1020) ;     the I2C_TX bit in  reg[I2CHW_1_SCR].  In either case this is a zero written to
                                        (1021) ;     reg[I2CHW_1_SCR].
                                        (1022) ;
                                        (1023)  I2CHW_1_SendStop:
                                        (1024) _I2CHW_1_SendStop:
                                        (1025)     RAM_PROLOGUE RAM_USE_CLASS_1
0821: 49 D9 04 TST   REG[0xD9],0x4      (1026)     tst   reg[I2CHW_1_MSCR], I2CM_MASTEROP                 ;do we even have control of the bus?
0824: A0 04    JZ    0x0829             (1027)     jz    notBusMaster3
                                        (1028)     ;SetI2CHW_1_SCR 0
                                        (1029)     ;mov  reg[I2CHW_1_SCR], 0
                                        (1030) ;IF I2CHW_1_THROTTLE_CLK_RATE
0826: 62 D7 00 MOV   REG[0xD7],0x0      (1031)     SetI2CHW_1_SCR 0                                       ; Put data in Data Reg
                                        (1032) ;ELSE
                                        (1033) ;    mov   reg[I2CHW_1_SCR], 0                             ; Put data in Data Reg
                                        (1034) ;ENDIF
                                        (1035) 
                                        (1036) notBusMaster3:
                                        (1037)     RAM_EPILOGUE RAM_USE_CLASS_1
0829: 7F       RET                      (1038)     ret
(1039) .ENDSECTION
(1040) 
(1041) IF SYSTEM_SMALL_MEMORY_MODEL
(1042) .SECTION
(1043) ;-----------------------------------------------------------------------------
(1044) ;  FUNCTION NAME: I2CHW_1_fReadBytes
(1045) ;
(1046) ;  DESCRIPTION:
(1047) ;
(1048) ;-----------------------------------------------------------------------------
(1049) ;
(1050) ;  ARGUMENTS:
(1051) ;      A => Address of slave
(1052) ;      X => Pointer to other arguments.
(1053) ;    [x] => LSB of Array address to put data in.
(1054) ;  [X-1] => MSB of Array address to put data in (ignorned)
(1055) ;  [X-2] => Count of bytes to read.
(1056) ;  [X-3] => Mode flags that allow the programmer to set flags
(1057) ;           to determine if:
(1058) ;             0x01 => Use RepeatStart instead of Start
(1059) ;             0x02 => Don't send Stop
(1060) ;
(1061) ;  RETURNS:       None
(1062) ;
(1063) ;  SIDE EFFECTS:
(1064) ;    The A and X registers may be modified by this or future implementations
(1065) ;    of this function.  The same is true for all RAM page pointer registers in
(1066) ;    the Large Memory Model.  When necessary, it is the calling function's
(1067) ;    responsibility to perserve their values across calls to fastcall16 
(1068) ;    functions.
(1069) ;          
(1070) ;    Currently only the page pointer registers listed below are modified: 
(1071) ;          CUR_PP
(1072) ;
(1073) ;  THEORY of OPERATION or PROCEDURE:
(1074) ;    I2C and block must be operational.
(1075) ;    This routine will enable the I2C interrupt!
(1076) ;    If the I2CHW_ISR_ACTIVE indicates that the I2CHW_ISR is already running this routine will
(1077) ;    pend on the ISR_ACTIVE bit until it can run
(1078) ;
(1079) IF	(TOOLCHAIN & HITECH)
(1080) RxArray:      set   0
(1081) RxByteCount:  set  -2
(1082) RxMode:       set  -3
(1083) ELSE
(1084) RxArray:      equ   0
(1085) RxByteCount:  equ  -2
(1086) RxMode:       equ  -3
(1087) ENDIF
(1088) 
(1089) 
(1090)  I2CHW_1_fReadBytes:
(1091)     push  A
(1092) I2CMSCR_NotReady1Smm:
(1093)         mov    A, [I2CHW_1_RsrcStatus]                     ; test to see if previous command started ISR
(1094)         tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
(1095)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
(1096)     ;and   A, 0x0f                                           ;only look at the lower bits
(1097)           ;For multi master operations, a pening start or restart
(1098)           ;request might be OK, the master might be waiting to
(1099)           ;acquire the bus from another master
(1100)         jnz   I2CMSCR_NotReady1Smm
(1101)     pop   A
(1102)         or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE       ; flag set here and cleared by ISR
(1103)     asl   A                                                ; Shift address to the left to make
(1104)                                                            ; a complete byte with the R/W bit.
(1105)     or    A,0x01                                           ; OR the address with the Read bit.
(1106)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
(1107)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
(1108)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
(1109)     mov   A, [X+RxMode]                                                             ; place the RxMode in status so ISR can access it
(1110)     mov   [I2CHW_1_bStatus],A
(1111)     ;
(1112)         ;we must now initialize a read buffer using I2CHW_1_InitWrite
(1113)         ;
(1114)         push   X                                                ;preserve since it's used later
(1115)         mov    A, [X+RxByteCount]                               ;get the write buf size
(1116)         push   A
(1117)         push   A                                                                                            ;this will be ignored
(1118)         mov    A, [X+RxArray]                                   ;get the write buf addr
(1119)         push   A
(1120)         mov    X, sp
(1121)         dec    X
(1122)         call  I2CHW_1_InitWrite                            ;sets the addr and byte count to write to
(1123)         add SP, -3
(1124)         pop X                                                   ;restore X to be used for the rest of this routine
(1125) 
(1126)     mov   A,[I2CHW_1_SlaveAddr]
(1127)     tst   [x+RxMode],I2CHW_1_RepStart
(1128)     jnz   DoRestartRxSmm
(1129)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
(1130)     jnz   DoRestartRxSmm
(1131)     call  I2C_DoStart                                      ; Send a start and address.
(1132)     jmp   CheckRxAckSmm
(1133) DoRestartRxSmm:
(1134)     call  I2C_DoBufferRepeatStart                          ; Send a repeat start and address.
(1135)         ;note that REPEATSTART can only be used if this master currently has control of the bus and is at the end
(1136)         ; of or ending the current data transmission/reception.  This also requres that the software (this UM)
(1137)         ; as a whole be able to detect that a stop has not been sent previously in this transmission.
(1138) 
(1139) CheckRxAckSmm:                                                ; Test to see if Slave ACKed
(1140)         ;nothing to do here, a start and address are being transmitted, wait for the ISR to pick up, when it
(1141)         ;is finished.
(1142) ;End_RD:
(1143)     ret
(1144) 
(1145) .ENDSECTION
(1146) 
(1147) .SECTION
(1148) ;-----------------------------------------------------------------------------
(1149) ;  FUNCTION NAME: I2CHW_1_bWriteBytes
(1150) ;
(1151) ;  DESCRIPTION:
(1152) ;    Write multiple data bits to slave device.
(1153) ;
(1154) ;-----------------------------------------------------------------------------
(1155) ;
(1156) ;  ARGUMENTS:
(1157) ;     A => Address of slave
(1158) ;     X => Pointer to other arguments.
(1159) ;   [x] => LSB of Array address to put data in.
(1160) ; [X-1] => MSB of Array address to put data in (ignorned)
(1161) ; [X-2] => Count of bytes to write.
(1162) ; [X-3] => Mode flags that allow the programmer to set flags
(1163) ;          to determine if:
(1164) ;              0x01 => Use RePeatStart instead of Start
(1165) ;              0x02 => Don't send Stop
(1166) ;
(1167) ;
(1168) ;  RETURNS:     None
(1169) ;
(1170) ;  SIDE EFFECTS:
(1171) ;    The A and X registers may be modified by this or future implementations
(1172) ;    of this function.  The same is true for all RAM page pointer registers in
(1173) ;    the Large Memory Model.  When necessary, it is the calling function's
(1174) ;    responsibility to perserve their values across calls to fastcall16 
(1175) ;    functions.
(1176) ;          
(1177) IF	(TOOLCHAIN & HITECH)
(1178) TxArray:      set   0
(1179) TxByteCount:  set  -2
(1180) TxMode:       set  -3
(1181) ELSE
(1182) TxArray:      equ   0
(1183) TxByteCount:  equ  -2
(1184) TxMode:       equ  -3
(1185) ENDIF
(1186) 
(1187)  I2CHW_1_bWriteBytes:
(1188)     push  A
(1189) I2CMSCR_NotReady2Smm:
(1190)         mov    A, [I2CHW_1_RsrcStatus]                     ; test to see if previous command started ISR
(1191)         tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
(1192)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
(1193)     ;and   A, 0x0f                                           ;only look at the lower bits
(1194)           ;For multi master operations, a pening start or restart
(1195)           ;request might be OK, the master might be waiting to
(1196)           ;acquire the bus from another master
(1197)         jnz   I2CMSCR_NotReady2Smm
(1198)     pop   A
(1199)         or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE       ; flag set here and cleared at end of ISR
(1200)     asl   A                                                ; Shift address to the left to make
(1201)                                                            ; a complete byte with the R/W bit.
(1202)                                                            ; The ASL takes care of clearing bit 0.
(1203)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
(1204)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
(1205)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
(1206)     mov   A, [X+TxMode]                                                             ; place the TxMode in status so ISR can access it
(1207)     mov   [I2CHW_1_bStatus],A
(1208)     ;
(1209)         ;we must now initialize a read buffer using I2CHW_1_InitWrite
(1210)         ;
(1211)         push   X                                                ;preserve since it's used later
(1212)         inc    [X+TxByteCount]                                 ;increase this by one since the init routine will decrement it by 1
(1213)                                                                 ;but the ISR understands the original count passed (sigh...)(F.O.E.O.)
(1214)         mov    A, [X+TxByteCount]                               ;get the write buf size
(1215)         push   A
(1216)         push   A                                                                                            ;this will be ignored
(1217)         mov    A, [X+TxArray]                                   ;get the write buf addr
(1218)         push   A
(1219)         mov    X, sp
(1220)         dec    X
(1221)         call  I2CHW_1_InitRamRead                          ;sets the addr and byte count to write to
(1222)         add    SP, -3
(1223)         pop    X                                                ;restore X to be used for the rest of this routine
(1224)     ;and  [I2CHW_1_RsrcStatus],~I2C_READFLASH              ;shouldn't be needed should have been taken care of in InitRamRead routine
(1225) 
(1226) 
(1227)     mov   A,[I2CHW_1_SlaveAddr]
(1228)     tst   [x+TxMode],I2CHW_1_RepStart
(1229)     jnz   DoRestartTxSmm
(1230)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
(1231)     jnz   DoRestartRxSmm
(1232)     call  I2C_DoStart                                      ; Send a start and address.
(1233)     jmp   DoTxAckSmm
(1234) DoRestartTxSmm:
(1235)     call  I2C_DoBufferRepeatStart                          ; Send a repeat start and address.
(1236) DoTxAckSmm:
(1237) 
(1238) 
(1239) ;WriteSlaveAck:
(1240)     ret
(1241) 
(1242) .ENDSECTION
(1243) 
(1244) .SECTION
(1245) ;-----------------------------------------------------------------------------
(1246) ;  FUNCTION NAME: I2CHW_1_bWriteCBytes
(1247) ;
(1248) ;  DESCRIPTION:
(1249) ;    Write multiple data bits to slave device from ROM
(1250) ;
(1251) ;-----------------------------------------------------------------------------
(1252) ;
(1253) ;  ARGUMENTS:
(1254) ;      A => Address of slave
(1255) ;      X => Pointer to other arguments.
(1256) ;     [x] => LSB of ROM Array address to put data in.
(1257) ;   [X-1] => MSB of ROM Array address to put data in (ignorned)
(1258) ;   [X-2] => Count of bytes to write.
(1259) ;   [X-3] => Mode flags that allow the programmer to set flags
(1260) ;            to determine if:
(1261) ;               0x01 => Use RepeatStart instead of Start
(1262) ;               0x02 => Don't send Stop
(1263) ;
(1264) ;  RETURNS:
(1265) ;    None
(1266) ;
(1267) ;  SIDE EFFECTS:
(1268) ;    The A and X registers may be modified by this or future implementations
(1269) ;    of this function.  The same is true for all RAM page pointer registers in
(1270) ;    the Large Memory Model.  When necessary, it is the calling function's
(1271) ;    responsibility to perserve their values across calls to fastcall16 
(1272) ;    functions.
(1273) ;          
(1274) IF	(TOOLCHAIN & HITECH)
(1275) TxCArrayLSB:   set   0
(1276) TxCArrayMSB:   set  -1
(1277) TxCByteCount:  set  -2
(1278) TxCMode:       set  -3
(1279) ELSE
(1280) TxCArrayLSB:   equ   0
(1281) TxCArrayMSB:   equ  -1
(1282) TxCByteCount:  equ  -2
(1283) TxCMode:       equ  -3
(1284) ENDIF
(1285) 
(1286)  I2CHW_1_bWriteCBytes:
(1287)     push  A
(1288) I2CMSCR_NotReady3Smm:
(1289)         mov    A, [I2CHW_1_RsrcStatus]                     ; test to see if previous command started ISR
(1290)         tst    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
(1291)     ;mov   A, reg[I2CHW_1_MSCR]                            ;read the mscr register to look for pending master operations
(1292)     ;and   A, 0x0f                                           ;only look at the lower bits
(1293)           ;For multi master operations, a pening start or restart
(1294)           ;request might be OK, the master might be waiting to
(1295)           ;acquire the bus from another master
(1296)         jnz   I2CMSCR_NotReady3Smm
(1297)     pop   A
(1298)         or    [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE       ;lag set here but cleared in ISRf
(1299)         asl   A                                                 ; Shift address to the left to make
(1300)                                                            ; a complete byte with the R/W bit.
(1301)                                                            ; The ASL takes care of clearing bit 0.
(1302)     mov   [I2CHW_1_bStatus],0x00                           ; Clear all flags
(1303)     mov   [I2CHW_1_SlaveAddr], A                           ; preserve addr+r/w state for the ISR to use
(1304)     mov   reg[I2CHW_1_DR], A                               ; put the write addr into the I2C_DR reg
(1305)         mov   A, [X+RxMode]                                                             ; place the RxMode in status so ISR can access it
(1306)     mov   [I2CHW_1_bStatus],A
(1307)     ;
(1308)         ;we must now initialize a read buffer using I2CHW_1_InitWrite
(1309)         ;
(1310)         push   X                                                ;preserve X since it's used later
(1311)         mov    A, 0                                             ;get the write buf size (this is the hi order part)
(1312)         inc    [X+TxCByteCount]                                 ;increase this by one since the init routine will decrement it by 1
(1313)         jnc     . + 3                                           ;but the ISR understands the original count passed (sigh...)(F.O.E.O.)
(1314)         inc    A                                                                                        ;if the low order part of the count happened to roll to 0x00, inc the hi part
(1315)         push   A
(1316)         mov    A, [X+TxCByteCount]                              ;initFlasRead needs a 2 byte count this is the low ord byte
(1317)         push   A
(1318)         mov    A, [X+TxCArrayMSB]                               ;get the write buf addr
(1319)         push   A                                                                                        ;this will be ignored
(1320)         mov    A, [X+TxCArrayLSB]                               ;get the write buf addr
(1321)         push   A
(1322)         mov    X, sp
(1323)         dec    X
(1324)         call  I2CHW_1_InitFlashRead                        ;sets the addr and byte count to write to
(1325)         add SP, -4
(1326)         pop X                                                   ;restore X to be used for the rest of this routine
(1327)     ;or  [I2CHW_1_RsrcStatus],I2C_READFLASH
(1328)     mov   A,[I2CHW_1_SlaveAddr]
(1329)     tst   [x+TxMode],I2CHW_1_RepStart                      ; Check if a Start or RepeatStart
(1330)     jnz   DoCRestartTxSmm                                      ; should executed.
(1331)     tst   reg[I2CHW_1_SCR], I2C_BYTE_COMPL                 ; indicates the I2C bus is stalled
(1332)     jnz   DoRestartRxSmm
(1333)     call  I2C_DoStart                                      ; Send a start and address.
(1334)     jmp   DoCTxAckSmm
(1335) DoCRestartTxSmm:
(1336)     call  I2C_DoBufferRepeatStart                          ; Send a repeat start and address.
(1337) 
(1338) DoCTxAckSmm:                                                   ; Test to see if Slave is ACKed
(1339) 
(1340) ;CWriteSlaveAck:
(1341)         ret
(1342) 
(1343) .ENDSECTION
(1344) 
(1345) 
(1346) ENDIF	 ;SYSTEM_SMALL_MEMORY_MODEL
(1347) 
(1348) ; End of File I2CHW_1.asm
(1349) 
(1350) 
FILE: lib\i2chw_1int.asm
                                        (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: I2CHW_1INT.asm
                                        (0004) ;;   Version: 1.6, Updated on 2009/10/15 at 17:11:37
                                        (0005) ;;  Generated by PSoC Designer 5.0.1127.0
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2CHW Master Interrupt Service Routine
                                        (0008) ;;  This is the interrupt seveice routine for the Single Master I2C function.
                                        (0009) ;;-----------------------------------------------------------------------------
                                        (0010) ;;  Copyright (c) Cypress Semiconductor 2009. All Rights Reserved.
                                        (0011) ;;*****************************************************************************
                                        (0012) ;;*****************************************************************************
                                        (0013) 
                                        (0014) include "m8c.inc"
                                        (0015) include "memory.inc"
                                        (0016) include "I2CHW_1Common.inc"
                                        (0017) include "I2CHW_1Mstr.inc"
                                        (0018) 
                                        (0019) ;-----------------------------------------------
                                        (0020) ;  Global Symbols
                                        (0021) ;-----------------------------------------------
                                        (0022) 
                                        (0023) export     I2CHW_1_Read_Count
                                        (0024) export    _I2CHW_1_Read_Count
                                        (0025) export     I2CHW_1_Write_Count
                                        (0026) export    _I2CHW_1_Write_Count
                                        (0027) 
                                        (0028) export    pI2CHW_1_Read_BufLO
                                        (0029) export   _pI2CHW_1_Read_BufLO
                                        (0030) export    pI2CHW_1_Write_BufLO
                                        (0031) export   _pI2CHW_1_Write_BufLO
                                        (0032) export    I2CHW_1_RsrcStatus
                                        (0033) export   _I2CHW_1_RsrcStatus
                                        (0034) export    I2CHW_1_SlaveAddr
                                        (0035) export   _I2CHW_1_SlaveAddr
                                        (0036) 
                                        (0037) ;-----------------------------------------------
                                        (0038) ; WARNING: The variables below are deprecated
                                        (0039) ; and have been replaced with Read_BufLO
                                        (0040) ; and Write_BufLO
                                        (0041) ;-----------------------------------------------
                                        (0042) export    pI2CHW_1_Read_Buf
                                        (0043) export   _pI2CHW_1_Read_Buf
                                        (0044) export    pI2CHW_1_Write_Buf
                                        (0045) export   _pI2CHW_1_Write_Buf
                                        (0046) ;-----------------------------------------------
                                        (0047) ; END WARNING
                                        (0048) ;-----------------------------------------------
                                        (0049)  
                                        (0050) area InterruptRAM(RAM, REL, CON)
                                        (0051) 
                                        (0052) ;-----------------------------------------------
                                        (0053) ; Variable Allocation
                                        (0054) ;-----------------------------------------------
                                        (0055) 
                                        (0056)   I2CHW_1_SlaveAddr:
                                        (0057)  _I2CHW_1_SlaveAddr:                         blk      1
                                        (0058)   I2CHW_1_RsrcStatus:
                                        (0059)  _I2CHW_1_RsrcStatus:                        blk     1
                                        (0060)   I2CHW_1_Write_Count:
                                        (0061)  _I2CHW_1_Write_Count:                       blk    1
                                        (0062) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0063) export    pI2CHW_1_Write_BufHI
                                        (0064) export   _pI2CHW_1_Write_BufHI
                                        (0065) 
                                        (0066)  pI2CHW_1_Write_BufHI:
                                        (0067) _pI2CHW_1_Write_BufHI:                       blk     1
                                        (0068) ENDIF
                                        (0069) ;-----------------------------------------------
                                        (0070) ; WARNING: The variable below is deprecated
                                        (0071) ; and has been replaced Write_BufLO
                                        (0072) ;-----------------------------------------------
                                        (0073)  pI2CHW_1_Write_Buf:
                                        (0074) _pI2CHW_1_Write_Buf:
                                        (0075) ;-----------------------------------------------
                                        (0076) ; END WARNING
                                        (0077) ;-----------------------------------------------
                                        (0078)  pI2CHW_1_Write_BufLO:
                                        (0079) _pI2CHW_1_Write_BufLO:                       blk      1
                                        (0080) 
                                        (0081) IF I2CHW_1_READ_FLASH
                                        (0082) export    pI2CHW_1_Read_BufHI
                                        (0083) export   _pI2CHW_1_Read_BufHI
                                        (0084) 
                                        (0085)  pI2CHW_1_Read_BufHI:
                                        (0086) _pI2CHW_1_Read_BufHI:                        blk     1
                                        (0087) ELSE
                                        (0088) IF SYSTEM_LARGE_MEMORY_MODEL
                                        (0089) export    pI2CHW_1_Read_BufHI
                                        (0090) export   _pI2CHW_1_Read_BufHI
                                        (0091) 
                                        (0092)  pI2CHW_1_Read_BufHI:
                                        (0093) _pI2CHW_1_Read_BufHI:                        blk     1
                                        (0094) ENDIF
                                        (0095) ENDIF
                                        (0096) 
                                        (0097) ;-----------------------------------------------
                                        (0098) ; WARNING: The variable below is deprecated
                                        (0099) ; and has been replaced Read_BufLO
                                        (0100) ;-----------------------------------------------
                                        (0101)  pI2CHW_1_Read_Buf:
                                        (0102) _pI2CHW_1_Read_Buf:
                                        (0103) ;-----------------------------------------------
                                        (0104) ; END WARNING
                                        (0105) ;-----------------------------------------------
                                        (0106)  pI2CHW_1_Read_BufLO:
                                        (0107) _pI2CHW_1_Read_BufLO:                        blk       1
                                        (0108) 
                                        (0109) IF I2CHW_1_READ_FLASH
                                        (0110) export    I2CHW_1_Read_CountHI
                                        (0111) export   _I2CHW_1_Read_CountHI
                                        (0112) 
                                        (0113)  I2CHW_1_Read_CountHI:
                                        (0114) _I2CHW_1_Read_CountHI:                       blk    1
                                        (0115) ENDIF
                                        (0116) 
                                        (0117)  I2CHW_1_Read_Count:
                                        (0118) _I2CHW_1_Read_Count:                         blk      1
                                        (0119) 
                                        (0120) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0121) ;---------------------------------------------------
                                        (0122) ; Insert your custom declarations below this banner
                                        (0123) ;---------------------------------------------------
                                        (0124) 
                                        (0125) ;------------------------
                                        (0126) ; Includes
                                        (0127) ;------------------------
                                        (0128) 
                                        (0129) 	
                                        (0130) ;------------------------
                                        (0131) ;  Constant Definitions
                                        (0132) ;------------------------
                                        (0133) 
                                        (0134) 
                                        (0135) ;------------------------
                                        (0136) ; Variable Allocation
                                        (0137) ;------------------------
                                        (0138) 
                                        (0139) 
                                        (0140) ;---------------------------------------------------
                                        (0141) ; Insert your custom declarations above this banner
                                        (0142) ;---------------------------------------------------
                                        (0143) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0144) 
                                        (0145) 
                                        (0146) 
                                        (0147) AREA UserModules (ROM, REL)
                                        (0148) 
                                        (0149) 
                                        (0150) export _I2CHW_1_ISR
                                        (0151) ;;****************************************************
                                        (0152) ;; I2C_MASTER  main entry point from vector 60h
                                        (0153) ;;
                                        (0154) ;;****************************************************
                                        (0155) 
                                        (0156) 
                                        (0157) _I2CHW_1_ISR:
082A: 08       PUSH  A                  (0158)     push A
082B: 10       PUSH  X                  (0159)     push X
                                        (0160) IF SYSTEM_LARGE_MEMORY_MODEL
082C: 5D D3    MOV   A,REG[0xD3]        
082E: 08       PUSH  A                  (0161)     REG_PRESERVE IDX_PP
                                        (0162) ENDIF
                                        (0163) ;;==============================================================
                                        (0164) ;* Master only
                                        (0165)     ;here we shouldn't have to worry about arbitration, and not much about bus errors.
                                        (0166)     ;On the other hand there's no way to tell the difference between Single Master mode
                                        (0167)     ; and multi-Master mode.  So when Master mode is set, we may or may not need to do
                                        (0168)     ; arbitration.  This could be an equate in the User Module possibly.
                                        (0169) ;;==============================================================
                                        (0170) 
                                        (0171)     ;
                                        (0172)     ; stop trap is not recommendede becaus the stop bit cannot be cleared.  User may choose to enable
                                        (0173)         ; it however
                                        (0174)         ; Add code to handle stop condition here
                                        (0175)         ;
082F: 49 D7 08 TST   REG[0xD7],0x8      (0176)     tst reg[I2CHW_1_SCR], I2C_ADDRIN
0832: A0 18    JZ    0x084B             (0177)     jz DataState
                                        (0178)     ;test for a start condition sent out, or bus error, ack from slave, or (lost arb & addr)
                                        (0179) AddrState:
0834: 49 D9 01 TST   REG[0xD9],0x1      (0180)     tst reg[I2CHW_1_MSCR], I2CM_SNDSTRT
0837: B0 2F    JNZ   0x0867             (0181)     jnz NoStart
0839: 49 D7 02 TST   REG[0xD7],0x2      (0182)     tst reg[I2CHW_1_SCR], ( I2C_LST_BIT )                  ;must be a zero or no slave answered
083C: B0 1E    JNZ   0x085B             (0183)     jnz SlaveAddrNAK
                                        (0184)                                                            ;slave must have acked here
                                        (0185)                                                            ;here there needs to be some external state maintained by the Master that tells the
                                        (0186)                                                            ;isr to transmit or to receive since it is in control.
                                        (0187) 
083E: 47 03 01 TST   [0x3],0x1          (0188)     tst [I2CHW_1_SlaveAddr], 01                            ;bit 0 = 1 then read (from slave and put it in RAM,
                                        (0189)                                                            ;bit 0 = 0 then write to slave and get it from RAM or Flash
0841: B0 2E    JNZ   0x0870             (0190)     jnz I2C_ReadSlave1stByte                               ;bit 0 was 1
                                        (0191) 
                                        (0192) 
0843: 80 A7    JMP   0x08EB             (0193)     jmp I2C_WriteSlave1stByte                              ;bit 0 was 0
                                        (0194) IF SYSTEM_LARGE_MEMORY_MODEL
0845: 18       POP   A                  
0846: 60 D3    MOV   REG[0xD3],A        (0195)     REG_RESTORE IDX_PP
                                        (0196) ENDIF
0848: 20       POP   X                  (0197)     pop X
0849: 18       POP   A                  (0198)     pop A
084A: 7E       RETI                     (0199)     reti
                                        (0200) 
                                        (0201) 
                                        (0202) DataState:
084B: 2E 04 80 OR    [0x4],0x80         (0203)         or [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
084E: 47 03 01 TST   [0x3],0x1          (0204)     tst [I2CHW_1_SlaveAddr], 01                            ;bit 0 = 1 then read, bit 0 = 0 then write
0851: B0 2D    JNZ   0x087F             (0205)     jnz I2C_ReadSlave                                      ;bit 0 was 1
                                        (0206) 
                                        (0207)     ;test the [I2CHW_1_Write_Count] for a value of zero meaning were done and we shouldn't transmit another byte
                                        (0208)     ;merely return without doing anything, the foreground will generate a stop and figure out what
                                        (0209)     ;to do next
                                        (0210) 
                                        (0211)         ;;
                                        (0212)     ;;the buffer routine take care of deciding about how many bytes are left so I don't need to worry about it here
                                        (0213)     ;;
                                        (0214) StillDataToWrite:
0853: 80 9D    JMP   0x08F1             (0215)     jmp I2C_WriteSlave                                     ;bit 0 was 0
                                        (0216) IF SYSTEM_LARGE_MEMORY_MODEL
0855: 18       POP   A                  
0856: 60 D3    MOV   REG[0xD3],A        (0217)     REG_RESTORE IDX_PP
                                        (0218) ENDIF
0858: 20       POP   X                  (0219)     pop X
0859: 18       POP   A                  (0220)     pop A
085A: 7E       RETI                     (0221)     reti
                                        (0222) 
                                        (0223) 
                                        (0224) SlaveAddrNAK:
                                        (0225)     ;;
                                        (0226)     ;; all there is to do here is to return, the slave didn't respond so it's not there or needs
                                        (0227)         ;; to be tried later.
                                        (0228)     ;;
                                        (0229) ;@PSoC_UserCode_BODY4@ (Do not change this line.)
                                        (0230) ;---------------------------------------------------
                                        (0231) ; Insert your custom code below this banner
                                        (0232) ; to modify the way a NAK from a slave is handled
                                        (0233) ; possibly set a user defined status
                                        (0234) ;---------------------------------------------------
                                        (0235) 
                                        (0236) ;********************************************************
                                        (0237) ; End user I2C Buffered WRITE (to RAM) Customization
                                        (0238) ;********************************************************
                                        (0239) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0240) ;
                                        (0241) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0242) ;
085B: 62 D7 00 MOV   REG[0xD7],0x0      (0243)     SetI2CHW_1_SCR 0     ;sets the tx/rx bit to receive, generates a stop without sending any data
                                        (0244) 
                                        (0245) 
085E: 26 04 7F AND   [0x4],0x7F         (0246)     and [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
                                        (0247) 
                                        (0248) IF SYSTEM_LARGE_MEMORY_MODEL
0861: 18       POP   A                  
0862: 60 D3    MOV   REG[0xD3],A        (0249)     REG_RESTORE IDX_PP
                                        (0250) ENDIF
0864: 20       POP   X                  (0251)     pop X
0865: 18       POP   A                  (0252)     pop A
0866: 7E       RETI                     (0253)     reti
                                        (0254) 
                                        (0255) NoStart:
                                        (0256)     ;here might test loss of arbitration and the presence of an address bit indicating that the
                                        (0257)     ;Master is being addressed as a slave.
                                        (0258)         ;;
                                        (0259)         ;; there may be a need to indicate that there was a Master transmission
                                        (0260)         ;; failure or an unsuccessful attempt...
                                        (0261)         ;;
0867: 26 04 7F AND   [0x4],0x7F         (0262)         and [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
                                        (0263) IF SYSTEM_LARGE_MEMORY_MODEL
086A: 18       POP   A                  
086B: 60 D3    MOV   REG[0xD3],A        (0264)     REG_RESTORE IDX_PP
                                        (0265) ENDIF
086D: 20       POP   X                  (0266)     pop X
086E: 18       POP   A                  (0267)     pop A
086F: 7E       RETI                     (0268)     reti
                                        (0269) 
                                        (0270) I2C_ReadSlave1stByte:
0870: 2E 04 80 OR    [0x4],0x80         (0271)         or [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
0873: 26 04 FB AND   [0x4],0xFB         (0272)         and [I2CHW_1_RsrcStatus], ~I2CHW_RD_COMPLETE
                                        (0273) 
                                        (0274) ;read normal data in from slave immediately after the address is sent, there is no data to read
                                        (0275) ;but the bus is stalled at byte complete
                                        (0276) 
                                        (0277) ;
                                        (0278) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0279) ;
0876: 62 D7 00 MOV   REG[0xD7],0x0      (0280)     SetI2CHW_1_SCR 0     ;sets the tx/rx bit to receive, and clocks a byte in
                                        (0281) 
                                        (0282) 
                                        (0283) IF SYSTEM_LARGE_MEMORY_MODEL
0879: 18       POP   A                  
087A: 60 D3    MOV   REG[0xD3],A        (0284)     REG_RESTORE IDX_PP
                                        (0285) ENDIF
087C: 20       POP   X                  (0286)     pop X
087D: 18       POP   A                  (0287)     pop A
087E: 7E       RETI                     (0288)     reti
                                        (0289) 
                                        (0290) I2C_ReadSlave:                                             ;this is just a normal read
                                        (0291) 
                                        (0292) 
                                        (0293) ;;code snipped from old SW I2C below
                                        (0294) ;
                                        (0295) ; MASTER READ from SLAVE
                                        (0296) ; (and writing to it's own RAM--Write_Buf and Write_Cnt)
                                        (0297) ;
                                        (0298) ;@PSoC_UserCode_BODY1_V1.2@ (Do not change this line.)
                                        (0299) ;---------------------------------------------------
                                        (0300) ; Insert your custom code below this banner
                                        (0301) ;---------------------------------------------------
                                        (0302) 
                                        (0303) ;********************************************************
                                        (0304) ; By modifying the section from here down to the next comment block
                                        (0305) ; a user could process data for a custom I2C Master Read (write to RAM) application
                                        (0306) ; NOTE: I2C handshakes (ACK/NAK may be effected by any introduced bugs)
                                        (0307) ;********************************************************
087F: 47 02 04 TST   [0x2],0x4          (0308)    tst   [I2CHW_1_bStatus], fI2C_NAKnextWr
0882: B0 14    JNZ   0x0897             (0309)    jnz   InStoreData
                                        (0310)    ;
                                        (0311)    ;process write data here
                                        (0312)    ;
0884: 7A 05    DEC   [0x5]              (0313)    dec   [I2CHW_1_Write_Count]
0886: C0 4F    JC    0x08D6             (0314)    jc    CompleteRDXfer                                              ; carry set if value became -1
                                        (0315)    ;jz    InStoreData                                                                                             ;In theory overflow cant happen but stop the transaction anyway.
0888: 3C 05 00 CMP   [0x5],0x0          (0316)    cmp   [I2CHW_1_Write_Count], 00                                   ;set nak flag, dec count, and store data
088B: A0 03    JZ    0x088F             (0317)    jz    InNakNextByte
088D: 80 06    JMP   0x0894             (0318)    jmp   InNotBufEnd
                                        (0319) InNakNextByte:                                                       ;set the nakflag in I2CHW_1_bStatus
088F: 2E 02 04 OR    [0x2],0x4          (0320)    or    [I2CHW_1_bStatus], fI2C_NAKnextWr
0892: 80 04    JMP   0x0897             (0321)    jmp   InStoreData
                                        (0322) InNotBufEnd:
0894: 26 02 FB AND   [0x2],0xFB         (0323)    and   [I2CHW_1_bStatus], ~fI2C_NAKnextWr                          ;clear the nak flag in case it was set from a previous operation
                                        (0324) InStoreData:
                                        (0325)    ;This is the ONLY place this bit is set  This bit should never be cleared by the isr ONLY by the API ClrWrStatus()
0897: 2E 04 10 OR    [0x4],0x10         (0326)    or    [I2CHW_1_RsrcStatus], I2CHW_WR_NOERR                        ;set current status
                                        (0327) IF SYSTEM_LARGE_MEMORY_MODEL
089A: 51 06    MOV   A,[0x6]            (0328)    mov   A, [pI2CHW_1_Write_BufHI]
                                        (0329) ENDIF
089C: 60 D3    MOV   REG[0xD3],A        (0330)    RAM_SETPAGE_IDX A
089E: 58 07    MOV   X,[0x7]            (0331)    mov   X, [pI2CHW_1_Write_BufLO]
08A0: 5D D8    MOV   A,REG[0xD8]        (0332)    mov   A, reg[I2CHW_1_DR]
08A2: 70 3F    AND   F,0x3F             
08A4: 71 80    OR    F,0x80             (0333)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
08A6: 54 00    MOV   [X+0],A            (0334)    mov   [X], A
08A8: 70 3F    AND   F,0x3F             
08AA: 71 00    OR    F,0x0              (0335)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
08AC: 76 07    INC   [0x7]              (0336)    inc   [pI2CHW_1_Write_BufLO]
                                        (0337) 
08AE: 47 02 04 TST   [0x2],0x4          (0338)    tst   [I2CHW_1_bStatus], fI2C_NAKnextWr
08B1: B0 0A    JNZ   0x08BC             (0339)    jnz   NAK_this_one
                                        (0340) 
                                        (0341) ;********************************************************
                                        (0342) ; End user I2C Buffered WRITE (to RAM) Customization
                                        (0343) ;********************************************************
                                        (0344) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0345) ;;code snipped form SW I2C to maintain api compatibility above
                                        (0346) 
                                        (0347) ;
                                        (0348) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0349) ;
08B3: 62 D7 10 MOV   REG[0xD7],0x10     (0350)     SetI2CHW_1_SCR I2C_ACKOUT                                        ;send Ack
                                        (0351) 
                                        (0352) 
                                        (0353) IF SYSTEM_LARGE_MEMORY_MODEL
08B6: 18       POP   A                  
08B7: 60 D3    MOV   REG[0xD3],A        (0354)     REG_RESTORE IDX_PP
                                        (0355) ENDIF
08B9: 20       POP   X                  (0356)     pop X
08BA: 18       POP   A                  (0357)     pop A
08BB: 7E       RETI                     (0358)     reti
                                        (0359) 
                                        (0360) NAK_this_one:
                                        (0361) 
08BC: 26 02 FB AND   [0x2],0xFB         (0362)     and  [I2CHW_1_bStatus], ~fI2C_NAKnextWr
                                        (0363) 
                                        (0364)         ; *****
                                        (0365)         ; here we may need to look at the mode that this was called under
                                        (0366)         ; what does the user want done on the last byte.  Could be a send restart...
                                        (0367)         ; ******
08BF: 26 04 F8 AND   [0x4],0xF8         (0368)     and   [I2CHW_1_RsrcStatus], ~0x07                                ;clear the read status bits
08C2: 2E 04 01 OR    [0x4],0x1          (0369)     or    [I2CHW_1_RsrcStatus], I2CHW_RD_NOERR
08C5: 2E 04 04 OR    [0x4],0x4          (0370)     or    [I2CHW_1_RsrcStatus], I2CHW_RD_COMPLETE
                                        (0371) 
08C8: 26 02 03 AND   [0x2],0x3          (0372)         and [I2CHW_1_bStatus], (I2CHW_1_RepStart | I2CHW_1_NoStop)
08CB: A0 0A    JZ    0x08D6             (0373)         jz      CompleteRDXfer
08CD: 26 04 7F AND   [0x4],0x7F         (0374)         and   [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
                                        (0375) IF SYSTEM_LARGE_MEMORY_MODEL
08D0: 18       POP   A                  
08D1: 60 D3    MOV   REG[0xD3],A        (0376)     REG_RESTORE IDX_PP
                                        (0377) ENDIF
08D3: 20       POP   X                  (0378)     pop X
08D4: 18       POP   A                  (0379)     pop A
08D5: 7E       RETI                     (0380)         reti
                                        (0381)         ;if neither a repeat start or a NoStop, then this must be a CompleteXfer request.
                                        (0382)         ;The NAK (not I2C_SNDACK) bit in I2C_SCR below will automatically generate a stop
                                        (0383) 
                                        (0384) CompleteRDXfer:
                                        (0385) 
                                        (0386) ;
                                        (0387) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0388) ;
08D6: 62 D7 00 MOV   REG[0xD7],0x0      (0389)     SetI2CHW_1_SCR 0                                                 ;send Ack
                                        (0390) 
                                        (0391) 
08D9: 26 04 7F AND   [0x4],0x7F         (0392)     and   [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
                                        (0393) IF SYSTEM_LARGE_MEMORY_MODEL
08DC: 18       POP   A                  
08DD: 60 D3    MOV   REG[0xD3],A        (0394)     REG_RESTORE IDX_PP
                                        (0395) ENDIF
08DF: 20       POP   X                  (0396)     pop X
08E0: 18       POP   A                  (0397)     pop A
08E1: 7E       RETI                     (0398)     reti                                                             ;return and wait for the next interrupt (on data)
                                        (0399) 
                                        (0400) 
                                        (0401) AckTheRead:
                                        (0402) 
                                        (0403) ;
                                        (0404) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0405) ;
08E2: 62 D7 10 MOV   REG[0xD7],0x10     (0406)     SetI2CHW_1_SCR I2C_ACKOUT                                        ;send Ack
                                        (0407) 
                                        (0408) IF SYSTEM_LARGE_MEMORY_MODEL
08E5: 18       POP   A                  
08E6: 60 D3    MOV   REG[0xD3],A        (0409)     REG_RESTORE IDX_PP
                                        (0410) ENDIF
08E8: 20       POP   X                  (0411)     pop X
08E9: 18       POP   A                  (0412)     pop A
08EA: 7E       RETI                     (0413)     reti
                                        (0414) 
                                        (0415) 
                                        (0416) I2C_WriteSlave1stByte:
                                        (0417) ;write normal data to slave
08EB: 26 04 BF AND   [0x4],0xBF         (0418)         and [I2CHW_1_RsrcStatus], ~I2CHW_WR_COMPLETE
08EE: 2E 04 80 OR    [0x4],0x80         (0419)         or [I2CHW_1_RsrcStatus], I2CHW_ISR_ACTIVE
                                        (0420) 
                                        (0421) 
                                        (0422) I2C_WriteSlave:
                                        (0423) 
08F1: 49 D7 02 TST   REG[0xD7],0x2      (0424)     tst reg[I2CHW_1_SCR], ( I2C_LST_BIT )                  ;must be a zero or no slave answered
08F4: B0 4C    JNZ   0x0941             (0425)     jnz SlaveDataNAK
08F6: 50 04    MOV   A,0x4              (0426)         mov A, (I2C_TX)
08F8: 08       PUSH  A                  (0427)         push A
                                        (0428) 
                                        (0429) 
                                        (0430) 
                                        (0431) ;
                                        (0432) ;MASTER is WRITING TO SLAVE (& reading data from ram or flash buffer)
                                        (0433) ;
                                        (0434) ;;code snipped from SW I2C below
                                        (0435) 
                                        (0436) I2C_ObtainOutData:
                                        (0437) 
                                        (0438) 
                                        (0439) ;********************************************************
                                        (0440) ; here we need to get the next data to output (master-read)
                                        (0441) ; also set the status byte for use on exit
                                        (0442) ;********************************************************
                                        (0443) IF I2CHW_1_READ_FLASH
                                        (0444) ;@PSoC_UserCode_BODY2_V1.2@ (Do not change this line.)
                                        (0445) ;---------------------------------------------------
                                        (0446) ; Insert your custom code below this banner
                                        (0447) ; to modify the way a master might read non-volitile data
                                        (0448) ; to send.
                                        (0449) ;---------------------------------------------------
                                        (0450) 
                                        (0451)     tst  [I2CHW_1_RsrcStatus],I2CHW_READFLASH
                                        (0452)     jz   ReadOutData
                                        (0453) 
                                        (0454)     ;
                                        (0455)     ;get the data
                                        (0456)     ;
                                        (0457)     mov  X, [pI2CHW_1_Read_BufLO]
                                        (0458)     mov  A, [pI2CHW_1_Read_BufHI]
                                        (0459)     romx
                                        (0460)     mov  reg[I2CHW_1_DR],A
                                        (0461)     dec  [I2CHW_1_Read_Count]                                        ;calc addr lsb
                                        (0462)     jnc  NoDecHighCount
                                        (0463)     dec  [I2CHW_1_Read_CountHI]
                                        (0464) 
                                        (0465)     jc   MstrWRComplete
                                        (0466) 
                                        (0467) NoDecHighCount:
                                        (0468) 
                                        (0469)     inc  [pI2CHW_1_Read_BufLO]                                       ;set the next flash address to read
                                        (0470)     jnc  NoIncHiAddr
                                        (0471)     inc  [pI2CHW_1_Read_BufHI]
                                        (0472) NoIncHiAddr:
                                        (0473)    jmp   I2CNormalOutput
                                        (0474) ;
                                        (0475) ;****** THERE SHOULD BE NO WAY TO REACH THIS STATE WE'LL JUST TERMINATE THE ACTIVITY SINCE WERE THE MASTER
                                        (0476) ;********    MAY LEAVE IT IN TO DEAL WITH MULTI MASTER SLAVE CONFIGS THOUGH BUT NOT IN THIS FILE
                                        (0477) ;
                                        (0478) ;FlashRdOverflow:
                                        (0479)     ;deal with the over flow cond by resending last data byte (dec the low addr)
                                        (0480) 
                                        (0481) ;   or    [I2CHW_1_RsrcStatus], I2CHW_RD_OVERFLOW
                                        (0482) ;                                                                      ;set count back to 0
                                        (0483) ;   mov   [I2CHW_1_Read_CountHI], 0                                  ;functionally the same as incrementing ffff and less instructions
                                        (0484) ;   mov   [I2CHW_1_Read_Count], 0
                                        (0485) ;   jmp   I2CNormalRead
                                        (0486) 
                                        (0487) ;---------------------------------------------------
                                        (0488) ; Insert your custom code above this banner
                                        (0489) ;---------------------------------------------------
                                        (0490) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0491) 
                                        (0492) ENDIF
                                        (0493) ;@PSoC_UserCode_BODY3@ (Do not change this line.)
                                        (0494) ;---------------------------------------------------
                                        (0495) ; Insert your custom code below this banner
                                        (0496) ; to modify the way a master might read RAM data to send
                                        (0497) ; to an I2C device
                                        (0498) ; By replacing the section from here down to the next block
                                        (0499) ; a user could process data for a custom I2C READ application
                                        (0500) ;---------------------------------------------------
                                        (0501) ReadOutData:
                                        (0502)    ;read the current data byte
                                        (0503) IF SYSTEM_LARGE_MEMORY_MODEL
08F9: 51 08    MOV   A,[0x8]            (0504)    mov   A, [pI2CHW_1_Read_BufHI]
                                        (0505) ENDIF
08FB: 60 D3    MOV   REG[0xD3],A        (0506)    RAM_SETPAGE_IDX A
08FD: 58 09    MOV   X,[0x9]            (0507)    mov   X, [pI2CHW_1_Read_BufLO]
08FF: 70 3F    AND   F,0x3F             
0901: 71 80    OR    F,0x80             (0508)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b
0903: 52 00    MOV   A,[X+0]            (0509)    mov   A, [X]
0905: 70 3F    AND   F,0x3F             
0907: 71 00    OR    F,0x0              (0510)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_00b
0909: 60 D8    MOV   REG[0xD8],A        (0511)    mov   reg[I2CHW_1_DR], A
090B: 7A 0A    DEC   [0xA]              (0512)    dec   [I2CHW_1_Read_Count]
                                        (0513) 
090D: C0 0E    JC    0x091C             (0514)    jc    MstrWRComplete
090F: 76 09    INC   [0x9]              (0515)    inc   [pI2CHW_1_Read_BufLO]
0911: 80 01    JMP   0x0913             (0516)    jmp   I2CNormalOutput
                                        (0517) ;
                                        (0518) ;ram read overflow detected here, just resend the last location in the buffer
                                        (0519) ;
                                        (0520) ;********        THERE SHOULD BE NO WAY TO OVERFLOW FOR THIS CASE
                                        (0521) ;********    MAY LEAVE IT IN TO DEAL WITH MULTI MASTER SLAVE CONFIGS THOUGH BUT NOT IN THIS FILE
                                        (0522) ;
                                        (0523) ;RamRDOverflow:
                                        (0524) ;   or    [I2CHW_1_RsrcStatus], I2CHW_RD_OVERFLOW
                                        (0525) ;   inc   [I2CHW_1_Read_Count]                                       ; set back to zero
                                        (0526) 
                                        (0527) ;---------------------------------------------------
                                        (0528) ; End user I2C MASTER WRITE TO SLAVE /READ buffer customization section
                                        (0529) ; Insert your custom code above this banner
                                        (0530) ;---------------------------------------------------
                                        (0531) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0532) ;;code snipped form SW I2C to maintain api compatibility above
                                        (0533) I2CNormalOutput:
                                        (0534) 
                                        (0535)         ;load the bits to set in the I2C_ISR from the stack, The proper bit pattern was previously determined
                                        (0536)         ;and place there based on whether or not the previous transmission was our I2C address.
0913: 18       POP   A                  (0537)         pop   A
                                        (0538) 
                                        (0539) ;
                                        (0540) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0541) ;
0914: 60 D7    MOV   REG[0xD7],A        (0542)     SetI2CHW_1_SCR A                                                 ;Sets the I2C_TX bit in the I2C_SCR reg.
                                        (0543) 
                                        (0544) 
                                        (0545) IF SYSTEM_LARGE_MEMORY_MODEL
0916: 18       POP   A                  
0917: 60 D3    MOV   REG[0xD3],A        (0546)     REG_RESTORE IDX_PP
                                        (0547) ENDIF
0919: 20       POP   X                  (0548)     pop X
091A: 18       POP   A                  (0549)     pop A
091B: 7E       RETI                     (0550)     reti ;return and wait for the next interrupt (on data)
                                        (0551) 
                                        (0552) MstrWRComplete:
091C: 26 04 8F AND   [0x4],0x8F         (0553)    and   [I2CHW_1_RsrcStatus], ~0x70                                 ;clear the write status bits
091F: 2E 04 40 OR    [0x4],0x40         (0554)    or    [I2CHW_1_RsrcStatus], I2CHW_WR_COMPLETE
0922: 2E 04 10 OR    [0x4],0x10         (0555)    or    [I2CHW_1_RsrcStatus], I2CHW_WR_NOERR
                                        (0556) 
                                        (0557) 
                                        (0558) 
                                        (0559)         ; *****
                                        (0560)         ; here we may need to look at the mode that this was called under
                                        (0561)         ; what does the user want done on the last byte.  Could be a send restart...
                                        (0562)         ; ******
0925: 26 02 03 AND   [0x2],0x3          (0563)         and [I2CHW_1_bStatus], (I2CHW_1_RepStart | I2CHW_1_NoStop)
0928: A0 0B    JZ    0x0934             (0564)         jz      CompleteWRXfer
092A: 18       POP   A                  (0565)         pop  A                                                            ;clear the stack for return
092B: 26 04 7F AND   [0x4],0x7F         (0566)         and  [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
                                        (0567) 
                                        (0568) IF SYSTEM_LARGE_MEMORY_MODEL
092E: 18       POP   A                  
092F: 60 D3    MOV   REG[0xD3],A        (0569)     REG_RESTORE IDX_PP
                                        (0570) ENDIF
0931: 20       POP   X                  (0571)     pop X
0932: 18       POP   A                  (0572)     pop A
0933: 7E       RETI                     (0573)     reti
                                        (0574)         ;if neither a repeat start or a NoStop, then this must be a CompleteXfer request.
                                        (0575)         ; The release of the I2C_TX bit in I2C_SCR below will automatically generate a stop
                                        (0576) 
                                        (0577) CompleteWRXfer:
                                        (0578) 
0934: 18       POP   A                  (0579)    pop   A
                                        (0580) 
                                        (0581) ;
                                        (0582) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0583) ;
0935: 62 D7 00 MOV   REG[0xD7],0x0      (0584)     SetI2CHW_1_SCR 0                                                 ;this will release the bus and generate a stop condition
                                        (0585) 
0938: 26 04 7F AND   [0x4],0x7F         (0586)    and  [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
                                        (0587) IF SYSTEM_LARGE_MEMORY_MODEL
093B: 18       POP   A                  
093C: 60 D3    MOV   REG[0xD3],A        (0588)     REG_RESTORE IDX_PP
                                        (0589) ENDIF
093E: 20       POP   X                  (0590)    pop X
093F: 18       POP   A                  (0591)    pop A
0940: 7E       RETI                     (0592)    reti
                                        (0593) 
                                        (0594) SlaveDataNAK:
                                        (0595) ;must also fix up the data buffer.  While it is marginally safe to nak a byte as a slave and 
                                        (0596) ;store it.  It is NEVER safe as a master to notice that a written byte has been nak'ed by a 
                                        (0597) ;slave and fail to resend it.
                                        (0598) ;this piece of code fixes up the count and buffer that the master is using to get data from
                                        (0599) ;to re-transmit the byte when the next master write is done.
0941: 76 0A    INC   [0xA]              (0600)     inc  [I2CHW_1_Read_Count]                          ;calc addr lsb
                                        (0601) IF I2CHW_1_READ_FLASH
                                        (0602)     jnc  NoIncHighCount
                                        (0603)     inc  [I2CHW_1_Read_CountHI]
                                        (0604) 
                                        (0605) NoIncHighCount:
                                        (0606) ENDIF
0943: 7A 09    DEC   [0x9]              (0607)     dec  [pI2CHW_1_Read_BufLO]                         ;set the next flash address to read
                                        (0608) IF SYSTEM_LARGE_MEMORY_MODEL
0945: D0 03    JNC   0x0949             (0609)     jnc  NoDecHiAddr
0947: 7A 08    DEC   [0x8]              (0610)     dec  [pI2CHW_1_Read_BufHI]
                                        (0611) NoDecHiAddr:
                                        (0612) ELSE
                                        (0613) IF I2CHW_1_READ_FLASH
                                        (0614)     jnc  NoDecHiCAddr
                                        (0615)     dec  [pI2CHW_1_Read_BufHI]
                                        (0616) NoDecHiCAddr:
                                        (0617) ENDIF
                                        (0618) ENDIF
                                        (0619) 
                                        (0620)     ;;
                                        (0621)     ;; all there is to do here is to return & set status, the slave didn't want any more data
                                        (0622)     ;;
                                        (0623)         ;no pop needed because the nak is detected before the push happens above
                                        (0624) 
                                        (0625) ;
                                        (0626) ;;  CONTROL MACRO- writes to the SCR register and accounts for clock speed adjustments if necessary
                                        (0627) ;
0949: 62 D7 00 MOV   REG[0xD7],0x0      (0628)     SetI2CHW_1_SCR 0                                                 ;this will release the bus and generate a stop condition
                                        (0629) 
                                        (0630) 
                                        (0631) 
094C: 26 04 7F AND   [0x4],0x7F         (0632)         and [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
094F: 26 04 8F AND   [0x4],0x8F         (0633)     and   [I2CHW_1_RsrcStatus], ~0x70                                ;clear the write status bits
0952: 2E 04 40 OR    [0x4],0x40         (0634)     or    [I2CHW_1_RsrcStatus], I2CHW_WR_COMPLETE
0955: 2E 04 20 OR    [0x4],0x20         (0635)     or    [I2CHW_1_RsrcStatus], I2CHW_WR_OVERFLOW
                                        (0636) IF SYSTEM_LARGE_MEMORY_MODEL
0958: 18       POP   A                  
0959: 60 D3    MOV   REG[0xD3],A        (0637)     REG_RESTORE IDX_PP
                                        (0638) ENDIF
095B: 20       POP   X                  (0639)     pop X
095C: 18       POP   A                  (0640)     pop A
095D: 7E       RETI                     (0641)    reti
                                        (0642) 
                                        (0643) STOPTRAP:
                                        (0644)     ;
                                        (0645)     ;   If interrupt on STOP condition is enabled:
                                        (0646)     ;   Add user code to process stop (not recommended becuase I2C bus is NOT stalled and ISR
                                        (0647)         ;   may block reception of ongoing transactions/addresses
                                        (0648)         ;   STOP condition is never detected when a repeat start is used by the master.
                                        (0649)         ;
095E: 26 04 7F AND   [0x4],0x7F         (0650)     and [I2CHW_1_RsrcStatus], ~I2CHW_ISR_ACTIVE
                                        (0651) IF SYSTEM_LARGE_MEMORY_MODEL
0961: 18       POP   A                  
0962: 60 D3    MOV   REG[0xD3],A        (0652)     REG_RESTORE IDX_PP
                                        (0653) ENDIF
0964: 20       POP   X                  (0654)     pop X
0965: 18       POP   A                  (0655)     pop A
0966: 7E       RETI                     (0656)     reti
(0657) 
(0658) ; end of file I2CHW_1INT.asm
FILE: lib\i2chw_1common.asm
                                        (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: I2CHW_1Common.asm
                                        (0004) ;;   Version: 1.6, Updated on 2009/10/15 at 17:11:37
                                        (0005) ;;  Generated by PSoC Designer 5.0.1127.0
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2Cs User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2009. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "I2CHW_1Common.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ; include instance specific register definitions
                                        (0028) ;-----------------------------------------------
                                        (0029) 
                                        (0030) ;-----------------------------------------------
                                        (0031) ;  Global Symbols
                                        (0032) ;-----------------------------------------------
                                        (0033) ;-------------------------------------------------------------------
                                        (0034) ;  Declare the functions global for both assembler and C compiler.
                                        (0035) ;
                                        (0036) ;  Note that there are two names for each API. First name is
                                        (0037) ;  assembler reference. Name with underscore is name refence for
                                        (0038) ;  C compiler.  Calling function in C source code does not require
                                        (0039) ;  the underscore.
                                        (0040) ;-------------------------------------------------------------------
                                        (0041) 
                                        (0042) export    I2CHW_1_InitWrite
                                        (0043) export   _I2CHW_1_InitWrite
                                        (0044) export    I2CHW_1_InitRamRead
                                        (0045) export   _I2CHW_1_InitRamRead
                                        (0046) export    I2CHW_1_InitFlashRead
                                        (0047) export   _I2CHW_1_InitFlashRead
                                        (0048) export    I2CHW_1_bReadI2CStatus
                                        (0049) export   _I2CHW_1_bReadI2CStatus
                                        (0050) export    I2CHW_1_ClrRdStatus
                                        (0051) export   _I2CHW_1_ClrRdStatus
                                        (0052) export    I2CHW_1_ClrWrStatus
                                        (0053) export   _I2CHW_1_ClrWrStatus
                                        (0054) 
                                        (0055) 
                                        (0056) AREA UserModules (ROM, REL)
                                        (0057) 
                                        (0058) 
                                        (0059) .SECTION
                                        (0060) ;-----------------------------------------------------------------------------
                                        (0061) ;  FUNCTION NAME: I2CHW_1_InitWrite
                                        (0062) ;
                                        (0063) ;  DESCRIPTION:
                                        (0064) ;     Initializes a data buffer pointer for the slave to use to deposit data, and
                                        (0065) ;     zeroes the value of a count byte for the same buffer.
                                        (0066) ;
                                        (0067) ;-----------------------------------------------------------------------------
                                        (0068) ;
                                        (0069) ;  ARGUMENTS:  [SP-5]   -- count of bytes to write
                                        (0070) ;              [SP-4]   -- Hi order part of address Wrbuf
                                        (0071) ;              [SP-3]   -- Low order part of the address Wrbuf 
                                        (0072) ;
                                        (0073) ;  RETURNS:  none
                                        (0074) ;
                                        (0075) ;    Write Status bits are cleared
                                        (0076) ;
                                        (0077) ;  SIDE EFFECTS:
                                        (0078) ;    The A and X registers may be modified by this or future implementations
                                        (0079) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0080) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0081) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0082) ;    functions.
                                        (0083) ;          
                                        (0084) ;    Currently only the page pointer registers listed below are modified: 
                                        (0085) ;          CUR_PP
                                        (0086) ;
                                        (0087) ;    Write Status bits are cleared
                                        (0088) ;
                                        (0089) ;  THEORY of OPERATION or PROCEDURE:
                                        (0090) ;     The C compiler will always place a 0 (the upper order byte of the address pointer) in
                                        (0091) ;     the accumulator.  X register is the low order pointer.
                                        (0092) ;     IF a one byte buffer is established, set a flag to NAK the first written data byte.
                                        (0093) ;
                                        (0094) 
                                        (0095)  I2CHW_1_InitWrite:
                                        (0096) _I2CHW_1_InitWrite:
                                        (0097) 
                                        (0098) WrCnt:   equ -5
                                        (0099) WrBufHi: equ -4
                                        (0100) WrBufLo: equ -3
                                        (0101) 
                                        (0102) 	RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0103)     RAM_PROLOGUE RAM_USE_CLASS_2
0967: 10       PUSH  X                  (0104) 	push  X
0968: 4F       MOV   X,SP               (0105) 	mov   X, SP
0969: 79       DEC   X                  (0106)     dec   X                                                          ;set up the pointer for correct param access
096A: 08       PUSH  A                  (0107)     push  A
096B: 5D DE    MOV   A,REG[0xDE]        (0108)     mov   A, reg[I2CHW_1_INT_REG]
096D: 08       PUSH  A                  (0109)     push  A                                                           ;preserve flags prior to disabling int
096E: 41 DE FE AND   REG[0xDE],0xFE     (0110)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
                                        (0111) 
0971: 62 D0 00 MOV   REG[0xD0],0x0      (0112)     RAM_SETPAGE_CUR >I2CHW_1_bStatus						                           ;Set the Page Pointer for LMM
0974: 26 02 FB AND   [0x2],0xFB         (0113)     and    [I2CHW_1_bStatus], ~fI2C_NAKnextWr                        ;reset the nak-next-written-byte flag.
                                        (0114) IF SYSTEM_LARGE_MEMORY_MODEL
0977: 52 FC    MOV   A,[X-4]            (0115)     mov   A, [X + WrBufHi]                                           ;move wrbuf addr to A
0979: 53 06    MOV   [0x6],A            (0116)     mov   [pI2CHW_1_Write_BufHI], A
                                        (0117) ENDIF
097B: 52 FD    MOV   A,[X-3]            (0118)     mov   A, [X + WrBufLo]                                           ;move wrbuf addr to A
097D: 53 07    MOV   [0x7],A            (0119)     mov   [pI2CHW_1_Write_BufLO], A
097F: 52 FB    MOV   A,[X-5]            (0120)     mov   A, [X + WrCnt]                                               ;move Write_count to A
0981: 53 05    MOV   [0x5],A            (0121)     mov   [I2CHW_1_Write_Count], A
0983: 39 01    CMP   A,0x1              (0122)     cmp   A, 01                                                        ;if data buffer is one byte long or less
0985: A0 08    JZ    0x098E             (0123)     jz    I2CHW_1_SetNak
0987: C0 06    JC    0x098E             (0124)     jc    I2CHW_1_SetNak
0989: 26 04 8F AND   [0x4],0x8F         (0125)     and   [I2CHW_1_RsrcStatus], ~0x70                                ;clear the 0x10, 0x20 (Write status bits)
098C: 80 09    JMP   0x0996             (0126)     jmp   I2Cs_1_ResetFlgs
                                        (0127) 
                                        (0128) I2CHW_1_SetNak:
098E: 2E 02 04 OR    [0x2],0x4          (0129)     or    [I2CHW_1_bStatus], fI2C_NAKnextWr                          ;set the nak-next-written-byte flag.
0991: 26 04 8F AND   [0x4],0x8F         (0130)     and   [I2CHW_1_RsrcStatus], ~0x70                                ; clear the 0x10, 0x20 (Write status bits)
0994: 80 01    JMP   0x0996             (0131)     jmp   I2Cs_1_ResetFlgs
                                        (0132) 
                                        (0133) I2Cs_1_ResetFlgs:
0996: 18       POP   A                  (0134)     pop A
0997: 21 01    AND   A,0x1              (0135)     and A, I2CHW_1_INT_MASK                                                ; Only enable if it was previously enabled
0999: A0 04    JZ    0x099E             (0136)     jz  . + 5
099B: 43 DE 01 OR    REG[0xDE],0x1      (0137)     M8C_EnableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
099E: 18       POP   A                  (0138)     pop A
099F: 20       POP   X                  (0139)     pop X
                                        (0140) 	RAM_EPILOGUE RAM_USE_CLASS_4
09A0: 70 3F    AND   F,0x3F             
09A2: 71 C0    OR    F,0xC0             (0141)     RAM_EPILOGUE RAM_USE_CLASS_2
09A4: 7F       RET                      (0142)     ret
                                        (0143) 
                                        (0144) .ENDSECTION
                                        (0145) 
                                        (0146) .SECTION
                                        (0147) ;-----------------------------------------------------------------------------
                                        (0148) ;  FUNCTION NAME: I2CHW_1_InitRamRead
                                        (0149) ;
                                        (0150) ;  DESCRIPTION:
                                        (0151) ;     Initializes a data buffer pointer for the slave to use to retrieve data from,
                                        (0152) ;     and zeroes the value of a count byte for the same buffer.
                                        (0153) ;
                                        (0154) ;-----------------------------------------------------------------------------
                                        (0155) ;
                                        (0156) ;  ARGUMENTS:  [SP-5]  -- count of bytes to read
                                        (0157) ;              [SP-4]  -- Hi order part of addr to ReadBuf
                                        (0158) ;              [SP-3]  -- Low order part of the address to ReadBuf
                                        (0159) ;
                                        (0160) ;  RETURNS: none
                                        (0161) ;
                                        (0162) ;  SIDE EFFECTS:
                                        (0163) ;    The A and X registers may be modified by this or future implementations
                                        (0164) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0165) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0166) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0167) ;    functions.
                                        (0168) ;          
                                        (0169) ;    Currently only the page pointer registers listed below are modified: 
                                        (0170) ;          CUR_PP
                                        (0171) ;
                                        (0172) ;     Read Status bits are cleared
                                        (0173) ;
                                        (0174) ;  THEORY of OPERATION or PROCEDURE:
                                        (0175) ;     The C compiler will always place a 0 (the upper order byte of the address pointer) in
                                        (0176) ;     the accumulator.  X register is the low order pointer.
                                        (0177) ;
                                        (0178) 
                                        (0179)  I2CHW_1_InitRamRead:
                                        (0180) _I2CHW_1_InitRamRead:
                                        (0181) 
                                        (0182) RdCnt:     equ   -5
                                        (0183) RdBufHi:   equ   -4
                                        (0184) RdBufLo:   equ   -3
                                        (0185) 
                                        (0186)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0187) 	RAM_PROLOGUE RAM_USE_CLASS_4
09A5: 62 D0 00 MOV   REG[0xD0],0x0      (0188) 	RAM_SETPAGE_CUR >I2CHW_1_Read_Count
09A8: 10       PUSH  X                  (0189)     push  X
09A9: 4F       MOV   X,SP               (0190) 	mov   X, SP
09AA: 79       DEC   X                  (0191)     dec   X                                                          ;set up the pointer for correct param access
09AB: 08       PUSH  A                  (0192)     push  A
09AC: 5D DE    MOV   A,REG[0xDE]        (0193)     mov   A, reg[I2CHW_1_INT_REG]
09AE: 08       PUSH  A                  (0194)     push  A                                                            ;preserve flags prior to disabling int
09AF: 41 DE FE AND   REG[0xDE],0xFE     (0195)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
                                        (0196) 
                                        (0197) IF SYSTEM_LARGE_MEMORY_MODEL
09B2: 52 FC    MOV   A,[X-4]            (0198)     mov   A, [X + RdBufHi]                                           ;move wrbuf addr to A
09B4: 53 08    MOV   [0x8],A            (0199)     mov   [pI2CHW_1_Read_BufHI], A
                                        (0200) ENDIF
09B6: 52 FD    MOV   A,[X-3]            (0201)     mov   A, [X + RdBufLo]                                             ; move rdbuf addr to A
09B8: 53 09    MOV   [0x9],A            (0202)     mov   [pI2CHW_1_Read_BufLO], A
09BA: 52 FB    MOV   A,[X-5]            (0203)     mov   A, [X + RdCnt]                                               ; move RamRead_count to A
09BC: 53 0A    MOV   [0xA],A            (0204)     mov   [I2CHW_1_Read_Count], A
09BE: 7A 0A    DEC   [0xA]              (0205)     dec   [I2CHW_1_Read_Count]                                       ; since we decrement through zero...
09C0: 26 04 F0 AND   [0x4],0xF0         (0206)     and   [I2CHW_1_RsrcStatus], ~0x0f                                ; clear the lower 4 (read status bits)
                                        (0207) 
09C3: 18       POP   A                  (0208)     pop A
09C4: 21 01    AND   A,0x1              (0209)     and A, I2CHW_1_INT_MASK                                                ; Only enable if it was previously enabled
09C6: A0 04    JZ    0x09CB             (0210)     jz  . + 5
09C8: 43 DE 01 OR    REG[0xDE],0x1      (0211)     M8C_EnableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
09CB: 18       POP   A                  (0212)     pop A
09CC: 20       POP   X                  (0213)     pop X
                                        (0214) 
                                        (0215)     RAM_EPILOGUE RAM_USE_CLASS_4
09CD: 70 3F    AND   F,0x3F             
09CF: 71 C0    OR    F,0xC0             (0216)     RAM_EPILOGUE RAM_USE_CLASS_2
09D1: 7F       RET                      (0217)     ret
                                        (0218) 
                                        (0219) .ENDSECTION
                                        (0220) 
                                        (0221) .SECTION
                                        (0222) ;-----------------------------------------------------------------------------
                                        (0223) ;  FUNCTION NAME: I2CHW_1_InitFlashRead
                                        (0224) ;
                                        (0225) ;  DESCRIPTION:
                                        (0226) ;     Initializes a flash data buffer pointer for the slave to use to retrieve
                                        (0227) ;     data from, and zeroes the value of a count byte for the same buffer.
                                        (0228) ;
                                        (0229) ;-----------------------------------------------------------------------------
                                        (0230) ;
                                        (0231) ;  ARGUMENTS:  [SP-6]   -- Hi order part of flash Read count
                                        (0232) ;              [SP-5]   -- Low order part of flashRead counts
                                        (0233) ;              [SP-4]   -- Hi order part of the flash buf address
                                        (0234) ;              [SP-3]   -- Lo order part of flash buf address
                                        (0235) ;
                                        (0236) ;  RETURNS:
                                        (0237) ;
                                        (0238) ;  SIDE EFFECTS:
                                        (0239) ;    The A and X registers may be modified by this or future implementations
                                        (0240) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0241) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0242) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0243) ;    functions.
                                        (0244) ;          
                                        (0245) ;    Currently only the page pointer registers listed below are modified: 
                                        (0246) ;          CUR_PP
                                        (0247) ;
                                        (0248) ;    Read Status bits are cleared
                                        (0249) ;
                                        (0250) ;  THEORY of OPERATION or PROCEDURE:
                                        (0251) ;     The C compiler will place the upper order address of the buffer in Acc.
                                        (0252) ;     X register is the low order pointer.  A user module parameter is used to conserve code
                                        (0253) ;     if flash buffers are un-needed.  The API call is left defined and capable of returning in
                                        (0254) ;     either case
                                        (0255) ;
                                        (0256)  I2CHW_1_InitFlashRead:
                                        (0257) _I2CHW_1_InitFlashRead:
                                        (0258) 
                                        (0259) FlRdCntHI:     equ   -6
                                        (0260) FlRdCntLO:     equ   -5
                                        (0261) FlBufAdrHI:    equ   -4
                                        (0262) FlBufAdrLO:    equ   -3
                                        (0263) 
                                        (0264) IF I2CHW_1_READ_FLASH
                                        (0265)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0266)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0267)     RAM_SETPAGE_CUR >pI2CHW_1_Read_BufLO   
                                        (0268) 	push  X
                                        (0269) 	mov   X, SP
                                        (0270)     dec   X                                                            ;set up the pointer for correct param access
                                        (0271)     push  A
                                        (0272)     mov   A, reg[I2CHW_1_INT_REG]
                                        (0273)     push  A                                                            ;preserve flags prior to disabling int
                                        (0274)     M8C_DisableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
                                        (0275) 
                                        (0276)     mov   A, [X + FlBufAdrLO]                                          ; move flrdbuf LOaddr to A
                                        (0277)     mov   [pI2CHW_1_Read_BufLO], A
                                        (0278)     mov   A, [X + FlBufAdrHI]                                          ; move flrdbuf HIaddr to A
                                        (0279)     mov   [pI2CHW_1_Read_BufHI], A
                                        (0280)     mov   A, [X + FlRdCntLO]                                           ; move flrdbuf LOcount to A
                                        (0281)     mov   [I2CHW_1_Read_Count], A
                                        (0282)     mov   A, [X + FlRdCntHI]                                           ; move flrdbuf HIcount to A
                                        (0283)     mov   [I2CHW_1_Read_CountHI], A
                                        (0284) 
                                        (0285)     dec   [I2CHW_1_Read_Count]                                       ; since this will count throu zero
                                        (0286)     jnc    . + 4                                                       ; only Read_CountHI if Read_Count rolled to 0xff
                                        (0287)     dec   [I2CHW_1_Read_CountHI]
                                        (0288) 
                                        (0289)     and   [I2CHW_1_RsrcStatus], ~0x07                                ; clear the lower 3 (read status bits)
                                        (0290)     or    [I2CHW_1_RsrcStatus],I2CHW_READFLASH                       ; set the flash status bit
                                        (0291) 
                                        (0292)     pop A
                                        (0293)     and A, I2CHW_1_INT_MASK                                                ; Only enable if it was previously enabled
                                        (0294)     jz  . + 5
                                        (0295)     M8C_EnableIntMask I2CHW_1_INT_REG, I2CHW_1_INT_MASK
                                        (0296)     pop A
                                        (0297) 	pop X
                                        (0298)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0299) 	RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0300) ENDIF
09D2: 7F       RET                      (0301)     ret
                                        (0302) 
                                        (0303) .ENDSECTION
                                        (0304) 
                                        (0305) .SECTION
                                        (0306) ;-----------------------------------------------------------------------------
                                        (0307) ;  FUNCTION NAME: I2CHW_1_bReadI2CStatus
                                        (0308) ;
                                        (0309) ;  DESCRIPTION:
                                        (0310) ;     Returns the value in the the RsrcStatus variable.
                                        (0311) ;
                                        (0312) ;-----------------------------------------------------------------------------
                                        (0313) ;
                                        (0314) ;  ARGUMENTS:
                                        (0315) ;
                                        (0316) ;  RETURNS:
                                        (0317) ;     BYTE  bI2CStatus -  status data.  Use the following defined bits
                                        (0318) ;     returned in A.
                                        (0319) ;         I2CHW_RD_NOERR:                   equ 1
                                        (0320) ;         I2CHW_RD_OVERFLOW:                equ 2
                                        (0321) ;         I2CHW_RD_INCOMPLETE:              equ 4
                                        (0322) ;         I2CHW_READFLASH:                  equ 8
                                        (0323) ;         I2CHW_WR_NOERR:                   equ 10h
                                        (0324) ;         I2CHW_WR_OVERFLOW:                equ 20h
                                        (0325) ;         I2CHW_WR_COMPLETE:                equ 40h
                                        (0326) ;         I2CHW_ISR_ACTIVE:                 equ 80h
                                        (0327) ;
                                        (0328) ;  SIDE EFFECTS:
                                        (0329) ;    The A and X registers may be modified by this or future implementations
                                        (0330) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0331) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0332) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0333) ;    functions.
                                        (0334) ;          
                                        (0335) ;    Currently only the page pointer registers listed below are modified: 
                                        (0336) ;          CUR_PP
                                        (0337) ;          
                                        (0338)  I2CHW_1_bReadI2CStatus:
                                        (0339) _I2CHW_1_bReadI2CStatus:
                                        (0340)     RAM_PROLOGUE RAM_USE_CLASS_4
09D3: 62 D0 00 MOV   REG[0xD0],0x0      (0341) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
09D6: 51 04    MOV   A,[0x4]            (0342)     mov   A, [I2CHW_1_RsrcStatus]                                    ;return the status in A
                                        (0343)     RAM_EPILOGUE RAM_USE_CLASS_4
09D8: 7F       RET                      (0344)     ret
                                        (0345) 
                                        (0346) .ENDSECTION
                                        (0347) 
                                        (0348) .SECTION
                                        (0349) ;-----------------------------------------------------------------------------
                                        (0350) ;  FUNCTION NAME: I2CHW_1_ClrRdStatus
                                        (0351) ;
                                        (0352) ;  DESCRIPTION:
                                        (0353) ;     Clears the Status bits in the Control/Status register, doesn't alter buffer
                                        (0354) ;     addresses or counts, leaves the Flash/Ram Read bit alone too
                                        (0355) ;
                                        (0356) ;-----------------------------------------------------------------------------
                                        (0357) ;
                                        (0358) ;  ARGUMENTS: none
                                        (0359) ;
                                        (0360) ;  RETURNS: none
                                        (0361) ;
                                        (0362) ;  SIDE EFFECTS:
                                        (0363) ;    The A and X registers may be modified by this or future implementations
                                        (0364) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0365) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0366) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0367) ;    functions.
                                        (0368) ;          
                                        (0369) ;    Currently only the page pointer registers listed below are modified: 
                                        (0370) ;          CUR_PP
                                        (0371) ;          
                                        (0372)  I2CHW_1_ClrRdStatus:
                                        (0373) _I2CHW_1_ClrRdStatus:
                                        (0374)     RAM_PROLOGUE RAM_USE_CLASS_4
09D9: 62 D0 00 MOV   REG[0xD0],0x0      (0375) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
09DC: 26 04 F8 AND   [0x4],0xF8         (0376)     and   [I2CHW_1_RsrcStatus], ~0x07                                ; clear the lower 3 (read status bits)
                                        (0377)     RAM_EPILOGUE RAM_USE_CLASS_4
09DF: 7F       RET                      (0378)     ret
                                        (0379) 
                                        (0380) .ENDSECTION
                                        (0381) 
                                        (0382) .SECTION
                                        (0383) ;-----------------------------------------------------------------------------
                                        (0384) ;  FUNCTION NAME: I2CHW_1_ClrWrStatus
                                        (0385) ;
                                        (0386) ;  DESCRIPTION:
                                        (0387) ;     Clears the Status bits in the Control/Status register, doesn't alter buffer
                                        (0388) ;     addresses or counts, leaves the Flash/Ram Read bit alone too
                                        (0389) ;
                                        (0390) ;-----------------------------------------------------------------------------
                                        (0391) ;
                                        (0392) ;  ARGUMENTS: none
                                        (0393) ;
                                        (0394) ;  RETURNS: none
                                        (0395) ;
                                        (0396) ;  SIDE EFFECTS:
                                        (0397) ;    The A and X registers may be modified by this or future implementations
                                        (0398) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0399) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0400) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0401) ;    functions.
                                        (0402) ;          
                                        (0403) ;    Currently only the page pointer registers listed below are modified: 
                                        (0404) ;          CUR_PP
                                        (0405) ;          
                                        (0406)  I2CHW_1_ClrWrStatus:
                                        (0407) _I2CHW_1_ClrWrStatus:
                                        (0408)     RAM_PROLOGUE RAM_USE_CLASS_4
09E0: 62 D0 00 MOV   REG[0xD0],0x0      (0409) 	RAM_SETPAGE_CUR >I2CHW_1_RsrcStatus
09E3: 26 04 8F AND   [0x4],0x8F         (0410)     and   [I2CHW_1_RsrcStatus], ~0x70                                ; clear bits 10,20 (write status bits)
                                        (0411)     RAM_EPILOGUE RAM_USE_CLASS_4
09E6: 7F       RET                      (0412)     ret
(0413) 
(0414) .ENDSECTION
(0415) ; End of File I2CHW_1.asm
FILE: C:\src\psoc\CY8C29~1\designer\i2c-uart\I2C_MA~1\I2C_MA~1\I2C_MA~1\main.c
(0001) // I2C-UART master
(0002) // CY8C29466-24PXI(DIP Package)
(0003) // PSoC Designer 5.0 + SP6
(0004) // IMAGECRAFT C Compiler
(0005) 
(0006) #include <m8c.h>        // part specific constants and macros
(0007) #include <I2CHW_1Common.h>
(0008) #include <I2CHW_1Mstr.h>
(0009) #include "PSoCAPI.h"    // PSoC API definitions for all User Modules
(0010) #define _BV(BIT) (1<<BIT)
(0011) #define sbi(BYTE,BIT) (BYTE |= _BV(BIT))
(0012) #define cbi(BYTE,BIT) (BYTE &= ~_BV(BIT))
(0013) #define LED_ON() sbi(PRT2DR, 0) // LED
(0014) #define LED_OFF() cbi(PRT2DR, 0)
(0015) #define BTN_PORT PRT2DR // push button
(0016) #define BTN_BIT _BV(2)
(0017) 
(0018) #define BUF_SIZE 8
(0019) BYTE buf_tx[BUF_SIZE]; // I2C buffer
(0020) BYTE buf_rx[BUF_SIZE];
(0021) BYTE status; // I2C status
(0022) BYTE slave; // slave address
(0023) BYTE wait_count;
(0024) 
(0025) void main(void)
_main|__text_start|_main:
    09E7: 71 01    OR    F,0x1
(0026) {
(0027)     M8C_EnableGInt; // enable global interrupt
(0028)     M8C_EnableIntMask(INT_MSK0, INT_MSK0_GPIO);
    09E9: 43 E0 20 OR    REG[0xE0],0x20
(0029)     UART_1_CmdReset(); // uart init
    09EC: 10       PUSH  X
    09ED: 7C 05 65 LCALL 0x0565
    09F0: 20       POP   X
(0030)     UART_1_IntCntl(UART_1_ENABLE_RX_INT); // enable receive interrupt
    09F1: 10       PUSH  X
    09F2: 50 01    MOV   A,0x1
    09F4: 7C 04 62 LCALL 0x0462
    09F7: 20       POP   X
(0031)     UART_1_Start(UART_1_PARITY_NONE);
    09F8: 10       PUSH  X
    09F9: 50 00    MOV   A,0x0
    09FB: 7C 04 33 LCALL 0x0433
    09FE: 20       POP   X
(0032)     LED_ON();
    09FF: 43 08 01 OR    REG[0x8],0x1
(0033)     UART_1_CPutString("start");
    0A02: 10       PUSH  X
    0A03: 50 01    MOV   A,0x1
    0A05: 08       PUSH  A
    0A06: 50 BA    MOV   A,0xBA
    0A08: 5C       MOV   X,A
    0A09: 18       POP   A
    0A0A: 7C 05 4A LCALL 0x054A
    0A0D: 20       POP   X
(0034)     LED_OFF();
    0A0E: 41 08 FE AND   REG[0x8],0xFE
(0035)     I2CHW_1_Start();
    0A11: 10       PUSH  X
    0A12: 7C 05 FE LCALL 0x05FE
(0036)     I2CHW_1_EnableMstr();
    0A15: 7C 06 17 LCALL 0x0617
(0037)     I2CHW_1_EnableInt();
    0A18: 7C 06 02 LCALL 0x0602
    0A1B: 20       POP   X
(0038)     for(;;){
(0039)         for(slave = 0x11; slave < 0x21; slave++){
    0A1C: 62 D0 00 MOV   REG[0xD0],0x0
    0A1F: 55 3B 11 MOV   [slave],0x11
    0A22: 81 00    JMP   0x0B23
(0040)             I2CHW_1_bWriteBytes(slave, buf_tx, BUF_SIZE, I2CHW_1_CompleteXfer);
    0A24: 10       PUSH  X
    0A25: 50 00    MOV   A,0x0
    0A27: 08       PUSH  A
    0A28: 50 08    MOV   A,0x8
    0A2A: 08       PUSH  A
    0A2B: 50 00    MOV   A,0x0
    0A2D: 08       PUSH  A
    0A2E: 50 32    MOV   A,0x32
    0A30: 08       PUSH  A
    0A31: 62 D0 00 MOV   REG[0xD0],0x0
    0A34: 51 3B    MOV   A,[slave]
    0A36: 08       PUSH  A
    0A37: 7C 06 7B LCALL 0x067B
    0A3A: 38 FB    ADD   SP,0xFB
    0A3C: 20       POP   X
(0041)             wait_count = 0;
    0A3D: 62 D0 00 MOV   REG[0xD0],0x0
    0A40: 55 3D 00 MOV   [wait_count],0x0
(0042)             for(;;){
(0043)                 if(I2CHW_1_bReadI2CStatus() & I2CHW_WR_COMPLETE ||
    0A43: 10       PUSH  X
    0A44: 7C 09 D3 LCALL 0x09D3
    0A47: 62 D0 00 MOV   REG[0xD0],0x0
    0A4A: 20       POP   X
    0A4B: 53 29    MOV   [__r0],A
    0A4D: 47 29 40 TST   [__r0],0x40
    0A50: B0 28    JNZ   0x0A79
    0A52: 62 D0 00 MOV   REG[0xD0],0x0
    0A55: 51 3D    MOV   A,[wait_count]
    0A57: 62 D0 00 MOV   REG[0xD0],0x0
    0A5A: 53 28    MOV   [__r1],A
    0A5C: 55 29 00 MOV   [__r0],0x0
    0A5F: 01 01    ADD   A,0x1
    0A61: 62 D0 00 MOV   REG[0xD0],0x0
    0A64: 53 3D    MOV   [wait_count],A
    0A66: 62 D0 00 MOV   REG[0xD0],0x0
    0A69: 50 64    MOV   A,0x64
    0A6B: 12 28    SUB   A,[__r1]
    0A6D: 50 00    MOV   A,0x0
    0A6F: 31 80    XOR   A,0x80
    0A71: 53 1D    MOV   [__rX],A
    0A73: 50 80    MOV   A,0x80
    0A75: 1A 1D    SBB   A,[__rX]
    0A77: DF CB    JNC   0x0A43
(0044)                    wait_count++ > 100) break;
(0045)             }
    0A79: 10       PUSH  X
    0A7A: 7C 09 E0 LCALL 0x09E0
    0A7D: 20       POP   X
(0046)             I2CHW_1_ClrWrStatus();
(0047)             
(0048)             I2CHW_1_fReadBytes(slave, buf_rx, BUF_SIZE, I2CHW_1_CompleteXfer);
    0A7E: 10       PUSH  X
    0A7F: 50 00    MOV   A,0x0
    0A81: 08       PUSH  A
    0A82: 50 08    MOV   A,0x8
    0A84: 08       PUSH  A
    0A85: 50 00    MOV   A,0x0
    0A87: 08       PUSH  A
    0A88: 50 2A    MOV   A,0x2A
    0A8A: 08       PUSH  A
    0A8B: 62 D0 00 MOV   REG[0xD0],0x0
    0A8E: 51 3B    MOV   A,[slave]
    0A90: 08       PUSH  A
    0A91: 7C 06 37 LCALL 0x0637
    0A94: 38 FB    ADD   SP,0xFB
    0A96: 20       POP   X
(0049)             wait_count = 0;
    0A97: 62 D0 00 MOV   REG[0xD0],0x0
    0A9A: 55 3D 00 MOV   [wait_count],0x0
(0050)             for(;;){
(0051)                 if(I2CHW_1_bReadI2CStatus() & I2CHW_RD_COMPLETE ||
    0A9D: 10       PUSH  X
    0A9E: 7C 09 D3 LCALL 0x09D3
    0AA1: 62 D0 00 MOV   REG[0xD0],0x0
    0AA4: 20       POP   X
    0AA5: 53 29    MOV   [__r0],A
    0AA7: 47 29 04 TST   [__r0],0x4
    0AAA: B0 28    JNZ   0x0AD3
    0AAC: 62 D0 00 MOV   REG[0xD0],0x0
    0AAF: 51 3D    MOV   A,[wait_count]
    0AB1: 62 D0 00 MOV   REG[0xD0],0x0
    0AB4: 53 28    MOV   [__r1],A
    0AB6: 55 29 00 MOV   [__r0],0x0
    0AB9: 01 01    ADD   A,0x1
    0ABB: 62 D0 00 MOV   REG[0xD0],0x0
    0ABE: 53 3D    MOV   [wait_count],A
    0AC0: 62 D0 00 MOV   REG[0xD0],0x0
    0AC3: 50 64    MOV   A,0x64
    0AC5: 12 28    SUB   A,[__r1]
    0AC7: 50 00    MOV   A,0x0
    0AC9: 31 80    XOR   A,0x80
    0ACB: 53 1D    MOV   [__rX],A
    0ACD: 50 80    MOV   A,0x80
    0ACF: 1A 1D    SBB   A,[__rX]
    0AD1: DF CB    JNC   0x0A9D
(0052)                    wait_count++ > 100) break;
(0053)             }
    0AD3: 10       PUSH  X
    0AD4: 7C 09 D9 LCALL 0x09D9
    0AD7: 20       POP   X
(0054)             I2CHW_1_ClrRdStatus();
(0055) 
(0056)             while(!(UART_1_bReadTxStatus() & UART_1_TX_BUFFER_EMPTY));
    0AD8: 10       PUSH  X
    0AD9: 7C 04 46 LCALL 0x0446
    0ADC: 62 D0 00 MOV   REG[0xD0],0x0
    0ADF: 20       POP   X
    0AE0: 53 29    MOV   [__r0],A
    0AE2: 47 29 10 TST   [__r0],0x10
    0AE5: AF F2    JZ    0x0AD8
(0057)             UART_1_CPutString("I2C:");
    0AE7: 10       PUSH  X
    0AE8: 50 01    MOV   A,0x1
    0AEA: 08       PUSH  A
    0AEB: 50 B5    MOV   A,0xB5
    0AED: 5C       MOV   X,A
    0AEE: 18       POP   A
    0AEF: 7C 05 4A LCALL 0x054A
    0AF2: 20       POP   X
(0058)             UART_1_PutSHexByte(slave); // slaveAhX
    0AF3: 10       PUSH  X
    0AF4: 62 D0 00 MOV   REG[0xD0],0x0
    0AF7: 51 3B    MOV   A,[slave]
    0AF9: 7C 04 8D LCALL 0x048D
    0AFC: 20       POP   X
(0059)             UART_1_CPutString(",");
    0AFD: 10       PUSH  X
    0AFE: 50 01    MOV   A,0x1
    0B00: 08       PUSH  A
    0B01: 50 B3    MOV   A,0xB3
    0B03: 5C       MOV   X,A
    0B04: 18       POP   A
    0B05: 7C 05 4A LCALL 0x054A
    0B08: 20       POP   X
(0060)             UART_1_PutString(buf_rx); // slaveMf[^
    0B09: 10       PUSH  X
    0B0A: 50 00    MOV   A,0x0
    0B0C: 08       PUSH  A
    0B0D: 50 2A    MOV   A,0x2A
    0B0F: 5C       MOV   X,A
    0B10: 18       POP   A
    0B11: 7C 04 E4 LCALL 0x04E4
(0061)             UART_1_PutCRLF();
    0B14: 7C 05 5C LCALL 0x055C
    0B17: 20       POP   X
(0062)             buf_rx[0] = '\0'; // Mobt@
    0B18: 62 D0 00 MOV   REG[0xD0],0x0
    0B1B: 55 2A 00 MOV   [buf_rx],0x0
(0063)         }
    0B1E: 62 D0 00 MOV   REG[0xD0],0x0
    0B21: 76 3B    INC   [slave]
    0B23: 62 D0 00 MOV   REG[0xD0],0x0
    0B26: 3C 3B 21 CMP   [slave],0x21
    0B29: CE FA    JC    0x0A24
(0064)     }
    0B2B: 8E F0    JMP   0x0A1C
    0B2D: 8F FF    JMP   0x0B2D
(0065) }
(0066) 
(0067) 
(0068) // UARTM
(0069) #pragma interrupt_handler INT_UART_RX
(0070) void INT_UART_RX(void){
_INT_UART_RX:
  recv_data            --> X+0
    0B2F: 71 C0    OR    F,0xC0
    0B31: 08       PUSH  A
    0B32: 5D D0    MOV   A,REG[0xD0]
    0B34: 08       PUSH  A
    0B35: 5D D3    MOV   A,REG[0xD3]
    0B37: 08       PUSH  A
    0B38: 5D D4    MOV   A,REG[0xD4]
    0B3A: 08       PUSH  A
    0B3B: 5D D5    MOV   A,REG[0xD5]
    0B3D: 08       PUSH  A
    0B3E: 62 D0 00 MOV   REG[0xD0],0x0
    0B41: 51 29    MOV   A,[__r0]
    0B43: 08       PUSH  A
    0B44: 51 28    MOV   A,[__r1]
    0B46: 08       PUSH  A
    0B47: 51 27    MOV   A,[__r2]
    0B49: 08       PUSH  A
    0B4A: 51 26    MOV   A,[__r3]
    0B4C: 08       PUSH  A
    0B4D: 51 25    MOV   A,[__r4]
    0B4F: 08       PUSH  A
    0B50: 51 24    MOV   A,[__r5]
    0B52: 08       PUSH  A
    0B53: 51 23    MOV   A,[__r6]
    0B55: 08       PUSH  A
    0B56: 51 22    MOV   A,[__r7]
    0B58: 08       PUSH  A
    0B59: 51 21    MOV   A,[__r8]
    0B5B: 08       PUSH  A
    0B5C: 51 20    MOV   A,[__r9]
    0B5E: 08       PUSH  A
    0B5F: 51 1F    MOV   A,[__r10]
    0B61: 08       PUSH  A
    0B62: 51 1E    MOV   A,[__r11]
    0B64: 08       PUSH  A
    0B65: 51 1D    MOV   A,[__rX]
    0B67: 08       PUSH  A
    0B68: 51 1C    MOV   A,[__rY]
    0B6A: 08       PUSH  A
    0B6B: 51 1B    MOV   A,[__rZ]
    0B6D: 08       PUSH  A
    0B6E: 10       PUSH  X
    0B6F: 4F       MOV   X,SP
    0B70: 38 03    ADD   SP,0x3
(0071)     char recv_data;
(0072)     recv_data = UART_1_cGetChar(); // read UART
    0B72: 10       PUSH  X
    0B73: 7C 04 AF LCALL 0x04AF
    0B76: 62 D0 00 MOV   REG[0xD0],0x0
    0B79: 20       POP   X
    0B7A: 54 00    MOV   [X+0],A
(0073)     UART_1_PutChar(recv_data); // echo
    0B7C: 10       PUSH  X
    0B7D: 52 00    MOV   A,[X+0]
    0B7F: 7C 04 A7 LCALL 0x04A7
    0B82: 20       POP   X
(0074)     switch(recv_data){
    0B83: 52 00    MOV   A,[X+0]
    0B85: 54 02    MOV   [X+2],A
    0B87: 56 01 00 MOV   [X+1],0x0
    0B8A: 52 02    MOV   A,[X+2]
    0B8C: 11 44    SUB   A,0x44
    0B8E: 62 D0 00 MOV   REG[0xD0],0x0
    0B91: 53 1C    MOV   [__rY],A
    0B93: 52 01    MOV   A,[X+1]
    0B95: 31 80    XOR   A,0x80
    0B97: 19 80    SBB   A,0x80
    0B99: C0 3D    JC    0x0BD7
    0B9B: 2A 1C    OR    A,[__rY]
    0B9D: A0 24    JZ    0x0BC2
    0B9F: 3D 01 00 CMP   [X+1],0x0
    0BA2: B0 06    JNZ   0x0BA9
    0BA4: 3D 02 55 CMP   [X+2],0x55
    0BA7: A0 03    JZ    0x0BAB
    0BA9: 80 2D    JMP   0x0BD7
(0075)     case 'U':
(0076)         LED_ON();
    0BAB: 43 08 01 OR    REG[0x8],0x1
(0077)         buf_tx[0] = 'A'; // slaveLED_w
    0BAE: 62 D0 00 MOV   REG[0xD0],0x0
    0BB1: 55 32 41 MOV   [buf_tx],0x41
(0078)         UART_1_CPutString("LED:ON\r\n");
    0BB4: 10       PUSH  X
    0BB5: 50 01    MOV   A,0x1
    0BB7: 08       PUSH  A
    0BB8: 50 AA    MOV   A,0xAA
    0BBA: 5C       MOV   X,A
    0BBB: 18       POP   A
    0BBC: 7C 05 4A LCALL 0x054A
    0BBF: 20       POP   X
(0079)         break;
    0BC0: 80 16    JMP   0x0BD7
(0080)     case 'D':
(0081)         LED_OFF();
    0BC2: 41 08 FE AND   REG[0x8],0xFE
(0082)         buf_tx[0] = 'B'; // slaveLEDw
    0BC5: 62 D0 00 MOV   REG[0xD0],0x0
    0BC8: 55 32 42 MOV   [buf_tx],0x42
(0083)         UART_1_CPutString("LED:OFF\r\n");
    0BCB: 10       PUSH  X
    0BCC: 50 01    MOV   A,0x1
    0BCE: 08       PUSH  A
    0BCF: 50 A0    MOV   A,0xA0
    0BD1: 5C       MOV   X,A
    0BD2: 18       POP   A
    0BD3: 7C 05 4A LCALL 0x054A
    0BD6: 20       POP   X
(0084)         break;
    0BD7: 38 FD    ADD   SP,0xFD
    0BD9: 20       POP   X
    0BDA: 62 D0 00 MOV   REG[0xD0],0x0
    0BDD: 18       POP   A
    0BDE: 53 1B    MOV   [__rZ],A
    0BE0: 18       POP   A
    0BE1: 53 1C    MOV   [__rY],A
    0BE3: 18       POP   A
    0BE4: 53 1D    MOV   [__rX],A
    0BE6: 18       POP   A
    0BE7: 53 1E    MOV   [__r11],A
    0BE9: 18       POP   A
    0BEA: 53 1F    MOV   [__r10],A
    0BEC: 18       POP   A
    0BED: 53 20    MOV   [__r9],A
    0BEF: 18       POP   A
    0BF0: 53 21    MOV   [__r8],A
    0BF2: 18       POP   A
    0BF3: 53 22    MOV   [__r7],A
    0BF5: 18       POP   A
    0BF6: 53 23    MOV   [__r6],A
    0BF8: 18       POP   A
    0BF9: 53 24    MOV   [__r5],A
    0BFB: 18       POP   A
    0BFC: 53 25    MOV   [__r4],A
    0BFE: 18       POP   A
    0BFF: 53 26    MOV   [__r3],A
    0C01: 18       POP   A
    0C02: 53 27    MOV   [__r2],A
    0C04: 18       POP   A
    0C05: 53 28    MOV   [__r1],A
    0C07: 18       POP   A
    0C08: 53 29    MOV   [__r0],A
    0C0A: 18       POP   A
    0C0B: 60 D5    MOV   REG[0xD5],A
    0C0D: 18       POP   A
    0C0E: 60 D4    MOV   REG[0xD4],A
    0C10: 18       POP   A
    0C11: 60 D3    MOV   REG[0xD3],A
    0C13: 18       POP   A
    0C14: 60 D0    MOV   REG[0xD0],A
    0C16: 18       POP   A
    0C17: 7E       RETI  
(0085)     }
(0086) }
(0087) 
(0088) // I/Os
(0089) #pragma interrupt_handler INT_GPIO
(0090) void INT_GPIO(void){
_INT_GPIO:
    0C18: 71 C0    OR    F,0xC0
    0C1A: 08       PUSH  A
    0C1B: 5D D0    MOV   A,REG[0xD0]
    0C1D: 08       PUSH  A
    0C1E: 5D D3    MOV   A,REG[0xD3]
    0C20: 08       PUSH  A
    0C21: 5D D4    MOV   A,REG[0xD4]
    0C23: 08       PUSH  A
    0C24: 5D D5    MOV   A,REG[0xD5]
    0C26: 08       PUSH  A
    0C27: 62 D0 00 MOV   REG[0xD0],0x0
    0C2A: 51 29    MOV   A,[__r0]
    0C2C: 08       PUSH  A
    0C2D: 51 28    MOV   A,[__r1]
    0C2F: 08       PUSH  A
    0C30: 51 27    MOV   A,[__r2]
    0C32: 08       PUSH  A
    0C33: 51 26    MOV   A,[__r3]
    0C35: 08       PUSH  A
    0C36: 51 25    MOV   A,[__r4]
    0C38: 08       PUSH  A
    0C39: 51 24    MOV   A,[__r5]
    0C3B: 08       PUSH  A
    0C3C: 51 23    MOV   A,[__r6]
    0C3E: 08       PUSH  A
    0C3F: 51 22    MOV   A,[__r7]
    0C41: 08       PUSH  A
    0C42: 51 21    MOV   A,[__r8]
    0C44: 08       PUSH  A
    0C45: 51 20    MOV   A,[__r9]
    0C47: 08       PUSH  A
    0C48: 51 1F    MOV   A,[__r10]
    0C4A: 08       PUSH  A
    0C4B: 51 1E    MOV   A,[__r11]
    0C4D: 08       PUSH  A
    0C4E: 51 1D    MOV   A,[__rX]
    0C50: 08       PUSH  A
    0C51: 51 1C    MOV   A,[__rY]
    0C53: 08       PUSH  A
    0C54: 51 1B    MOV   A,[__rZ]
    0C56: 08       PUSH  A
(0091)     if(BTN_PORT & BTN_BIT){ // {^
    0C57: 5D 08    MOV   A,REG[0x8]
    0C59: 62 D0 00 MOV   REG[0xD0],0x0
    0C5C: 53 29    MOV   [__r0],A
    0C5E: 47 29 04 TST   [__r0],0x4
    0C61: A0 18    JZ    0x0C7A
(0092)     LED_ON();
    0C63: 43 08 01 OR    REG[0x8],0x1
(0093)     buf_tx[0] = 'A'; // slaveLED_w
    0C66: 62 D0 00 MOV   REG[0xD0],0x0
    0C69: 55 32 41 MOV   [buf_tx],0x41
(0094)     UART_1_CPutString("LED:ON\r\n");
    0C6C: 10       PUSH  X
    0C6D: 50 01    MOV   A,0x1
    0C6F: 08       PUSH  A
    0C70: 50 AA    MOV   A,0xAA
    0C72: 5C       MOV   X,A
    0C73: 18       POP   A
    0C74: 7C 05 4A LCALL 0x054A
    0C77: 20       POP   X
(0095)   }
    0C78: 80 16    JMP   0x0C8F
(0096)   else{
(0097)     LED_OFF();
    0C7A: 41 08 FE AND   REG[0x8],0xFE
(0098)     buf_tx[0] = 'B'; // slaveLEDw
    0C7D: 62 D0 00 MOV   REG[0xD0],0x0
    0C80: 55 32 42 MOV   [buf_tx],0x42
(0099)     UART_1_CPutString("LED:OFF\r\n");
    0C83: 10       PUSH  X
    0C84: 50 01    MOV   A,0x1
    0C86: 08       PUSH  A
    0C87: 50 A0    MOV   A,0xA0
    0C89: 5C       MOV   X,A
    0C8A: 18       POP   A
    0C8B: 7C 05 4A LCALL 0x054A
    0C8E: 20       POP   X
(0100)   }
    0C8F: 62 D0 00 MOV   REG[0xD0],0x0
    0C92: 18       POP   A
    0C93: 53 1B    MOV   [__rZ],A
    0C95: 18       POP   A
    0C96: 53 1C    MOV   [__rY],A
    0C98: 18       POP   A
    0C99: 53 1D    MOV   [__rX],A
    0C9B: 18       POP   A
    0C9C: 53 1E    MOV   [__r11],A
    0C9E: 18       POP   A
    0C9F: 53 1F    MOV   [__r10],A
    0CA1: 18       POP   A
    0CA2: 53 20    MOV   [__r9],A
    0CA4: 18       POP   A
    0CA5: 53 21    MOV   [__r8],A
    0CA7: 18       POP   A
    0CA8: 53 22    MOV   [__r7],A
    0CAA: 18       POP   A
    0CAB: 53 23    MOV   [__r6],A
    0CAD: 18       POP   A
    0CAE: 53 24    MOV   [__r5],A
    0CB0: 18       POP   A
    0CB1: 53 25    MOV   [__r4],A
    0CB3: 18       POP   A
    0CB4: 53 26    MOV   [__r3],A
    0CB6: 18       POP   A
    0CB7: 53 27    MOV   [__r2],A
    0CB9: 18       POP   A
    0CBA: 53 28    MOV   [__r1],A
    0CBC: 18       POP   A
    0CBD: 53 29    MOV   [__r0],A
    0CBF: 18       POP   A
    0CC0: 60 D5    MOV   REG[0xD5],A
    0CC2: 18       POP   A
    0CC3: 60 D4    MOV   REG[0xD4],A
    0CC5: 18       POP   A
    0CC6: 60 D3    MOV   REG[0xD3],A
    0CC8: 18       POP   A
    0CC9: 60 D0    MOV   REG[0xD0],A
    0CCB: 18       POP   A
(0101) }
FILE: lib\psocgpioint.asm
                                        (0001) ; Generated by PSoC Designer 5.0.1127.0
                                        (0002) ;
                                        (0003) ;;*****************************************************************************
                                        (0004) ;;*****************************************************************************
                                        (0005) ;;  FILENAME: PSoCGPIOINT.asm
                                        (0006) ;;   Version: 2.0.0.20, Updated on 2003/07/17 at 12:10:35
                                        (0007) ;;  @PSOC_VERSION
                                        (0008) ;;
                                        (0009) ;;  DESCRIPTION: PSoC GPIO Interrupt Service Routine
                                        (0010) ;;-----------------------------------------------------------------------------
                                        (0011) ;;  Copyright (c) Cypress Semiconductor 2009. All Rights Reserved.
                                        (0012) ;;*****************************************************************************
                                        (0013) ;;*****************************************************************************
                                        (0014) 
                                        (0015) include "m8c.inc"
                                        (0016) include "PSoCGPIOINT.inc"
                                        (0017) 
                                        (0018) ;-----------------------------------------------
                                        (0019) ;  Global Symbols
                                        (0020) ;-----------------------------------------------
                                        (0021) export   PSoC_GPIO_ISR
                                        (0022) 
                                        (0023) 
                                        (0024) ;-----------------------------------------------
                                        (0025) ;  Constant Definitions
                                        (0026) ;-----------------------------------------------
                                        (0027) 
                                        (0028) 
                                        (0029) ;-----------------------------------------------
                                        (0030) ; Variable Allocation
                                        (0031) ;-----------------------------------------------
                                        (0032) 	
                                        (0033) 
                                        (0034) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0035) ;---------------------------------------------------
                                        (0036) ; Insert your custom declarations below this banner
                                        (0037) ;---------------------------------------------------
                                        (0038) 
                                        (0039) ;---------------------------------------------------
                                        (0040) ; Insert your custom declarations above this banner
                                        (0041) ;---------------------------------------------------
                                        (0042) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0043) 
                                        (0044) 
                                        (0045) ;-----------------------------------------------------------------------------
                                        (0046) ;  FUNCTION NAME: PSoC_GPIO_ISR
                                        (0047) ;
                                        (0048) ;  DESCRIPTION: Unless modified, this implements only a null handler stub.
                                        (0049) ;
                                        (0050) ;-----------------------------------------------------------------------------
                                        (0051) ;
                                        (0052) PSoC_GPIO_ISR:
                                        (0053) 
                                        (0054) 
                                        (0055)    ;@PSoC_UserCode_BODY@ (Do not change this line.)
                                        (0056)    ;---------------------------------------------------
                                        (0057)    ; Insert your custom code below this banner
                                        (0058)    ;---------------------------------------------------
                                        (0059) 

0CCD: 7D 0C 18 LJMP  _INT_GPIO          (0060) 	ljmp _INT_GPIO
                                        (0061) 
                                        (0062)    ;---------------------------------------------------
                                        (0063)    ; Insert your custom code above this banner
                                        (0064)    ;---------------------------------------------------
                                        (0065)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0066) 
0CD0: 7E       RETI                     (0067)    reti
(0068) 
(0069) 
(0070) ; end of file PSoCGPIOINT.asm
FILE: <library>
--------------------------------------------------------------------------------


PSoC Designer Version: 5.0.1127.0

Copyright (C) 1994 - 2009 ImageCraft Creations Inc.
ImageCraft, 706 Colorado Ave., Suite 10-88, Palo Alto, CA 94303
info@imagecraft.com, phone (650) 493-9326 FAX (650) 493-9329
http://www.imagecraft.com
lcc source code (C) 1995, by David R. Hanson and AT&T. Reproduced by permission.
Release version 7.02.004
