Protel Design System Design Rule Check
PCB File : E:\00_元邦工作\13-500Nm电动推杆\推杆接口板\推杆接口板_直连V2.0-电容板\推杆接口板V2.0.PcbDoc
Date     : 2025/1/9
Time     : 16:42:58

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.55mm) (InNet('48V')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.127mm) (HasFootprint('HDR-TH_40P-P1.27-V-M-R2-C20-S1.27-ISMC')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.01mm) (HasFootprint('TSSOP-14_L5.0-W4.5-P0.65-LS6.4-BL')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=0.762mm) (Preferred=0.127mm) ((InNet('Encoder_5V') OR InNet('Encoder_GND') OR InNet('Encoder_CLK+') OR InNet('Encoder_CLK-') OR InNet('Encoder_D+') OR InNet('Encoder_D-') OR InNet('DI_RET') OR InNet('USB_D+') OR InNet('USB_D-') OR InNet('USB_VBUS') OR InNet('USB_GND')))
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=7.62mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.248mm < 0.254mm) Between Pad D3-1(87.409mm,104.201mm) on Bottom Layer And Pad D3-2(87.409mm,103.251mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.248mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.248mm < 0.254mm) Between Pad D3-5(84.709mm,103.251mm) on Bottom Layer And Pad D3-6(84.709mm,104.201mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.248mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad H5-1(112.346mm,116.712mm) on Top Layer And Pad H5-2(111.546mm,116.712mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Pad H5-5(109.146mm,116.712mm) on Top Layer And Pad H5-6(108.346mm,116.712mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-1(82.583mm,88.38mm) on Multi-Layer And Pad J6-3(82.583mm,89.65mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-10(81.313mm,93.46mm) on Multi-Layer And Pad J6-8(81.313mm,92.19mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-11(82.583mm,94.73mm) on Multi-Layer And Pad J6-13(82.583mm,96mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-11(82.583mm,94.73mm) on Multi-Layer And Pad J6-9(82.583mm,93.46mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad J6-13(82.583mm,96mm) on Multi-Layer And Pad J6-14(81.313mm,96mm) on Multi-Layer [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-14(81.313mm,96mm) on Multi-Layer And Pad J6-16(81.313mm,97.27mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-15(82.583mm,97.27mm) on Multi-Layer And Pad J6-17(82.583mm,98.54mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad J6-19(82.583mm,99.81mm) on Multi-Layer And Pad J6-20(81.313mm,99.81mm) on Multi-Layer [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-19(82.583mm,99.81mm) on Multi-Layer And Pad J6-21(82.583mm,101.08mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-20(81.313mm,99.81mm) on Multi-Layer And Pad J6-22(81.313mm,101.08mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-21(82.583mm,101.08mm) on Multi-Layer And Pad J6-23(82.583mm,102.35mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-23(82.583mm,102.35mm) on Multi-Layer And Pad J6-25(82.583mm,103.62mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad J6-25(82.583mm,103.62mm) on Multi-Layer And Pad J6-26(81.313mm,103.62mm) on Multi-Layer [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-25(82.583mm,103.62mm) on Multi-Layer And Pad J6-27(82.583mm,104.89mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-26(81.313mm,103.62mm) on Multi-Layer And Pad J6-28(81.313mm,104.89mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad J6-27(82.583mm,104.89mm) on Multi-Layer And Pad J6-28(81.313mm,104.89mm) on Multi-Layer [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-28(81.313mm,104.89mm) on Multi-Layer And Pad J6-30(81.313mm,106.16mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad J6-29(82.583mm,106.16mm) on Multi-Layer And Pad J6-30(81.313mm,106.16mm) on Multi-Layer [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-29(82.583mm,106.16mm) on Multi-Layer And Pad J6-31(82.583mm,107.43mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad J6-3(82.583mm,89.65mm) on Multi-Layer And Pad J6-4(81.313mm,89.65mm) on Multi-Layer [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-30(81.313mm,106.16mm) on Multi-Layer And Pad J6-32(81.313mm,107.43mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-31(82.583mm,107.43mm) on Multi-Layer And Pad J6-33(82.583mm,108.7mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad J6-33(82.583mm,108.7mm) on Multi-Layer And Pad J6-34(81.313mm,108.7mm) on Multi-Layer [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-34(81.313mm,108.7mm) on Multi-Layer And Pad J6-36(81.313mm,109.97mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-35(82.583mm,109.97mm) on Multi-Layer And Pad J6-37(82.583mm,111.24mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad J6-37(82.583mm,111.24mm) on Multi-Layer And Pad J6-38(81.313mm,111.24mm) on Multi-Layer [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-37(82.583mm,111.24mm) on Multi-Layer And Pad J6-39(82.583mm,112.51mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-38(81.313mm,111.24mm) on Multi-Layer And Pad J6-40(81.313mm,112.51mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-4(81.313mm,89.65mm) on Multi-Layer And Pad J6-6(81.313mm,90.92mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-5(82.583mm,90.92mm) on Multi-Layer And Pad J6-7(82.583mm,92.19mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad J6-7(82.583mm,92.19mm) on Multi-Layer And Pad J6-8(81.313mm,92.19mm) on Multi-Layer [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J6-7(82.583mm,92.19mm) on Multi-Layer And Pad J6-9(82.583mm,93.46mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J7-10(117.43mm,93.46mm) on Multi-Layer And Pad J7-12(117.43mm,94.73mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad J7-11(118.7mm,94.73mm) on Multi-Layer And Pad J7-12(117.43mm,94.73mm) on Multi-Layer [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J7-11(118.7mm,94.73mm) on Multi-Layer And Pad J7-13(118.7mm,96mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad J7-15(118.7mm,97.27mm) on Multi-Layer And Pad J7-16(117.43mm,97.27mm) on Multi-Layer [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J7-15(118.7mm,97.27mm) on Multi-Layer And Pad J7-17(118.7mm,98.54mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J7-20(117.43mm,99.81mm) on Multi-Layer And Pad J7-22(117.43mm,101.08mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad J7-29(118.7mm,106.16mm) on Multi-Layer And Pad J7-30(117.43mm,106.16mm) on Multi-Layer [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J7-29(118.7mm,106.16mm) on Multi-Layer And Pad J7-31(118.7mm,107.43mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad J7-3(118.7mm,89.65mm) on Multi-Layer And Pad J7-4(117.43mm,89.65mm) on Multi-Layer [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J7-3(118.7mm,89.65mm) on Multi-Layer And Pad J7-5(118.7mm,90.92mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad J7-33(118.7mm,108.7mm) on Multi-Layer And Pad J7-34(117.43mm,108.7mm) on Multi-Layer [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J7-38(117.43mm,111.24mm) on Multi-Layer And Pad J7-40(117.43mm,112.51mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad J7-39(118.7mm,112.51mm) on Multi-Layer And Pad J7-40(117.43mm,112.51mm) on Multi-Layer [Top Solder] Mask Sliver [0.067mm] / [Bottom Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad J7-4(117.43mm,89.65mm) on Multi-Layer And Pad J7-6(117.43mm,90.92mm) on Multi-Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
Rule Violations :50

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (101.102mm,100.28mm) on Bottom Overlay And Pad C110-1(102.362mm,100.76mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (101.102mm,100.28mm) on Top Overlay And Pad C105-1(102.362mm,100.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (101.102mm,104.19mm) on Bottom Overlay And Pad C110-2(102.362mm,103.71mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (101.102mm,104.19mm) on Top Overlay And Pad C105-2(102.362mm,103.71mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (101.102mm,93.93mm) on Bottom Overlay And Pad C116-2(102.362mm,94.41mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (101.102mm,93.93mm) on Top Overlay And Pad C111-2(102.362mm,94.41mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (101.102mm,97.84mm) on Bottom Overlay And Pad C116-1(102.362mm,97.36mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (101.102mm,97.84mm) on Top Overlay And Pad C111-1(102.362mm,97.36mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (103.622mm,100.28mm) on Bottom Overlay And Pad C110-1(102.362mm,100.76mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (103.622mm,100.28mm) on Top Overlay And Pad C105-1(102.362mm,100.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (103.622mm,104.19mm) on Bottom Overlay And Pad C110-2(102.362mm,103.71mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (103.622mm,104.19mm) on Top Overlay And Pad C105-2(102.362mm,103.71mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (103.622mm,93.93mm) on Bottom Overlay And Pad C116-2(102.362mm,94.41mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (103.622mm,93.93mm) on Top Overlay And Pad C111-2(102.362mm,94.41mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (103.622mm,97.84mm) on Bottom Overlay And Pad C116-1(102.362mm,97.36mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (103.622mm,97.84mm) on Top Overlay And Pad C111-1(102.362mm,97.36mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (104.075mm,85.366mm) on Bottom Overlay And Pad C109-1(104.555mm,86.626mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (104.075mm,85.366mm) on Top Overlay And Pad C101-1(104.555mm,86.626mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (104.075mm,87.886mm) on Bottom Overlay And Pad C109-1(104.555mm,86.626mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (104.075mm,87.886mm) on Top Overlay And Pad C101-1(104.555mm,86.626mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (104.075mm,88.922mm) on Bottom Overlay And Pad C108-1(104.555mm,90.182mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (104.075mm,88.922mm) on Top Overlay And Pad C102-1(104.555mm,90.182mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (104.075mm,91.442mm) on Bottom Overlay And Pad C108-1(104.555mm,90.182mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (104.075mm,91.442mm) on Top Overlay And Pad C102-1(104.555mm,90.182mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (104.658mm,100.28mm) on Bottom Overlay And Pad C119-1(105.918mm,100.76mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (104.658mm,100.28mm) on Top Overlay And Pad C113-1(105.918mm,100.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (104.658mm,104.19mm) on Bottom Overlay And Pad C119-2(105.918mm,103.71mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (104.658mm,104.19mm) on Top Overlay And Pad C113-2(105.918mm,103.71mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (104.658mm,93.93mm) on Bottom Overlay And Pad C117-2(105.918mm,94.41mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (104.658mm,93.93mm) on Top Overlay And Pad C112-2(105.918mm,94.41mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (104.658mm,97.84mm) on Bottom Overlay And Pad C117-1(105.918mm,97.36mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (104.658mm,97.84mm) on Top Overlay And Pad C112-1(105.918mm,97.36mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (107.178mm,100.28mm) on Bottom Overlay And Pad C119-1(105.918mm,100.76mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (107.178mm,100.28mm) on Top Overlay And Pad C113-1(105.918mm,100.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (107.178mm,104.19mm) on Bottom Overlay And Pad C119-2(105.918mm,103.71mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (107.178mm,104.19mm) on Top Overlay And Pad C113-2(105.918mm,103.71mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (107.178mm,93.93mm) on Bottom Overlay And Pad C117-2(105.918mm,94.41mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (107.178mm,93.93mm) on Top Overlay And Pad C112-2(105.918mm,94.41mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (107.178mm,97.84mm) on Bottom Overlay And Pad C117-1(105.918mm,97.36mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (107.178mm,97.84mm) on Top Overlay And Pad C112-1(105.918mm,97.36mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (107.985mm,85.366mm) on Bottom Overlay And Pad C109-2(107.505mm,86.626mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (107.985mm,85.366mm) on Top Overlay And Pad C101-2(107.505mm,86.626mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (107.985mm,87.886mm) on Bottom Overlay And Pad C109-2(107.505mm,86.626mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (107.985mm,87.886mm) on Top Overlay And Pad C101-2(107.505mm,86.626mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (107.985mm,88.922mm) on Bottom Overlay And Pad C108-2(107.505mm,90.182mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (107.985mm,88.922mm) on Top Overlay And Pad C102-2(107.505mm,90.182mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (107.985mm,91.442mm) on Bottom Overlay And Pad C108-2(107.505mm,90.182mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (107.985mm,91.442mm) on Top Overlay And Pad C102-2(107.505mm,90.182mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (108.214mm,100.28mm) on Bottom Overlay And Pad C120-1(109.474mm,100.76mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (108.214mm,100.28mm) on Top Overlay And Pad C114-1(109.474mm,100.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (108.214mm,104.19mm) on Bottom Overlay And Pad C120-2(109.474mm,103.71mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (108.214mm,104.19mm) on Top Overlay And Pad C114-2(109.474mm,103.71mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (108.214mm,93.93mm) on Bottom Overlay And Pad C118-2(109.474mm,94.41mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (108.214mm,93.93mm) on Top Overlay And Pad C115-2(109.474mm,94.41mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (108.214mm,97.84mm) on Bottom Overlay And Pad C118-1(109.474mm,97.36mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (108.214mm,97.84mm) on Top Overlay And Pad C115-1(109.474mm,97.36mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (109.947mm,85.342mm) on Bottom Overlay And Pad C106-2(110.427mm,86.602mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (109.947mm,85.342mm) on Top Overlay And Pad C104-2(110.427mm,86.602mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (109.947mm,87.862mm) on Bottom Overlay And Pad C106-2(110.427mm,86.602mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (109.947mm,87.862mm) on Top Overlay And Pad C104-2(110.427mm,86.602mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (109.947mm,88.898mm) on Bottom Overlay And Pad C107-2(110.427mm,90.158mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (109.947mm,88.898mm) on Top Overlay And Pad C103-2(110.427mm,90.158mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (109.947mm,91.418mm) on Bottom Overlay And Pad C107-2(110.427mm,90.158mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (109.947mm,91.418mm) on Top Overlay And Pad C103-2(110.427mm,90.158mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (110.734mm,100.28mm) on Bottom Overlay And Pad C120-1(109.474mm,100.76mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (110.734mm,100.28mm) on Top Overlay And Pad C114-1(109.474mm,100.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (110.734mm,104.19mm) on Bottom Overlay And Pad C120-2(109.474mm,103.71mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (110.734mm,104.19mm) on Top Overlay And Pad C114-2(109.474mm,103.71mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (110.734mm,93.93mm) on Bottom Overlay And Pad C118-2(109.474mm,94.41mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (110.734mm,93.93mm) on Top Overlay And Pad C115-2(109.474mm,94.41mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (110.734mm,97.84mm) on Bottom Overlay And Pad C118-1(109.474mm,97.36mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (110.734mm,97.84mm) on Top Overlay And Pad C115-1(109.474mm,97.36mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (113.857mm,85.342mm) on Bottom Overlay And Pad C106-1(113.377mm,86.602mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (113.857mm,85.342mm) on Top Overlay And Pad C104-1(113.377mm,86.602mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (113.857mm,87.862mm) on Bottom Overlay And Pad C106-1(113.377mm,86.602mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (113.857mm,87.862mm) on Top Overlay And Pad C104-1(113.377mm,86.602mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (113.857mm,88.898mm) on Bottom Overlay And Pad C107-1(113.377mm,90.158mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (113.857mm,88.898mm) on Top Overlay And Pad C103-1(113.377mm,90.158mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (113.857mm,91.418mm) on Bottom Overlay And Pad C107-1(113.377mm,90.158mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (113.857mm,91.418mm) on Top Overlay And Pad C103-1(113.377mm,90.158mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (116.613mm,85.852mm) on Top Overlay And Pad C4-1(117.093mm,86.487mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (116.613mm,87.122mm) on Top Overlay And Pad C4-1(117.093mm,86.487mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (119.353mm,85.852mm) on Top Overlay And Pad C4-2(118.873mm,86.487mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (119.353mm,87.122mm) on Top Overlay And Pad C4-2(118.873mm,86.487mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (84.355mm,101.219mm) on Bottom Overlay And Pad C5-2(84.835mm,100.584mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (84.355mm,99.949mm) on Bottom Overlay And Pad C5-2(84.835mm,100.584mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (84.836mm,95.277mm) on Bottom Overlay And Pad C3-2(85.471mm,95.757mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (84.836mm,98.017mm) on Bottom Overlay And Pad C3-1(85.471mm,97.537mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (86.106mm,95.277mm) on Bottom Overlay And Pad C3-2(85.471mm,95.757mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (86.106mm,98.017mm) on Bottom Overlay And Pad C3-1(85.471mm,97.537mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (87.095mm,101.219mm) on Bottom Overlay And Pad C5-1(86.615mm,100.584mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (87.095mm,99.949mm) on Bottom Overlay And Pad C5-1(86.615mm,100.584mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Arc (87.456mm,104.902mm) on Bottom Overlay And Pad D3-1(87.409mm,104.201mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Arc (89.747mm,114.276mm) on Top Overlay And Pad H4-1(88.955mm,114.76mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (89.943mm,91.948mm) on Top Overlay And Pad C2-2(90.423mm,92.583mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (89.943mm,93.218mm) on Top Overlay And Pad C2-2(90.423mm,92.583mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Arc (91.806mm,87.249mm) on Top Overlay And Pad H2-1(91.806mm,87.249mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (92.683mm,91.948mm) on Top Overlay And Pad C2-1(92.203mm,92.583mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (92.683mm,93.218mm) on Top Overlay And Pad C2-1(92.203mm,92.583mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Arc (92.732mm,113.967mm) on Top Overlay And Pad H8-1(93.037mm,114.652mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (95.123mm,95.531mm) on Bottom Overlay And Pad C1-1(95.758mm,96.011mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (95.123mm,98.271mm) on Bottom Overlay And Pad C1-2(95.758mm,97.791mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Arc (95.306mm,87.249mm) on Top Overlay And Pad H2-2(95.306mm,87.249mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Arc (95.306mm,87.25mm) on Top Overlay And Pad H2-2(95.306mm,87.249mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (96.393mm,95.531mm) on Bottom Overlay And Pad C1-1(95.758mm,96.011mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Arc (96.393mm,98.271mm) on Bottom Overlay And Pad C1-2(95.758mm,97.791mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Arc (98.806mm,87.249mm) on Top Overlay And Pad H2-3(98.806mm,87.249mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C101-1(104.555mm,86.626mm) on Top Layer And Track (103.675mm,85.366mm)(103.675mm,87.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C101-1(104.555mm,86.626mm) on Top Layer And Track (104.075mm,84.966mm)(105.13mm,84.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C101-1(104.555mm,86.626mm) on Top Layer And Track (104.075mm,88.286mm)(105.13mm,88.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C101-2(107.505mm,86.626mm) on Top Layer And Track (106.93mm,84.966mm)(107.985mm,84.966mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C101-2(107.505mm,86.626mm) on Top Layer And Track (106.93mm,88.286mm)(107.985mm,88.286mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C101-2(107.505mm,86.626mm) on Top Layer And Track (108.385mm,85.366mm)(108.385mm,87.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C102-1(104.555mm,90.182mm) on Top Layer And Track (103.675mm,88.922mm)(103.675mm,91.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C102-1(104.555mm,90.182mm) on Top Layer And Track (104.075mm,88.522mm)(105.13mm,88.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C102-1(104.555mm,90.182mm) on Top Layer And Track (104.075mm,91.842mm)(105.13mm,91.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C102-2(107.505mm,90.182mm) on Top Layer And Track (106.93mm,88.522mm)(107.985mm,88.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C102-2(107.505mm,90.182mm) on Top Layer And Track (106.93mm,91.842mm)(107.985mm,91.842mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C102-2(107.505mm,90.182mm) on Top Layer And Track (108.385mm,88.922mm)(108.385mm,91.442mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C103-1(113.377mm,90.158mm) on Top Layer And Track (112.802mm,88.498mm)(113.857mm,88.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C103-1(113.377mm,90.158mm) on Top Layer And Track (112.802mm,91.818mm)(113.857mm,91.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C103-1(113.377mm,90.158mm) on Top Layer And Track (114.257mm,88.898mm)(114.257mm,91.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C103-2(110.427mm,90.158mm) on Top Layer And Track (109.547mm,88.898mm)(109.547mm,91.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C103-2(110.427mm,90.158mm) on Top Layer And Track (109.947mm,88.498mm)(111.002mm,88.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C103-2(110.427mm,90.158mm) on Top Layer And Track (109.947mm,91.818mm)(111.002mm,91.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C104-1(113.377mm,86.602mm) on Top Layer And Track (112.802mm,84.942mm)(113.857mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C104-1(113.377mm,86.602mm) on Top Layer And Track (112.802mm,88.262mm)(113.857mm,88.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C104-1(113.377mm,86.602mm) on Top Layer And Track (114.257mm,85.342mm)(114.257mm,87.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C104-2(110.427mm,86.602mm) on Top Layer And Track (109.547mm,85.342mm)(109.547mm,87.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C104-2(110.427mm,86.602mm) on Top Layer And Track (109.947mm,84.942mm)(111.002mm,84.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C104-2(110.427mm,86.602mm) on Top Layer And Track (109.947mm,88.262mm)(111.002mm,88.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C105-1(102.362mm,100.76mm) on Top Layer And Track (100.702mm,100.28mm)(100.702mm,101.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C105-1(102.362mm,100.76mm) on Top Layer And Track (101.102mm,99.88mm)(103.622mm,99.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C105-1(102.362mm,100.76mm) on Top Layer And Track (104.022mm,100.28mm)(104.022mm,101.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C105-2(102.362mm,103.71mm) on Top Layer And Track (100.702mm,103.135mm)(100.702mm,104.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C105-2(102.362mm,103.71mm) on Top Layer And Track (101.102mm,104.59mm)(103.622mm,104.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C105-2(102.362mm,103.71mm) on Top Layer And Track (104.022mm,103.135mm)(104.022mm,104.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C106-1(113.377mm,86.602mm) on Bottom Layer And Track (112.802mm,84.942mm)(113.857mm,84.942mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C106-1(113.377mm,86.602mm) on Bottom Layer And Track (112.802mm,88.262mm)(113.857mm,88.262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C106-1(113.377mm,86.602mm) on Bottom Layer And Track (114.257mm,85.342mm)(114.257mm,87.862mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C106-2(110.427mm,86.602mm) on Bottom Layer And Track (109.547mm,85.342mm)(109.547mm,87.862mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C106-2(110.427mm,86.602mm) on Bottom Layer And Track (109.947mm,84.942mm)(111.002mm,84.942mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C106-2(110.427mm,86.602mm) on Bottom Layer And Track (109.947mm,88.262mm)(111.002mm,88.262mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C107-1(113.377mm,90.158mm) on Bottom Layer And Track (112.802mm,88.498mm)(113.857mm,88.498mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C107-1(113.377mm,90.158mm) on Bottom Layer And Track (112.802mm,91.818mm)(113.857mm,91.818mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C107-1(113.377mm,90.158mm) on Bottom Layer And Track (114.257mm,88.898mm)(114.257mm,91.418mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C107-2(110.427mm,90.158mm) on Bottom Layer And Track (109.547mm,88.898mm)(109.547mm,91.418mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C107-2(110.427mm,90.158mm) on Bottom Layer And Track (109.947mm,88.498mm)(111.002mm,88.498mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C107-2(110.427mm,90.158mm) on Bottom Layer And Track (109.947mm,91.818mm)(111.002mm,91.818mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C108-1(104.555mm,90.182mm) on Bottom Layer And Track (103.675mm,88.922mm)(103.675mm,91.442mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C108-1(104.555mm,90.182mm) on Bottom Layer And Track (104.075mm,88.522mm)(105.13mm,88.522mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C108-1(104.555mm,90.182mm) on Bottom Layer And Track (104.075mm,91.842mm)(105.13mm,91.842mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C108-2(107.505mm,90.182mm) on Bottom Layer And Track (106.93mm,88.522mm)(107.985mm,88.522mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C108-2(107.505mm,90.182mm) on Bottom Layer And Track (106.93mm,91.842mm)(107.985mm,91.842mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C108-2(107.505mm,90.182mm) on Bottom Layer And Track (108.385mm,88.922mm)(108.385mm,91.442mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C109-1(104.555mm,86.626mm) on Bottom Layer And Track (103.675mm,85.366mm)(103.675mm,87.886mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C109-1(104.555mm,86.626mm) on Bottom Layer And Track (104.075mm,84.966mm)(105.13mm,84.966mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C109-1(104.555mm,86.626mm) on Bottom Layer And Track (104.075mm,88.286mm)(105.13mm,88.286mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C109-2(107.505mm,86.626mm) on Bottom Layer And Track (106.93mm,84.966mm)(107.985mm,84.966mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C109-2(107.505mm,86.626mm) on Bottom Layer And Track (106.93mm,88.286mm)(107.985mm,88.286mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C109-2(107.505mm,86.626mm) on Bottom Layer And Track (108.385mm,85.366mm)(108.385mm,87.886mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(95.758mm,96.011mm) on Bottom Layer And Track (94.723mm,95.531mm)(94.723mm,96.451mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(95.758mm,96.011mm) on Bottom Layer And Track (95.123mm,95.131mm)(96.393mm,95.131mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-1(95.758mm,96.011mm) on Bottom Layer And Track (96.793mm,95.531mm)(96.793mm,96.451mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C110-1(102.362mm,100.76mm) on Bottom Layer And Track (100.702mm,100.28mm)(100.702mm,101.335mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C110-1(102.362mm,100.76mm) on Bottom Layer And Track (101.102mm,99.88mm)(103.622mm,99.88mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C110-1(102.362mm,100.76mm) on Bottom Layer And Track (104.022mm,100.28mm)(104.022mm,101.335mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C110-2(102.362mm,103.71mm) on Bottom Layer And Track (100.702mm,103.135mm)(100.702mm,104.19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C110-2(102.362mm,103.71mm) on Bottom Layer And Track (101.102mm,104.59mm)(103.622mm,104.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C110-2(102.362mm,103.71mm) on Bottom Layer And Track (104.022mm,103.135mm)(104.022mm,104.19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C111-1(102.362mm,97.36mm) on Top Layer And Track (100.702mm,96.785mm)(100.702mm,97.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C111-1(102.362mm,97.36mm) on Top Layer And Track (101.102mm,98.24mm)(103.622mm,98.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C111-1(102.362mm,97.36mm) on Top Layer And Track (104.022mm,96.785mm)(104.022mm,97.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C111-2(102.362mm,94.41mm) on Top Layer And Track (100.702mm,93.93mm)(100.702mm,94.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C111-2(102.362mm,94.41mm) on Top Layer And Track (101.102mm,93.53mm)(103.622mm,93.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C111-2(102.362mm,94.41mm) on Top Layer And Track (104.022mm,93.93mm)(104.022mm,94.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C112-1(105.918mm,97.36mm) on Top Layer And Track (104.258mm,96.785mm)(104.258mm,97.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C112-1(105.918mm,97.36mm) on Top Layer And Track (104.658mm,98.24mm)(107.178mm,98.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C112-1(105.918mm,97.36mm) on Top Layer And Track (107.578mm,96.785mm)(107.578mm,97.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C112-2(105.918mm,94.41mm) on Top Layer And Track (104.258mm,93.93mm)(104.258mm,94.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C112-2(105.918mm,94.41mm) on Top Layer And Track (104.658mm,93.53mm)(107.178mm,93.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C112-2(105.918mm,94.41mm) on Top Layer And Track (107.578mm,93.93mm)(107.578mm,94.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C113-1(105.918mm,100.76mm) on Top Layer And Track (104.258mm,100.28mm)(104.258mm,101.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C113-1(105.918mm,100.76mm) on Top Layer And Track (104.658mm,99.88mm)(107.178mm,99.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C113-1(105.918mm,100.76mm) on Top Layer And Track (107.578mm,100.28mm)(107.578mm,101.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C113-2(105.918mm,103.71mm) on Top Layer And Track (104.258mm,103.135mm)(104.258mm,104.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C113-2(105.918mm,103.71mm) on Top Layer And Track (104.658mm,104.59mm)(107.178mm,104.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C113-2(105.918mm,103.71mm) on Top Layer And Track (107.578mm,103.135mm)(107.578mm,104.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C114-1(109.474mm,100.76mm) on Top Layer And Track (107.814mm,100.28mm)(107.814mm,101.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C114-1(109.474mm,100.76mm) on Top Layer And Track (108.214mm,99.88mm)(110.734mm,99.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C114-1(109.474mm,100.76mm) on Top Layer And Track (111.134mm,100.28mm)(111.134mm,101.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C114-2(109.474mm,103.71mm) on Top Layer And Track (107.814mm,103.135mm)(107.814mm,104.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C114-2(109.474mm,103.71mm) on Top Layer And Track (108.214mm,104.59mm)(110.734mm,104.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C114-2(109.474mm,103.71mm) on Top Layer And Track (111.134mm,103.135mm)(111.134mm,104.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C115-1(109.474mm,97.36mm) on Top Layer And Track (107.814mm,96.785mm)(107.814mm,97.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C115-1(109.474mm,97.36mm) on Top Layer And Track (108.214mm,98.24mm)(110.734mm,98.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C115-1(109.474mm,97.36mm) on Top Layer And Track (111.134mm,96.785mm)(111.134mm,97.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C115-2(109.474mm,94.41mm) on Top Layer And Track (107.814mm,93.93mm)(107.814mm,94.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C115-2(109.474mm,94.41mm) on Top Layer And Track (108.214mm,93.53mm)(110.734mm,93.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C115-2(109.474mm,94.41mm) on Top Layer And Track (111.134mm,93.93mm)(111.134mm,94.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C116-1(102.362mm,97.36mm) on Bottom Layer And Track (100.702mm,96.785mm)(100.702mm,97.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C116-1(102.362mm,97.36mm) on Bottom Layer And Track (101.102mm,98.24mm)(103.622mm,98.24mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C116-1(102.362mm,97.36mm) on Bottom Layer And Track (104.022mm,96.785mm)(104.022mm,97.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C116-2(102.362mm,94.41mm) on Bottom Layer And Track (100.702mm,93.93mm)(100.702mm,94.985mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C116-2(102.362mm,94.41mm) on Bottom Layer And Track (101.102mm,93.53mm)(103.622mm,93.53mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C116-2(102.362mm,94.41mm) on Bottom Layer And Track (104.022mm,93.93mm)(104.022mm,94.985mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C117-1(105.918mm,97.36mm) on Bottom Layer And Track (104.258mm,96.785mm)(104.258mm,97.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C117-1(105.918mm,97.36mm) on Bottom Layer And Track (104.658mm,98.24mm)(107.178mm,98.24mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C117-1(105.918mm,97.36mm) on Bottom Layer And Track (107.578mm,96.785mm)(107.578mm,97.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C117-2(105.918mm,94.41mm) on Bottom Layer And Track (104.258mm,93.93mm)(104.258mm,94.985mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C117-2(105.918mm,94.41mm) on Bottom Layer And Track (104.658mm,93.53mm)(107.178mm,93.53mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C117-2(105.918mm,94.41mm) on Bottom Layer And Track (107.578mm,93.93mm)(107.578mm,94.985mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C118-1(109.474mm,97.36mm) on Bottom Layer And Track (107.814mm,96.785mm)(107.814mm,97.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C118-1(109.474mm,97.36mm) on Bottom Layer And Track (108.214mm,98.24mm)(110.734mm,98.24mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C118-1(109.474mm,97.36mm) on Bottom Layer And Track (111.134mm,96.785mm)(111.134mm,97.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C118-2(109.474mm,94.41mm) on Bottom Layer And Track (107.814mm,93.93mm)(107.814mm,94.985mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C118-2(109.474mm,94.41mm) on Bottom Layer And Track (108.214mm,93.53mm)(110.734mm,93.53mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C118-2(109.474mm,94.41mm) on Bottom Layer And Track (111.134mm,93.93mm)(111.134mm,94.985mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C119-1(105.918mm,100.76mm) on Bottom Layer And Track (104.258mm,100.28mm)(104.258mm,101.335mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C119-1(105.918mm,100.76mm) on Bottom Layer And Track (104.658mm,99.88mm)(107.178mm,99.88mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C119-1(105.918mm,100.76mm) on Bottom Layer And Track (107.578mm,100.28mm)(107.578mm,101.335mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C119-2(105.918mm,103.71mm) on Bottom Layer And Track (104.258mm,103.135mm)(104.258mm,104.19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C119-2(105.918mm,103.71mm) on Bottom Layer And Track (104.658mm,104.59mm)(107.178mm,104.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C119-2(105.918mm,103.71mm) on Bottom Layer And Track (107.578mm,103.135mm)(107.578mm,104.19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(95.758mm,97.791mm) on Bottom Layer And Track (94.723mm,97.351mm)(94.723mm,98.271mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(95.758mm,97.791mm) on Bottom Layer And Track (95.123mm,98.671mm)(96.393mm,98.671mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C1-2(95.758mm,97.791mm) on Bottom Layer And Track (96.793mm,97.351mm)(96.793mm,98.271mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C120-1(109.474mm,100.76mm) on Bottom Layer And Track (107.814mm,100.28mm)(107.814mm,101.335mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C120-1(109.474mm,100.76mm) on Bottom Layer And Track (108.214mm,99.88mm)(110.734mm,99.88mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C120-1(109.474mm,100.76mm) on Bottom Layer And Track (111.134mm,100.28mm)(111.134mm,101.335mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C120-2(109.474mm,103.71mm) on Bottom Layer And Track (107.814mm,103.135mm)(107.814mm,104.19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C120-2(109.474mm,103.71mm) on Bottom Layer And Track (108.214mm,104.59mm)(110.734mm,104.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C120-2(109.474mm,103.71mm) on Bottom Layer And Track (111.134mm,103.135mm)(111.134mm,104.19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(92.203mm,92.583mm) on Top Layer And Track (91.763mm,91.548mm)(92.683mm,91.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(92.203mm,92.583mm) on Top Layer And Track (91.763mm,93.618mm)(92.683mm,93.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-1(92.203mm,92.583mm) on Top Layer And Track (93.083mm,91.948mm)(93.083mm,93.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(90.423mm,92.583mm) on Top Layer And Track (89.543mm,91.948mm)(89.543mm,93.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(90.423mm,92.583mm) on Top Layer And Track (89.943mm,91.548mm)(90.863mm,91.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C2-2(90.423mm,92.583mm) on Top Layer And Track (89.943mm,93.618mm)(90.863mm,93.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C3-1(85.471mm,97.537mm) on Bottom Layer And Text "R1" (85.186mm,98.036mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(85.471mm,97.537mm) on Bottom Layer And Track (84.436mm,97.097mm)(84.436mm,98.017mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(85.471mm,97.537mm) on Bottom Layer And Track (84.836mm,98.417mm)(86.106mm,98.417mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-1(85.471mm,97.537mm) on Bottom Layer And Track (86.506mm,97.097mm)(86.506mm,98.017mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(85.471mm,95.757mm) on Bottom Layer And Track (84.436mm,95.277mm)(84.436mm,96.197mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(85.471mm,95.757mm) on Bottom Layer And Track (84.836mm,94.877mm)(86.106mm,94.877mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C3-2(85.471mm,95.757mm) on Bottom Layer And Track (86.506mm,95.277mm)(86.506mm,96.197mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-1(117.093mm,86.487mm) on Top Layer And Track (116.213mm,85.852mm)(116.213mm,87.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-1(117.093mm,86.487mm) on Top Layer And Track (116.613mm,85.452mm)(117.533mm,85.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-1(117.093mm,86.487mm) on Top Layer And Track (116.613mm,87.522mm)(117.533mm,87.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-2(118.873mm,86.487mm) on Top Layer And Track (118.433mm,85.452mm)(119.353mm,85.452mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-2(118.873mm,86.487mm) on Top Layer And Track (118.433mm,87.522mm)(119.353mm,87.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C4-2(118.873mm,86.487mm) on Top Layer And Track (119.753mm,85.852mm)(119.753mm,87.122mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(86.615mm,100.584mm) on Bottom Layer And Track (86.175mm,101.619mm)(87.095mm,101.619mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(86.615mm,100.584mm) on Bottom Layer And Track (86.175mm,99.549mm)(87.095mm,99.549mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-1(86.615mm,100.584mm) on Bottom Layer And Track (87.495mm,99.949mm)(87.495mm,101.219mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-2(84.835mm,100.584mm) on Bottom Layer And Track (83.955mm,99.949mm)(83.955mm,101.219mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-2(84.835mm,100.584mm) on Bottom Layer And Track (84.355mm,101.619mm)(85.275mm,101.619mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad C5-2(84.835mm,100.584mm) on Bottom Layer And Track (84.355mm,99.549mm)(85.275mm,99.549mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad D1-1(111.381mm,107.154mm) on Top Layer And Track (111.498mm,106.004mm)(111.498mm,106.256mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad D1-1(111.381mm,107.154mm) on Top Layer And Track (111.498mm,108.039mm)(111.498mm,108.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad D1-2(111.381mm,109.254mm) on Top Layer And Track (111.498mm,108.039mm)(111.498mm,108.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad D1-2(111.381mm,109.254mm) on Top Layer And Track (111.498mm,110.152mm)(111.498mm,110.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D1-3(107.315mm,108.204mm) on Top Layer And Track (105.298mm,106.004mm)(105.299mm,106.124mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad D1-3(107.315mm,108.204mm) on Top Layer And Track (105.298mm,106.004mm)(111.498mm,106.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D1-3(107.315mm,108.204mm) on Top Layer And Track (105.347mm,110.284mm)(105.348mm,110.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad D1-3(107.315mm,108.204mm) on Top Layer And Track (105.348mm,110.404mm)(111.498mm,110.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D2-1(108.077mm,113.677mm) on Bottom Layer And Track (104.967mm,113.842mm)(105.936mm,113.842mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D2-1(108.077mm,113.677mm) on Bottom Layer And Track (110.218mm,113.842mm)(111.187mm,113.842mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D2-2(108.077mm,106.807mm) on Bottom Layer And Track (104.967mm,106.642mm)(105.936mm,106.642mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad D2-2(108.077mm,106.807mm) on Bottom Layer And Track (110.218mm,106.642mm)(111.187mm,106.642mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D3-1(87.409mm,104.201mm) on Bottom Layer And Track (85.159mm,104.801mm)(86.959mm,104.801mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D3-3(87.409mm,102.301mm) on Bottom Layer And Track (85.159mm,101.701mm)(86.959mm,101.701mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D3-4(84.709mm,102.301mm) on Bottom Layer And Track (85.159mm,101.701mm)(86.959mm,101.701mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad D3-6(84.709mm,104.201mm) on Bottom Layer And Track (85.159mm,104.801mm)(86.959mm,104.801mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad F1-1(105.831mm,112.776mm) on Top Layer And Track (104.521mm,111.176mm)(104.521mm,114.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad F1-1(105.831mm,112.776mm) on Top Layer And Track (104.931mm,110.871mm)(106.931mm,110.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad F1-1(105.831mm,112.776mm) on Top Layer And Track (104.931mm,114.681mm)(106.931mm,114.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad F1-2(110.831mm,112.776mm) on Top Layer And Track (109.731mm,110.871mm)(111.731mm,110.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad F1-2(110.831mm,112.776mm) on Top Layer And Track (109.731mm,114.681mm)(111.731mm,114.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad F1-2(110.831mm,112.776mm) on Top Layer And Track (112.141mm,111.176mm)(112.141mm,114.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad H1-1(101.346mm,111.887mm) on Multi-Layer And Track (86.9mm,111.5mm)(103.9mm,111.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad H11-1(83mm,83mm) on Multi-Layer And Text "接口板" (80.137mm,85.102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad H1-2(101.346mm,116.887mm) on Multi-Layer And Track (86.9mm,117.5mm)(103.9mm,117.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad H2-1(91.806mm,87.249mm) on Multi-Layer And Track (90.5mm,85mm)(90.5mm,104mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad H2-2(95.306mm,87.249mm) on Multi-Layer And Track (94.5mm,85mm)(94.5mm,104mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad H2-2(95.306mm,87.249mm) on Multi-Layer And Track (95.316mm,85.197mm)(98.806mm,85.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad H2-2(95.306mm,87.249mm) on Multi-Layer And Track (95.316mm,89.301mm)(98.806mm,89.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad H2-3(98.806mm,87.249mm) on Multi-Layer And Track (95.316mm,85.197mm)(98.806mm,85.197mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.024mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad H2-3(98.806mm,87.249mm) on Multi-Layer And Track (95.316mm,89.301mm)(98.806mm,89.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad H3-1(87.122mm,91.535mm) on Multi-Layer And Track (88.265mm,90.868mm)(88.265mm,93.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad H3-2(87.122mm,89.535mm) on Multi-Layer And Track (88.265mm,88.122mm)(88.265mm,90.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad H4-1(88.955mm,114.76mm) on Top Layer And Track (88.236mm,115.038mm)(88.424mm,115.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad H4-1(88.955mm,114.76mm) on Top Layer And Track (89.486mm,115.038mm)(91.144mm,115.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad H4-2(87.705mm,114.76mm) on Top Layer And Track (85.455mm,115.038mm)(87.113mm,115.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad H4-2(87.705mm,114.76mm) on Top Layer And Track (88.236mm,115.038mm)(88.424mm,115.038mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad H4-3(85.855mm,118.11mm) on Top Layer And Track (85.455mm,115.038mm)(85.455mm,116.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad H4-3(85.855mm,118.11mm) on Top Layer And Track (86.679mm,119.229mm)(90.074mm,119.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad H4-4(90.805mm,118.11mm) on Top Layer And Track (86.679mm,119.229mm)(90.074mm,119.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad H4-4(90.805mm,118.11mm) on Top Layer And Track (91.144mm,115.038mm)(91.144mm,116.435mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.084mm < 0.254mm) Between Pad H5-1(112.346mm,116.712mm) on Top Layer And Text "编码器" (111.473mm,114.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.084mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad H5-1(112.346mm,116.712mm) on Top Layer And Track (112.763mm,116.512mm)(113.846mm,116.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad H5-10(105.446mm,118.712mm) on Top Layer And Track (105.246mm,116.512mm)(105.246mm,117.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad H5-10(105.446mm,118.712mm) on Top Layer And Track (106.246mm,119.212mm)(112.846mm,119.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad H5-2(111.546mm,116.712mm) on Top Layer And Text "编码器" (111.473mm,114.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad H5-8(106.746mm,116.712mm) on Top Layer And Track (105.246mm,116.512mm)(106.33mm,116.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad H5-9(113.646mm,118.712mm) on Top Layer And Track (106.246mm,119.212mm)(112.846mm,119.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad H5-9(113.646mm,118.712mm) on Top Layer And Track (113.846mm,116.512mm)(113.846mm,117.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad H5-9(113.646mm,118.712mm) on Top Layer And Track (113.846mm,117.612mm)(113.846mm,117.695mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad H7-1(112.903mm,93.8mm) on Multi-Layer And Text "-" (114.427mm,93.299mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad H8-1(93.037mm,114.652mm) on Top Layer And Track (93.239mm,112.316mm)(93.239mm,114.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad H8-1(93.037mm,114.652mm) on Top Layer And Track (93.239mm,115.183mm)(93.239mm,115.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad H8-2(93.037mm,115.902mm) on Top Layer And Track (93.239mm,115.183mm)(93.239mm,115.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad H8-2(93.037mm,115.902mm) on Top Layer And Track (93.239mm,116.433mm)(93.239mm,116.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad H8-3(93.037mm,117.152mm) on Top Layer And Track (93.239mm,116.433mm)(93.239mm,116.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad H8-3(93.037mm,117.152mm) on Top Layer And Track (93.24mm,117.68mm)(93.24mm,119.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad H8-4(96.236mm,112.802mm) on Top Layer And Text "USB" (95.758mm,111.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad H8-4(96.236mm,112.802mm) on Top Layer And Track (93.239mm,112.316mm)(94.636mm,112.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad H8-4(96.236mm,112.802mm) on Top Layer And Track (97.558mm,113.533mm)(97.558mm,118.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad H8-5(96.236mm,119.002mm) on Top Layer And Track (93.24mm,119.485mm)(94.655mm,119.485mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad H8-5(96.236mm,119.002mm) on Top Layer And Track (97.558mm,113.533mm)(97.558mm,118.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad J6-1(82.583mm,88.38mm) on Multi-Layer And Text "1" (83.248mm,88.009mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad J6-1(82.583mm,88.38mm) on Multi-Layer And Track (80.17mm,87.745mm)(83.726mm,87.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad J6-2(81.313mm,88.38mm) on Multi-Layer And Text "2" (80.264mm,88.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad J6-2(81.313mm,88.38mm) on Multi-Layer And Track (80.17mm,87.745mm)(83.726mm,87.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad J6-39(82.583mm,112.51mm) on Multi-Layer And Track (80.17mm,113.145mm)(83.726mm,113.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad J6-40(81.313mm,112.51mm) on Multi-Layer And Track (80.17mm,113.145mm)(83.726mm,113.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad J7-1(118.7mm,88.38mm) on Multi-Layer And Text "1" (119.353mm,88.034mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad J7-1(118.7mm,88.38mm) on Multi-Layer And Track (116.287mm,87.745mm)(119.843mm,87.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad J7-2(117.43mm,88.38mm) on Multi-Layer And Track (116.287mm,87.745mm)(119.843mm,87.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad J7-39(118.7mm,112.51mm) on Multi-Layer And Track (116.287mm,113.145mm)(119.843mm,113.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad J7-40(117.43mm,112.51mm) on Multi-Layer And Track (116.287mm,113.145mm)(119.843mm,113.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad J9-4(102.26mm,83mm) on Multi-Layer And Text "PE" (104.394mm,80.645mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J9-5(106.76mm,83mm) on Multi-Layer And Text "+" (106.172mm,80.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J9-5(106.76mm,83mm) on Multi-Layer And Text "+" (107.315mm,80.16mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-1(89.79mm,97.536mm) on Bottom Layer And Track (89.35mm,96.501mm)(90.67mm,96.501mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-1(89.79mm,97.536mm) on Bottom Layer And Track (89.35mm,98.571mm)(90.67mm,98.571mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Pad R1-1(89.79mm,97.536mm) on Bottom Layer And Track (90.5mm,85mm)(90.5mm,104mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-1(89.79mm,97.536mm) on Bottom Layer And Track (90.67mm,96.501mm)(90.67mm,98.571mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-2(88.01mm,97.536mm) on Bottom Layer And Track (87.13mm,96.501mm)(87.13mm,98.571mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-2(88.01mm,97.536mm) on Bottom Layer And Track (87.13mm,96.501mm)(88.45mm,96.501mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R1-2(88.01mm,97.536mm) on Bottom Layer And Track (87.13mm,98.571mm)(88.45mm,98.571mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-1(92.678mm,94.44mm) on Bottom Layer And Track (91.938mm,92.805mm)(93.578mm,92.805mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-1(92.678mm,94.44mm) on Bottom Layer And Track (91.938mm,96.075mm)(93.578mm,96.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-1(92.678mm,94.44mm) on Bottom Layer And Track (93.578mm,92.805mm)(93.578mm,96.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-2(87.998mm,94.44mm) on Bottom Layer And Track (87.098mm,92.805mm)(87.098mm,96.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-2(87.998mm,94.44mm) on Bottom Layer And Track (87.098mm,92.805mm)(88.738mm,92.805mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad R2-2(87.998mm,94.44mm) on Bottom Layer And Track (87.098mm,96.075mm)(88.738mm,96.075mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad U1-1(87.757mm,96.266mm) on Top Layer And Text "漏油" (84.455mm,93.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad U1-4(90.297mm,106.866mm) on Top Layer And Text "USB" (95.758mm,111.143mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
Rule Violations :349

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Arc (116.613mm,85.852mm) on Top Overlay And Text "C4" (115.816mm,85.654mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Arc (116.613mm,87.122mm) on Top Overlay And Text "C4" (115.816mm,85.654mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Arc (84.836mm,95.277mm) on Bottom Overlay And Text "C3" (86.431mm,93.48mm) on Bottom Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Arc (86.106mm,95.277mm) on Bottom Overlay And Text "C3" (86.431mm,93.48mm) on Bottom Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (86.106mm,98.017mm) on Bottom Overlay And Text "R1" (85.186mm,98.036mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Arc (87.095mm,101.219mm) on Bottom Overlay And Text "C5" (89.607mm,100.211mm) on Bottom Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Arc (91.812mm,87.249mm) on Top Overlay And Text "U" (91.45mm,90.049mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.18mm < 0.254mm) Between Arc (92.732mm,113.967mm) on Top Overlay And Text "D+" (92.71mm,112.268mm) on Top Overlay Silk Text to Silk Clearance [0.18mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "-" (112.522mm,91.775mm) on Top Overlay And Track (111.633mm,92.53mm)(114.173mm,92.53mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "+" (102.806mm,107.629mm) on Top Overlay And Track (98.746mm,109.287mm)(103.946mm,109.287mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "+" (98.298mm,105.306mm) on Top Overlay And Track (97.536mm,105.23mm)(100.076mm,105.23mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "+" (98.425mm,91.082mm) on Top Overlay And Track (97.536mm,92.53mm)(100.076mm,92.53mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "1" (119.353mm,88.034mm) on Top Overlay And Track (116.287mm,87.745mm)(119.843mm,87.745mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.083mm < 0.254mm) Between Text "1" (119.353mm,88.034mm) on Top Overlay And Track (119.843mm,87.745mm)(119.843mm,113.145mm) on Top Overlay Silk Text to Silk Clearance [0.083mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "1" (83.248mm,88.009mm) on Top Overlay And Track (80.17mm,87.745mm)(83.726mm,87.745mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.254mm) Between Text "1" (83.248mm,88.009mm) on Top Overlay And Track (83.726mm,87.745mm)(83.726mm,113.145mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (0.033mm < 0.254mm) Between Text "2" (115.697mm,88.011mm) on Top Overlay And Track (116.287mm,87.745mm)(116.287mm,113.145mm) on Top Overlay Silk Text to Silk Clearance [0.033mm]
   Violation between Silk To Silk Clearance Constraint: (0.183mm < 0.254mm) Between Text "2" (115.697mm,88.011mm) on Top Overlay And Track (116.287mm,87.745mm)(119.843mm,87.745mm) on Top Overlay Silk Text to Silk Clearance [0.183mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "2" (80.264mm,88.011mm) on Top Overlay And Track (80.17mm,87.745mm)(80.17mm,113.145mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.139mm < 0.254mm) Between Text "2" (80.264mm,88.011mm) on Top Overlay And Track (80.17mm,87.745mm)(83.726mm,87.745mm) on Top Overlay Silk Text to Silk Clearance [0.139mm]
   Violation between Silk To Silk Clearance Constraint: (0.124mm < 0.254mm) Between Text "39" (118.342mm,113.407mm) on Top Overlay And Track (116.287mm,113.145mm)(119.843mm,113.145mm) on Top Overlay Silk Text to Silk Clearance [0.124mm]
   Violation between Silk To Silk Clearance Constraint: (0.098mm < 0.254mm) Between Text "39" (82.126mm,113.382mm) on Top Overlay And Track (80.17mm,113.145mm)(83.726mm,113.145mm) on Top Overlay Silk Text to Silk Clearance [0.098mm]
   Violation between Silk To Silk Clearance Constraint: (0.065mm < 0.254mm) Between Text "40" (116.951mm,113.349mm) on Top Overlay And Track (116.287mm,113.145mm)(119.843mm,113.145mm) on Top Overlay Silk Text to Silk Clearance [0.065mm]
   Violation between Silk To Silk Clearance Constraint: (0.087mm < 0.254mm) Between Text "40" (80.804mm,113.371mm) on Top Overlay And Track (80.17mm,113.145mm)(83.726mm,113.145mm) on Top Overlay Silk Text to Silk Clearance [0.087mm]
   Violation between Silk To Silk Clearance Constraint: (0.228mm < 0.254mm) Between Text "48V" (99.949mm,107.968mm) on Top Overlay And Track (98.746mm,109.287mm)(103.946mm,109.287mm) on Top Overlay Silk Text to Silk Clearance [0.228mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "C2" (93.528mm,92.083mm) on Top Overlay And Track (93.083mm,91.948mm)(93.083mm,93.218mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "C3" (86.431mm,93.48mm) on Bottom Overlay And Track (84.836mm,94.877mm)(86.106mm,94.877mm) on Bottom Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Text "C4" (115.816mm,85.654mm) on Top Overlay And Track (116.213mm,85.852mm)(116.213mm,87.122mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "C5" (89.607mm,100.211mm) on Bottom Overlay And Track (87.495mm,99.949mm)(87.495mm,101.219mm) on Bottom Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.149mm < 0.254mm) Between Text "G" (92.946mm,117.983mm) on Top Overlay And Track (93.24mm,117.68mm)(93.24mm,119.485mm) on Top Overlay Silk Text to Silk Clearance [0.149mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "R1" (85.186mm,98.036mm) on Bottom Overlay And Track (84.836mm,98.417mm)(86.106mm,98.417mm) on Bottom Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R1" (85.186mm,98.036mm) on Bottom Overlay And Track (86.506mm,97.097mm)(86.506mm,98.017mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R2" (90.876mm,91.194mm) on Bottom Overlay And Track (90.5mm,85mm)(90.5mm,104mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.206mm < 0.254mm) Between Text "U" (91.45mm,90.049mm) on Top Overlay And Track (91.819mm,89.699mm)(98.793mm,89.699mm) on Top Overlay Silk Text to Silk Clearance [0.206mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.254mm) Between Text "USB" (95.758mm,111.143mm) on Top Overlay And Track (98.746mm,109.287mm)(98.746mm,116.901mm) on Top Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "V" (95.102mm,89.933mm) on Top Overlay And Track (91.819mm,89.699mm)(98.793mm,89.699mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.029mm < 0.254mm) Between Text "编码器" (111.473mm,114.971mm) on Top Overlay And Track (109.731mm,114.681mm)(111.731mm,114.681mm) on Top Overlay Silk Text to Silk Clearance [0.029mm]
   Violation between Silk To Silk Clearance Constraint: (0.057mm < 0.254mm) Between Text "接口板" (80.137mm,85.102mm) on Top Overlay And Text "推杆" (80.264mm,86.366mm) on Top Overlay Silk Text to Silk Clearance [0.057mm]
   Violation between Silk To Silk Clearance Constraint: (0.239mm < 0.254mm) Between Text "漏油" (84.455mm,93.85mm) on Top Overlay And Track (84.322mm,87.535mm)(84.322mm,93.535mm) on Top Overlay Silk Text to Silk Clearance [0.239mm]
   Violation between Silk To Silk Clearance Constraint: (0.064mm < 0.254mm) Between Text "漏油" (84.455mm,93.85mm) on Top Overlay And Track (84.322mm,93.535mm)(88.822mm,93.535mm) on Top Overlay Silk Text to Silk Clearance [0.064mm]
   Violation between Silk To Silk Clearance Constraint: (0.168mm < 0.254mm) Between Text "漏油" (84.455mm,93.85mm) on Top Overlay And Track (86.868mm,93.075mm)(86.868mm,93.456mm) on Top Overlay Silk Text to Silk Clearance [0.168mm]
   Violation between Silk To Silk Clearance Constraint: (0.15mm < 0.254mm) Between Text "推杆" (80.264mm,86.366mm) on Top Overlay And Track (80.17mm,87.745mm)(83.726mm,87.745mm) on Top Overlay Silk Text to Silk Clearance [0.15mm]
Rule Violations :42

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Via (100.076mm,108.204mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (100.838mm,101.981mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (102.489mm,99.187mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (102.616mm,91.44mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (102.997mm,88.646mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (103.124mm,106.426mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (103.124mm,108.839mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (103.251mm,86.36mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (103.759mm,114.935mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (103.759mm,119.126mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (104.14mm,96.139mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (104.648mm,99.187mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (104.775mm,84.582mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (105.791mm,85.471mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (105.791mm,88.519mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (105.791mm,91.948mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (106.934mm,99.06mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (107.696mm,96.012mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (108.204mm,111.379mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (108.331mm,114.427mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (109.347mm,82.296mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (109.347mm,84.074mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (109.347mm,99.187mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (111.125mm,105.537mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (111.252mm,96.139mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (111.252mm,99.187mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (111.506mm,101.981mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (112.014mm,88.392mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (112.141mm,86.487mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (112.268mm,92.329mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (113.03mm,106.68mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (113.03mm,112.395mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (113.411mm,84.074mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (81.026mm,87.122mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (82.677mm,85.852mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (83.82mm,97.409mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (83.947mm,93.345mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (84.328mm,87.249mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (84.328mm,90.551mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (84.963mm,89.154mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (85.471mm,91.567mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (86.233mm,85.852mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (86.233mm,94.107mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (88.9mm,90.551mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (88.9mm,92.329mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (89.154mm,101.219mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (93.345mm,101.219mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (93.345mm,99.822mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (93.98mm,91.44mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (94.996mm,93.853mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (95.504mm,99.568mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (96.52mm,93.853mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (96.647mm,101.346mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (96.647mm,91.821mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (97.028mm,106.553mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (97.028mm,110.744mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (98.933mm,114.554mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (99.06mm,118.999mm) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (99.949mm,91.694mm) from Top Layer to Bottom Layer 
Rule Violations :59

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:00