{
  "module_name": "cctrng.h",
  "hash_id": "9cb0888dbaec81b069ba4ebe246d59bf876ffd71444192046dad9acb733a197b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/char/hw_random/cctrng.h",
  "human_readable_source": " \n \n\n#include <linux/bitops.h>\n\n#define POWER_DOWN_ENABLE 0x01\n#define POWER_DOWN_DISABLE 0x00\n\n \n#define CC_TRNG_QUALITY\t1024\n\n \n#define CC_TRNG_NUM_OF_ROSCS\t4\n \n#define CC_TRNG_EHR_IN_WORDS\t6\n#define CC_TRNG_EHR_IN_BITS\t(CC_TRNG_EHR_IN_WORDS * BITS_PER_TYPE(u32))\n\n#define CC_HOST_RNG_IRQ_MASK BIT(CC_HOST_RGF_IRR_RNG_INT_BIT_SHIFT)\n\n \n#define CC_RNG_INT_MASK (BIT(CC_RNG_IMR_EHR_VALID_INT_MASK_BIT_SHIFT) | \\\n\t\t\t BIT(CC_RNG_IMR_AUTOCORR_ERR_INT_MASK_BIT_SHIFT) | \\\n\t\t\t BIT(CC_RNG_IMR_CRNGT_ERR_INT_MASK_BIT_SHIFT) | \\\n\t\t\t BIT(CC_RNG_IMR_VN_ERR_INT_MASK_BIT_SHIFT) | \\\n\t\t\t BIT(CC_RNG_IMR_WATCHDOG_INT_MASK_BIT_SHIFT))\n\n\n\n\n#define CC_RNG_IMR_REG_OFFSET\t0x0100UL\n#define CC_RNG_IMR_EHR_VALID_INT_MASK_BIT_SHIFT\t0x0UL\n#define CC_RNG_IMR_AUTOCORR_ERR_INT_MASK_BIT_SHIFT\t0x1UL\n#define CC_RNG_IMR_CRNGT_ERR_INT_MASK_BIT_SHIFT\t0x2UL\n#define CC_RNG_IMR_VN_ERR_INT_MASK_BIT_SHIFT\t0x3UL\n#define CC_RNG_IMR_WATCHDOG_INT_MASK_BIT_SHIFT\t0x4UL\n#define CC_RNG_ISR_REG_OFFSET\t0x0104UL\n#define CC_RNG_ISR_EHR_VALID_BIT_SHIFT\t0x0UL\n#define CC_RNG_ISR_EHR_VALID_BIT_SIZE\t0x1UL\n#define CC_RNG_ISR_AUTOCORR_ERR_BIT_SHIFT\t0x1UL\n#define CC_RNG_ISR_AUTOCORR_ERR_BIT_SIZE\t0x1UL\n#define CC_RNG_ISR_CRNGT_ERR_BIT_SHIFT\t0x2UL\n#define CC_RNG_ISR_CRNGT_ERR_BIT_SIZE\t0x1UL\n#define CC_RNG_ISR_WATCHDOG_BIT_SHIFT\t0x4UL\n#define CC_RNG_ISR_WATCHDOG_BIT_SIZE\t0x1UL\n#define CC_RNG_ICR_REG_OFFSET\t0x0108UL\n#define CC_TRNG_CONFIG_REG_OFFSET\t0x010CUL\n#define CC_EHR_DATA_0_REG_OFFSET\t0x0114UL\n#define CC_RND_SOURCE_ENABLE_REG_OFFSET\t0x012CUL\n#define CC_SAMPLE_CNT1_REG_OFFSET\t0x0130UL\n#define CC_TRNG_DEBUG_CONTROL_REG_OFFSET\t0x0138UL\n#define CC_RNG_SW_RESET_REG_OFFSET\t0x0140UL\n#define CC_RNG_CLK_ENABLE_REG_OFFSET\t0x01C4UL\n#define CC_RNG_DMA_ENABLE_REG_OFFSET\t0x01C8UL\n#define CC_RNG_WATCHDOG_VAL_REG_OFFSET\t0x01D8UL\n\n\n\n#define CC_HOST_RGF_IRR_REG_OFFSET\t0x0A00UL\n#define CC_HOST_RGF_IRR_RNG_INT_BIT_SHIFT\t0xAUL\n#define CC_HOST_RGF_IMR_REG_OFFSET\t0x0A04UL\n#define CC_HOST_RGF_ICR_REG_OFFSET\t0x0A08UL\n\n#define CC_HOST_POWER_DOWN_EN_REG_OFFSET\t0x0A78UL\n\n\n\n\n#define CC_NVM_IS_IDLE_REG_OFFSET\t0x0F10UL\n#define CC_NVM_IS_IDLE_VALUE_BIT_SHIFT\t0x0UL\n#define CC_NVM_IS_IDLE_VALUE_BIT_SIZE\t0x1UL\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}