
---------- Begin Simulation Statistics ----------
final_tick                                65167392500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 133426                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663996                       # Number of bytes of host memory used
host_op_rate                                   146011                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   749.48                       # Real time elapsed on the host
host_tick_rate                               86950539                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431867                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.065167                       # Number of seconds simulated
sim_ticks                                 65167392500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431867                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.303348                       # CPI: cycles per instruction
system.cpu.discardedOps                        691648                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        13906814                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.767255                       # IPC: instructions per cycle
system.cpu.numCycles                        130334785                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954855     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646356     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534684     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431867                       # Class of committed instruction
system.cpu.tickCycles                       116427971                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        26157                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69103                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          104                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       722162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          424                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1445738                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            428                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20405451                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16342527                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            142542                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8782129                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8691489                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.967904                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050599                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                313                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433985                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300039                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133946                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1038                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35657482                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35657482                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35660800                       # number of overall hits
system.cpu.dcache.overall_hits::total        35660800                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        74244                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          74244                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        74287                       # number of overall misses
system.cpu.dcache.overall_misses::total         74287                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4814547000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4814547000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4814547000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4814547000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35731726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35731726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35735087                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35735087                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002078                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002078                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002079                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002079                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64847.624050                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64847.624050                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64810.087902                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64810.087902                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50205                       # number of writebacks
system.cpu.dcache.writebacks::total             50205                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19605                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19605                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        54639                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        54639                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        54676                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        54676                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3654941000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3654941000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3656400500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3656400500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001529                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001529                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001530                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001530                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66892.530976                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66892.530976                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66873.957495                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66873.957495                       # average overall mshr miss latency
system.cpu.dcache.replacements                  53652                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21458419                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21458419                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18680                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18680                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    544899500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    544899500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21477099                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21477099                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000870                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000870                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29170.208779                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29170.208779                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2974                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2974                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15706                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15706                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    479240000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    479240000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000731                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000731                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30513.179677                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30513.179677                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14199063                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14199063                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55564                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55564                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4269647500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4269647500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254627                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254627                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003898                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003898                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76841.975020                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76841.975020                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16631                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16631                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38933                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38933                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3175701000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3175701000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002731                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81568.361030                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81568.361030                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3318                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3318                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           43                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           43                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012794                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012794                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1459500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1459500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011009                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011009                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 39445.945946                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 39445.945946                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  65167392500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.585213                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35893640                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             54676                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            656.478894                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.585213                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          487                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          453                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71881178                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71881178                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65167392500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65167392500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65167392500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49598896                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17151140                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9897496                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27662216                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27662216                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27662216                       # number of overall hits
system.cpu.icache.overall_hits::total        27662216                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       668904                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         668904                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       668904                       # number of overall misses
system.cpu.icache.overall_misses::total        668904                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   8729464000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8729464000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   8729464000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8729464000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28331120                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28331120                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28331120                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28331120                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023610                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023610                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023610                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023610                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13050.398861                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13050.398861                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13050.398861                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13050.398861                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       668506                       # number of writebacks
system.cpu.icache.writebacks::total            668506                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       668904                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       668904                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       668904                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       668904                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8060560000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8060560000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8060560000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8060560000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023610                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023610                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023610                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023610                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12050.398861                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12050.398861                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12050.398861                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12050.398861                       # average overall mshr miss latency
system.cpu.icache.replacements                 668506                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27662216                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27662216                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       668904                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        668904                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   8729464000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8729464000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28331120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28331120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023610                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023610                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13050.398861                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13050.398861                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       668904                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       668904                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8060560000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8060560000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12050.398861                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12050.398861                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  65167392500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           397.678788                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28331120                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            668904                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.354538                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   397.678788                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.776716                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.776716                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57331144                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57331144                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65167392500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65167392500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65167392500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  65167392500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431867                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               668393                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                12233                       # number of demand (read+write) hits
system.l2.demand_hits::total                   680626                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              668393                       # number of overall hits
system.l2.overall_hits::.cpu.data               12233                       # number of overall hits
system.l2.overall_hits::total                  680626                       # number of overall hits
system.l2.demand_misses::.cpu.inst                511                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42443                       # number of demand (read+write) misses
system.l2.demand_misses::total                  42954                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               511                       # number of overall misses
system.l2.overall_misses::.cpu.data             42443                       # number of overall misses
system.l2.overall_misses::total                 42954                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38975500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3445923000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3484898500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38975500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3445923000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3484898500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           668904                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            54676                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               723580                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          668904                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           54676                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              723580                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000764                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.776264                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.059363                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000764                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.776264                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.059363                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76272.994129                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81189.430530                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81130.942404                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76272.994129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81189.430530                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81130.942404                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               25977                       # number of writebacks
system.l2.writebacks::total                     25977                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42438                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             42948                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42438                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            42948                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33811000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3021202000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3055013000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33811000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3021202000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3055013000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.776172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059355                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.776172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059355                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66296.078431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71190.960931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71132.835056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66296.078431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71190.960931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71132.835056                       # average overall mshr miss latency
system.l2.replacements                          26579                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50205                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50205                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50205                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50205                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       668421                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           668421                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       668421                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       668421                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             4                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   121                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3116031000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3116031000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.996892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996892                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80285.246831                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80285.246831                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2727911000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2727911000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.996892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70285.246831                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70285.246831                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         668393                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             668393                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              511                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38975500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38975500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       668904                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         668904                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000764                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000764                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76272.994129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76272.994129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33811000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33811000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66296.078431                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66296.078431                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12112                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12112                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3631                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3631                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    329892000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    329892000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15743                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15743                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.230642                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.230642                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90854.310107                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90854.310107                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3626                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3626                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    293291000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    293291000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.230325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.230325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80885.548814                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80885.548814                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  65167392500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15554.126077                       # Cycle average of tags in use
system.l2.tags.total_refs                     1445624                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     42963                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     33.648116                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.910535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        72.978142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15475.237399                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.944534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.949349                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          447                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11896                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11608035                       # Number of tag accesses
system.l2.tags.data_accesses                 11608035                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65167392500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     25977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001407646500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1447                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1447                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              128326                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24543                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       42948                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25977                       # Number of write requests accepted
system.mem_ctrls.readBursts                     42948                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25977                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.13                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 42948                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                25977                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   41687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1447                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.675881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.264159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    426.053042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1446     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1447                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.940567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.931573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.554679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               88      6.08%      6.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.28%      6.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1261     87.15%     93.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               94      6.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1447                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2748672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1662528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     42.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   65167160000                       # Total gap between requests
system.mem_ctrls.avgGap                     945479.29                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2715712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1661440                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 500863.986540507933                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 41672865.766418382525                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 25494959.001159973443                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          510                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        42438                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        25977                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12926500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1278517250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1382898318500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25346.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30126.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  53235489.80                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2716032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2748672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1662528                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1662528                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          510                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        42438                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          42948                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        25977                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         25977                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       500864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     41677776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         42178640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       500864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       500864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     25511654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        25511654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     25511654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       500864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     41677776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        67690295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                42943                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               25960                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2567                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2631                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2715                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2654                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2698                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2689                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1617                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1634                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1618                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1642                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1542                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1667                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1607                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1625                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1656                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1613                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1631                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               486262500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             214715000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1291443750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11323.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30073.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               28400                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              19274                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.13                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           74.24                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        21228                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   207.728660                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   143.431577                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   216.200940                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         8069     38.01%     38.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8637     40.69%     78.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1304      6.14%     84.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          720      3.39%     88.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          864      4.07%     92.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          542      2.55%     94.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          411      1.94%     96.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          338      1.59%     98.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          343      1.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        21228                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2748352                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1661440                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               42.173730                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               25.494959                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.53                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               69.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  65167392500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        76248060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        40523010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      152588940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      67525920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5143922160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15196161240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12227511360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   32904480690                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   504.922469                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  31641763750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2175940000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31349688750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        75327000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        40037250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      154024080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      67985280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5143922160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15233371410                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12196176480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   32910843660                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   505.020109                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  31559122000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2175940000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  31432330500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  65167392500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4136                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25977                       # Transaction distribution
system.membus.trans_dist::CleanEvict              178                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4136                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       112051                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 112051                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4411200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4411200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             42948                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   42948    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               42948                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  65167392500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           182774000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          229170750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            684647                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        76182                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       668506                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4049                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38933                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38933                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        668904                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15743                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2006314                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       163004                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2169318                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     85594240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6712384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               92306624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           26579                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1662528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           750159                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000720                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027018                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 749623     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    532      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             750159                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  65167392500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1441580000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1003356499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          82016495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
