set_property SRC_FILE_INFO {cfile:/home/ezequiel/Documentos/FPGA/FPGA2Microarqysoftcore/TP_EURDANIZ/proyecto/project_core_detector/project_core_detector.srcs/constrs_1/imports/fuente/core_detector_ArtyZ7_10.xdc rfile:../../../project_core_detector.srcs/constrs_1/imports/fuente/core_detector_ArtyZ7_10.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN H16    IOSTANDARD LVCMOS33 } [get_ports { clk_i }]; #IO_L13P_T2_MRCC_35 Sch=SYSCLK
set_property src_info {type:XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN T14   IOSTANDARD LVCMOS33 } [get_ports { sig_secuencia_i }]; #IO_L5P_T0_34 Sch=CK_IO0
set_property src_info {type:XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN U12   IOSTANDARD LVCMOS33 } [get_ports { sig_detec_o }]; #IO_L2N_T0_34 Sch=CK_IO1
set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN U13   IOSTANDARD LVCMOS33 } [get_ports { fail_o }]; #IO_L3P_T0_DQS_PUDC_B_34 Sch=CK_IO2
