# Exercise 7.1
Design, implement in VHDL, and simulate a Booth multiplier machine capable of performing the product of 2 strings A and B, each 8 bits long.