
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf10_readFilters68'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf10_readFilters68
Automatically selected td_fused_top_tdf10_readFilters68 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf10_readFilters68

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf10_readFilters68
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:530$368 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:522$352 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:514$336 in module td_fused_top_tdf10_readFilters68.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:504$325 in module td_fused_top_tdf10_readFilters68.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:494$314 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:486$302 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:478$290 in module td_fused_top_tdf10_readFilters68.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:468$279 in module td_fused_top_tdf10_readFilters68.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:458$268 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:450$259 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:442$252 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:434$228 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:426$226 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:418$218 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:410$210 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:402$202 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:394$194 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:386$186 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:378$180 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:370$176 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:362$174 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:354$172 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:289$110 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:281$94 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:273$78 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:265$62 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:257$46 in module td_fused_top_tdf10_readFilters68.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:245$27 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:235$22 in module td_fused_top_tdf10_readFilters68.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:223$7 in module td_fused_top_tdf10_readFilters68.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:211$3 in module td_fused_top_tdf10_readFilters68.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:203$1 in module td_fused_top_tdf10_readFilters68.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 28 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:0$453'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 4'0001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:0$453'.
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:604$422'.
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:530$368'.
     1/5: $5\ap_NS_fsm[3:0]
     2/5: $4\ap_NS_fsm[3:0]
     3/5: $3\ap_NS_fsm[3:0]
     4/5: $2\ap_NS_fsm[3:0]
     5/5: $1\ap_NS_fsm[3:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:522$352'.
     1/1: $1\weight_vecs_0_we1[0:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:514$336'.
     1/1: $1\weight_vecs_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:504$325'.
     1/2: $2\weight_vecs_0_d1[15:0]
     2/2: $1\weight_vecs_0_d1[15:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:494$314'.
     1/2: $2\weight_vecs_0_d0[15:0]
     2/2: $1\weight_vecs_0_d0[15:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:486$302'.
     1/1: $1\weight_vecs_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:478$290'.
     1/1: $1\weight_vecs_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:468$279'.
     1/2: $2\weight_vecs_0_address1[9:0]
     2/2: $1\weight_vecs_0_address1[9:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:458$268'.
     1/2: $2\weight_vecs_0_address0[9:0]
     2/2: $1\weight_vecs_0_address0[9:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:450$259'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:442$252'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:434$228'.
     1/1: $1\filter_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:426$226'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:418$218'.
     1/1: $1\ap_phi_mux_kk_0_i_i_phi_fu_222_p4[6:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:410$210'.
     1/1: $1\ap_phi_mux_jj_phi_fu_211_p4[1:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:402$202'.
     1/1: $1\ap_phi_mux_indvar_flatten_phi_fu_200_p4[6:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:394$194'.
     1/1: $1\ap_phi_mux_indvar_flatten13_phi_fu_178_p4[7:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:386$186'.
     1/1: $1\ap_phi_mux_ii_phi_fu_189_p4[1:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:378$180'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:370$176'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:362$174'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:354$172'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:347$166'.
     1/2: $0\tmp_103_i_i_reg_665[15:0]
     2/2: $0\tmp_102_i_i_reg_660[15:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:341$164'.
     1/1: $0\sext_ln47_reg_583[12:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:334$156'.
     1/2: $0\select_ln48_15_reg_615[1:0]
     2/2: $0\select_ln47_8_reg_602[1:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:326$152'.
     1/3: $0\empty_149_reg_621_pp0_iter1_reg[5:0]
     2/3: $0\icmp_ln47_reg_593_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln47_reg_593[0:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:319$146'.
     1/2: $0\add_ln55_30_reg_655[9:0]
     2/2: $0\add_ln55_29_reg_648[5:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:312$138'.
     1/2: $0\select_ln48_16_reg_643[6:0]
     2/2: $0\add_ln49_reg_638[6:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:303$132'.
     1/4: $0\add_ln48_8_reg_633[6:0]
     2/4: $0\empty_149_reg_621[5:0]
     3/4: $0\select_ln48_reg_609[6:0]
     4/4: $0\icmp_ln48_reg_597[0:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:297$126'.
     1/1: $0\add_ln47_8_reg_588[7:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:289$110'.
     1/1: $0\kk_0_i_i_reg_218[6:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:281$94'.
     1/1: $0\jj_reg_207[1:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:273$78'.
     1/1: $0\indvar_flatten_reg_196[6:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:265$62'.
     1/1: $0\indvar_flatten13_reg_174[7:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:257$46'.
     1/1: $0\ii_reg_185[1:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:245$27'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:235$22'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:223$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:211$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:203$1'.
     1/1: $0\ap_CS_fsm[3:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\ap_block_state1' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:604$422'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\ap_NS_fsm' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:530$368'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\weight_vecs_0_we1' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:522$352'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\weight_vecs_0_we0' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:514$336'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\weight_vecs_0_d1' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:504$325'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\weight_vecs_0_d0' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:494$314'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\weight_vecs_0_ce1' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:486$302'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\weight_vecs_0_ce0' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:478$290'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\weight_vecs_0_address1' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:468$279'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\weight_vecs_0_address0' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:458$268'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\indices_23_read' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:450$259'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\indices_23_blk_n' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:442$252'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\filter_data_ce0' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:434$228'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\ap_ready' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:426$226'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\ap_phi_mux_kk_0_i_i_phi_fu_222_p4' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:418$218'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\ap_phi_mux_jj_phi_fu_211_p4' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:410$210'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\ap_phi_mux_indvar_flatten_phi_fu_200_p4' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:402$202'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\ap_phi_mux_indvar_flatten13_phi_fu_178_p4' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:394$194'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\ap_phi_mux_ii_phi_fu_189_p4' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:386$186'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\ap_idle_pp0' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:378$180'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\ap_idle' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:370$176'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\ap_done' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:362$174'.
No latch inferred for signal `\td_fused_top_tdf10_readFilters68.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:354$172'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf10_readFilters68.\tmp_102_i_i_reg_660' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:347$166'.
  created $dff cell `$procdff$673' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\tmp_103_i_i_reg_665' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:347$166'.
  created $dff cell `$procdff$674' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\sext_ln47_reg_583' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:341$164'.
  created $dff cell `$procdff$675' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\select_ln47_8_reg_602' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:334$156'.
  created $dff cell `$procdff$676' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\select_ln48_15_reg_615' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:334$156'.
  created $dff cell `$procdff$677' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\icmp_ln47_reg_593' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:326$152'.
  created $dff cell `$procdff$678' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\icmp_ln47_reg_593_pp0_iter1_reg' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:326$152'.
  created $dff cell `$procdff$679' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\empty_149_reg_621_pp0_iter1_reg' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:326$152'.
  created $dff cell `$procdff$680' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\add_ln55_29_reg_648' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:319$146'.
  created $dff cell `$procdff$681' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\add_ln55_30_reg_655' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:319$146'.
  created $dff cell `$procdff$682' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\add_ln49_reg_638' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:312$138'.
  created $dff cell `$procdff$683' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\select_ln48_16_reg_643' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:312$138'.
  created $dff cell `$procdff$684' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\icmp_ln48_reg_597' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:303$132'.
  created $dff cell `$procdff$685' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\select_ln48_reg_609' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:303$132'.
  created $dff cell `$procdff$686' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\empty_149_reg_621' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:303$132'.
  created $dff cell `$procdff$687' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\add_ln48_8_reg_633' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:303$132'.
  created $dff cell `$procdff$688' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\add_ln47_8_reg_588' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:297$126'.
  created $dff cell `$procdff$689' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\kk_0_i_i_reg_218' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:289$110'.
  created $dff cell `$procdff$690' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\jj_reg_207' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:281$94'.
  created $dff cell `$procdff$691' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\indvar_flatten_reg_196' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:273$78'.
  created $dff cell `$procdff$692' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\indvar_flatten13_reg_174' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:265$62'.
  created $dff cell `$procdff$693' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\ii_reg_185' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:257$46'.
  created $dff cell `$procdff$694' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:245$27'.
  created $dff cell `$procdff$695' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:235$22'.
  created $dff cell `$procdff$696' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:223$7'.
  created $dff cell `$procdff$697' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\ap_done_reg' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:211$3'.
  created $dff cell `$procdff$698' with positive edge clock.
Creating register for signal `\td_fused_top_tdf10_readFilters68.\ap_CS_fsm' using process `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:203$1'.
  created $dff cell `$procdff$699' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:0$453'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:604$422'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:530$368'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:530$368'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:522$352'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:522$352'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:514$336'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:514$336'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:504$325'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:504$325'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:494$314'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:494$314'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:486$302'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:486$302'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:478$290'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:478$290'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:468$279'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:468$279'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:458$268'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:458$268'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:450$259'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:450$259'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:442$252'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:442$252'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:434$228'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:434$228'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:426$226'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:426$226'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:418$218'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:418$218'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:410$210'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:410$210'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:402$202'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:402$202'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:394$194'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:394$194'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:386$186'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:386$186'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:378$180'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:378$180'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:370$176'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:370$176'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:362$174'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:362$174'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:354$172'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:354$172'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:347$166'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:347$166'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:341$164'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:341$164'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:334$156'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:334$156'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:326$152'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:326$152'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:319$146'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:319$146'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:312$138'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:312$138'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:303$132'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:303$132'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:297$126'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:297$126'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:289$110'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:289$110'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:281$94'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:281$94'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:273$78'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:273$78'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:265$62'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:265$62'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:257$46'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:257$46'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:245$27'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:245$27'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:235$22'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:235$22'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:223$7'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:223$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:211$3'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:211$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:203$1'.
Removing empty process `td_fused_top_tdf10_readFilters68.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:203$1'.
Cleaned up 60 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf10_readFilters68.
<suppressed ~313 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf10_readFilters68.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf10_readFilters68'.
<suppressed ~366 debug messages>
Removed a total of 122 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf10_readFilters68..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$514.
    dead port 2/2 on $mux $procmux$487.
    dead port 1/2 on $mux $procmux$468.
    dead port 2/2 on $mux $procmux$478.
    dead port 1/2 on $mux $procmux$529.
    dead port 1/2 on $mux $procmux$505.
    dead port 1/2 on $mux $procmux$538.
    dead port 2/2 on $mux $procmux$470.
    dead port 2/2 on $mux $procmux$459.
    dead port 1/2 on $mux $procmux$547.
    dead port 2/2 on $mux $procmux$547.
Removed 11 multiplexer ports.
<suppressed ~53 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf10_readFilters68.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf10_readFilters68'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$699 ($dff) from module td_fused_top_tdf10_readFilters68 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 4'0001).
Adding SRST signal on $procdff$698 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $procmux$662_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$697 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $procmux$654_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$708 ($sdff) from module td_fused_top_tdf10_readFilters68 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$696 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $procmux$649_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$712 ($sdff) from module td_fused_top_tdf10_readFilters68 (D = \ap_enable_reg_pp0_iter0, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$695 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $procmux$644_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$714 ($sdff) from module td_fused_top_tdf10_readFilters68 (D = $procmux$644_Y, Q = \ap_enable_reg_pp0_iter2).
Adding EN signal on $procdff$694 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $procmux$639_Y, Q = \ii_reg_185).
Adding EN signal on $procdff$690 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $procmux$619_Y, Q = \kk_0_i_i_reg_218).
Adding EN signal on $procdff$689 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:564$412_Y, Q = \add_ln47_8_reg_588).
Adding EN signal on $procdff$688 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:568$414_Y, Q = \add_ln48_8_reg_633).
Adding EN signal on $procdff$687 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:656$448_Y [5:0], Q = \empty_149_reg_621).
Adding EN signal on $procdff$686 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:656$448_Y, Q = \select_ln48_reg_609).
Adding SRST signal on $auto$ff.cc:262:slice$727 ($dffe) from module td_fused_top_tdf10_readFilters68 (D = \ap_phi_mux_kk_0_i_i_phi_fu_222_p4 [6], Q = \select_ln48_reg_609 [6], rval = 1'0).
Adding EN signal on $procdff$685 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:634$432_Y, Q = \icmp_ln48_reg_597).
Adding EN signal on $procdff$684 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:654$446_Y, Q = \select_ln48_16_reg_643).
Adding SRST signal on $auto$ff.cc:262:slice$731 ($dffe) from module td_fused_top_tdf10_readFilters68 (D = \add_ln48_8_reg_633, Q = \select_ln48_16_reg_643, rval = 7'0000001).
Adding EN signal on $procdff$683 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:572$416_Y, Q = \add_ln49_reg_638).
Adding EN signal on $procdff$682 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:578$419_Y, Q = \add_ln55_30_reg_655).
Adding EN signal on $procdff$681 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:576$418_Y, Q = \add_ln55_29_reg_648).
Adding EN signal on $procdff$680 ($dff) from module td_fused_top_tdf10_readFilters68 (D = \empty_149_reg_621, Q = \empty_149_reg_621_pp0_iter1_reg).
Adding EN signal on $procdff$679 ($dff) from module td_fused_top_tdf10_readFilters68 (D = \icmp_ln47_reg_593, Q = \icmp_ln47_reg_593_pp0_iter1_reg).
Adding EN signal on $procdff$678 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:632$430_Y, Q = \icmp_ln47_reg_593).
Adding EN signal on $procdff$677 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:652$444_Y, Q = \select_ln48_15_reg_615).
Adding EN signal on $procdff$676 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:648$440_Y, Q = \select_ln47_8_reg_602).
Adding EN signal on $procdff$675 ($dff) from module td_fused_top_tdf10_readFilters68 (D = { 1'0 $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf10_readFilters68.v:676$451_Y }, Q = \sext_ln47_reg_583).
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$741 ($dffe) from module td_fused_top_tdf10_readFilters68.
Adding EN signal on $procdff$674 ($dff) from module td_fused_top_tdf10_readFilters68 (D = \filter_data_q0 [63:48], Q = \tmp_103_i_i_reg_665).
Adding EN signal on $procdff$673 ($dff) from module td_fused_top_tdf10_readFilters68 (D = \filter_data_q0 [47:32], Q = \tmp_102_i_i_reg_660).
Adding EN signal on $procdff$692 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $procmux$629_Y, Q = \indvar_flatten_reg_196).
Adding EN signal on $procdff$691 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $procmux$624_Y, Q = \jj_reg_207).
Adding EN signal on $procdff$693 ($dff) from module td_fused_top_tdf10_readFilters68 (D = $procmux$634_Y, Q = \indvar_flatten13_reg_174).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf10_readFilters68..
Removed 36 unused cells and 595 unused wires.
<suppressed ~42 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf10_readFilters68.
<suppressed ~6 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf10_readFilters68..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf10_readFilters68.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf10_readFilters68'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$726 ($dffe) from module td_fused_top_tdf10_readFilters68 (D = \ap_phi_mux_kk_0_i_i_phi_fu_222_p4 [1:0], Q = \empty_149_reg_621 [1:0], rval = 2'00).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf10_readFilters68..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf10_readFilters68.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf10_readFilters68..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf10_readFilters68.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf10_readFilters68'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf10_readFilters68..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf10_readFilters68.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf10_readFilters68 ===

   Number of wires:                198
   Number of wire bits:           1511
   Number of public wires:         129
   Number of public wire bits:    1350
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                141
     $add                          115
     $and                           25
     $dffe                         125
     $eq                            38
     $mux                          211
     $not                           10
     $or                            28
     $pmux                           4
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           5
     $sdffce                        10
     $sdffe                          3
     $sub                           77

End of script. Logfile hash: b9090ca43d, CPU: user 0.21s system 0.00s, MEM: 16.25 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 34% 2x read_verilog (0 sec), 23% 5x opt_expr (0 sec), ...
