
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      
        <link rel="prev" href="../../../../common/user_guides/ug_eval_script_ofs_agx7_pcie_attach/ug_eval_script_ofs_agx7_pcie_attach/">
      
      
        <link rel="next" href="../../../../ftile_devkit/dev_guides/fim_dev/ug_ofs_ftile_dk_fim_dev/">
      
      <link rel="icon" href="../../../../../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.4.3, mkdocs-material-9.1.9">
    
    
      
        <title>PCIe Attach I-Series (2xR-Tile, F-Tile) - OFS</title>
      
    
    
      <link rel="stylesheet" href="../../../../../assets/stylesheets/main.85bb2934.min.css">
      
      

    
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="../../../../../stylesheets/extra.css">
    
    <script>__md_scope=new URL("../../../../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
   <link href="../../../../../assets/stylesheets/glightbox.min.css" rel="stylesheet"/><style>
        html.glightbox-open { overflow: initial; height: 100%; }
        .gslide-title { margin-top: 0px; user-select: text; }
        .gslide-desc { color: #666; user-select: text; }
        .gslide-image img { background: white; }
        
            .gscrollbar-fixer { padding-right: 15px; }
            .gdesc-inner { font-size: 0.75rem; }
            body[data-md-color-scheme="slate"] .gdesc-inner { background: var(--md-default-bg-color);}
            body[data-md-color-scheme="slate"] .gslide-title { color: var(--md-default-fg-color);}
            body[data-md-color-scheme="slate"] .gslide-desc { color: var(--md-default-fg-color);}
            </style> <script src="../../../../../assets/javascripts/glightbox.min.js"></script></head>
  
  
    <body dir="ltr">
  
    
    
      <script>var palette=__md_get("__palette");if(palette&&"object"==typeof palette.color)for(var key of Object.keys(palette.color))document.body.setAttribute("data-md-color-"+key,palette.color[key])</script>
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#fpga-interface-manager-developer-guide-for-open-fpga-stack-agilex-7-fpga-i-series-development-kit-2x-r-tile-and-1xf-tile-pcie-attach" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
      <div data-md-color-scheme="default" data-md-component="outdated" hidden>
        
      </div>
    
    
      

  

<header class="md-header md-header--shadow md-header--lifted" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="../../../../.." title="OFS" class="md-header__button md-logo" aria-label="OFS" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            OFS
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              PCIe Attach I-Series (2xR-Tile, F-Tile)
            
          </span>
        </div>
      </div>
    </div>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
        <div class="md-search__suggest" data-md-component="search-suggest"></div>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/ofs" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    ofs
  </div>
</a>
      </div>
    
  </nav>
  
    
      
<nav class="md-tabs" aria-label="Tabs" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  


  <li class="md-tabs__item">
    <a href="../../../../.." class="md-tabs__link">
      Welcome
    </a>
  </li>

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../common/user_guides/ug_fpga_developer/ug_fpga_developer/" class="md-tabs__link">
        Start Here
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../doc_modules/contents_s10_pcie_attach/" class="md-tabs__link">
        Stratix® 10 PCIe Attach OFS
      </a>
    </li>
  

      
        
  
  
    
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../doc_modules/contents_agx7_pcie_attach/" class="md-tabs__link md-tabs__link--active">
        Agilex® 7 PCIe Attach OFS
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../doc_modules/contents_agx7_soc_attach/" class="md-tabs__link">
        Agilex SoC Attach OFS
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../common/user_guides/oneapi_asp/ug_oneapi_asp/" class="md-tabs__link">
        oneAPI
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../common/sw_installation/pcie_attach/sw_install_pcie_attach/" class="md-tabs__link">
        OFS Software
      </a>
    </li>
  

      
    </ul>
  </div>
</nav>
    
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

  


<nav class="md-nav md-nav--primary md-nav--lifted" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../../../../.." title="OFS" class="md-nav__button md-logo" aria-label="OFS" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    OFS
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/ofs" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    ofs
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
      

  
  
  
    <li class="md-nav__item">
      <a href="../../../../.." class="md-nav__link">
        Welcome
      </a>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_2" id="__nav_2_label" tabindex="0">
          Start Here
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2">
          <span class="md-nav__icon md-icon"></span>
          Start Here
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_fpga_developer/ug_fpga_developer/" class="md-nav__link">
        FPGA Developer Journey Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_sw_developer/ug_sw_developer/" class="md-nav__link">
        Software Developer Journey Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../doc_modules/Glossary/" class="md-nav__link">
        Glossary
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_3" id="__nav_3_label" tabindex="0">
          Stratix® 10 PCIe Attach OFS
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3">
          <span class="md-nav__icon md-icon"></span>
          Stratix® 10 PCIe Attach OFS
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../doc_modules/contents_s10_pcie_attach/" class="md-nav__link">
        Overview
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/adp_board_installation_guidelines/" class="md-nav__link">
        Board Installation Guide (Intel® FPGA PAC D5005)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/pcie_attach/sw_install_pcie_attach/" class="md-nav__link">
        Software Installation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/user_guides/ug_qs_ofs_d5005/ug_qs_ofs_d5005/" class="md-nav__link">
        Getting Started Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/user_guides/ug_eval_ofs_d5005/ug_eval_script_ofs_d5005/" class="md-nav__link">
        Automated Evaluation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/reference_manuals/ofs_fim/mnl_fim_ofs_d5005/" class="md-nav__link">
        Shell Technical Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/dev_guides/fim_dev/ug_dev_fim_ofs_d5005/" class="md-nav__link">
        Shell Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_8" >
      
      
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_3_8" id="__nav_3_8_label" tabindex="0">
          Workload Development
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_8_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3_8">
          <span class="md-nav__icon md-icon"></span>
          Workload Development
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/dev_guides/afu_dev/ug_dev_afu_d5005/" class="md-nav__link">
        Workload Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/ug_dev_pim_based_afu/" class="md-nav__link">
        PIM Based AFU Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/ug_dev_afu_host_software/" class="md-nav__link">
        AFU Host Software Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/ug_dev_afu_sim_env/" class="md-nav__link">
        AFU Simulation Environment User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/user_guides/ug_sim_ofs_d5005/ug_sim_ofs_d5005/" class="md-nav__link">
        Simulation User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_10" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_3_10" id="__nav_3_10_label" tabindex="0">
          Virtualization
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_10_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3_10">
          <span class="md-nav__icon md-icon"></span>
          Virtualization
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/ug_docker/" class="md-nav__link">
        Docker User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/ug_kvm/" class="md-nav__link">
        KVM User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
    
  
  
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4" checked>
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4" id="__nav_4_label" tabindex="0">
          Agilex® 7 PCIe Attach OFS
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="true">
        <label class="md-nav__title" for="__nav_4">
          <span class="md-nav__icon md-icon"></span>
          Agilex® 7 PCIe Attach OFS
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../doc_modules/contents_agx7_pcie_attach/" class="md-nav__link">
        Overview
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_2" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_2" id="__nav_4_2_label" tabindex="0">
          Board Installation Guides
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_2">
          <span class="md-nav__icon md-icon"></span>
          Board Installation Guides
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/adp_board_installation_guidelines/" class="md-nav__link">
        Intel® FPGA SmartNIC N6000/1-PL
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/board_installation/devkit_board_installation/devkit_board_installation_guidelines/" class="md-nav__link">
        Agilex® 7 FPGA I-Series and F-Series Development Kits
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/pcie_attach/sw_install_pcie_attach/" class="md-nav__link">
        Software Installation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_4" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_4" id="__nav_4_4_label" tabindex="0">
          Getting Started Guides
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_4_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_4">
          <span class="md-nav__icon md-icon"></span>
          Getting Started Guides
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../user_guides/ug_qs_ofs_iseries/ug_qs_ofs_iseries/" class="md-nav__link">
        OFS for Agilex® 7 FPGA I-Series Development Kit (2xR-Tile,1xF-Tile)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../ftile_devkit/user_guides/ug_qs_ofs_ftile/ug_qs_ofs_ftile/" class="md-nav__link">
        OFS for Agilex® 7 FPGA F-Series Development Kit (2xF-Tile)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/user_guides/ug_qs_ofs_n6001/ug_qs_ofs_n6001/" class="md-nav__link">
        OFS for Intel® FPGA SmartNIC N6001-PL
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_eval_script_ofs_agx7_pcie_attach/ug_eval_script_ofs_agx7_pcie_attach/" class="md-nav__link">
        Automated Evaluation Guide
      </a>
    </li>
  

            
          
            
              
  
  
    
  
  
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_6" checked>
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_6" id="__nav_4_6_label" tabindex="0">
          Shell Developer Guides
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_6_label" aria-expanded="true">
        <label class="md-nav__title" for="__nav_4_6">
          <span class="md-nav__icon md-icon"></span>
          Shell Developer Guides
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
    
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          PCIe Attach I-Series (2xR-Tile, F-Tile)
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        PCIe Attach I-Series (2xR-Tile, F-Tile)
      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#1-introduction" class="md-nav__link">
    1. Introduction
  </a>
  
    <nav class="md-nav" aria-label="1. Introduction">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#11-about-this-document" class="md-nav__link">
    1.1. About This Document
  </a>
  
    <nav class="md-nav" aria-label="1.1. About This Document">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#111-knowledge-pre-requisites" class="md-nav__link">
    1.1.1 Knowledge Pre-Requisites
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#12-fim-development-theory" class="md-nav__link">
    1.2. FIM Development Theory
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#121-default-fim-features" class="md-nav__link">
    1.2.1 Default FIM Features
  </a>
  
    <nav class="md-nav" aria-label="1.2.1 Default FIM Features">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1211-top-level" class="md-nav__link">
    1.2.1.1 Top Level
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#1212-interfaces" class="md-nav__link">
    1.2.1.2 Interfaces
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#1213-subsystems" class="md-nav__link">
    1.2.1.3 Subsystems
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#1214-host-exercisers" class="md-nav__link">
    1.2.1.4 Host Exercisers
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#1215-module-access-via-apfbpf" class="md-nav__link">
    1.2.1.5 Module Access via APF/BPF
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#122-customization-options" class="md-nav__link">
    1.2.2 Customization Options
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#13-development-environment" class="md-nav__link">
    1.3 Development Environment
  </a>
  
    <nav class="md-nav" aria-label="1.3 Development Environment">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#131-development-tools" class="md-nav__link">
    1.3.1 Development Tools
  </a>
  
    <nav class="md-nav" aria-label="1.3.1 Development Tools">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1311-walkthrough-install-quartus-prime-pro-software" class="md-nav__link">
    1.3.1.1 Walkthrough: Install Quartus Prime Pro Software
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#132-fim-source-files" class="md-nav__link">
    1.3.2 FIM Source Files
  </a>
  
    <nav class="md-nav" aria-label="1.3.2 FIM Source Files">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1321-walkthrough-clone-fim-repository" class="md-nav__link">
    1.3.2.1 Walkthrough: Clone FIM Repository
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#133-environment-variables" class="md-nav__link">
    1.3.3 Environment Variables
  </a>
  
    <nav class="md-nav" aria-label="1.3.3 Environment Variables">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1331-walkthrough-set-development-environment-variables" class="md-nav__link">
    1.3.3.1 Walkthrough: Set Development Environment Variables
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#134-walkthrough-set-up-development-environment" class="md-nav__link">
    1.3.4 Walkthrough: Set Up Development Environment
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-fim-compilation" class="md-nav__link">
    2. FIM Compilation
  </a>
  
    <nav class="md-nav" aria-label="2. FIM Compilation">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#21-compilation-theory" class="md-nav__link">
    2.1 Compilation Theory
  </a>
  
    <nav class="md-nav" aria-label="2.1 Compilation Theory">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#211-fim-build-script" class="md-nav__link">
    2.1.1 FIM Build Script
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2111-build-work-directory" class="md-nav__link">
    2.1.1.1 Build Work Directory
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2112-null-host-exercisers" class="md-nav__link">
    2.1.1.2 Null Host Exercisers
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#212-ofss-file-usage" class="md-nav__link">
    2.1.2 OFSS File Usage
  </a>
  
    <nav class="md-nav" aria-label="2.1.2 OFSS File Usage">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#2121-top-level-ofss-file" class="md-nav__link">
    2.1.2.1 Top Level OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2122-base-ofss-file" class="md-nav__link">
    2.1.2.2 Base OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2123-pcie-ofss-file" class="md-nav__link">
    2.1.2.3 PCIe OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2124-iopll-ofss-file" class="md-nav__link">
    2.1.2.4 IOPLL OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2125-memory-ofss-file" class="md-nav__link">
    2.1.2.5 Memory OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2126-hssi-ip-ofss-file" class="md-nav__link">
    2.1.2.6 HSSI IP OFSS File
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#213-ofs-build-script-outputs" class="md-nav__link">
    2.1.3 OFS Build Script Outputs
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#22-compilation-flows" class="md-nav__link">
    2.2 Compilation Flows
  </a>
  
    <nav class="md-nav" aria-label="2.2 Compilation Flows">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#221-flat-fim" class="md-nav__link">
    2.2.1 Flat FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#222-in-tree-pr-fim" class="md-nav__link">
    2.2.2 In-Tree PR FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#223-out-of-tree-pr-fim" class="md-nav__link">
    2.2.3 Out-of-Tree PR FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#224-he_null-fim" class="md-nav__link">
    2.2.4 HE_NULL FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#225-walkthrough-compile-ofs-fim" class="md-nav__link">
    2.2.5 Walkthrough: Compile OFS FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#226-walkthrough-manually-generate-ofs-out-of-tree-pr-fim" class="md-nav__link">
    2.2.6 Walkthrough: Manually Generate OFS Out-Of-Tree PR FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#227-compilation-seed" class="md-nav__link">
    2.2.7 Compilation Seed
  </a>
  
    <nav class="md-nav" aria-label="2.2.7 Compilation Seed">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#2271-walkthrough-change-the-compilation-seed" class="md-nav__link">
    2.2.7.1 Walkthrough: Change the Compilation Seed
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#3-fim-simulation" class="md-nav__link">
    3. FIM Simulation
  </a>
  
    <nav class="md-nav" aria-label="3. FIM Simulation">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#31-simulation-file-generation" class="md-nav__link">
    3.1 Simulation File Generation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#32-individual-unit-tests" class="md-nav__link">
    3.2 Individual Unit Tests
  </a>
  
    <nav class="md-nav" aria-label="3.2 Individual Unit Tests">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#321-walkthrough-running-individual-unit-level-simulation" class="md-nav__link">
    3.2.1 Walkthrough: Running Individual Unit Level Simulation
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#33-regression-unit-tests" class="md-nav__link">
    3.3 Regression Unit Tests
  </a>
  
    <nav class="md-nav" aria-label="3.3 Regression Unit Tests">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#331-walkthrough-running-regression-unit-level-simulation" class="md-nav__link">
    3.3.1 Walkthrough: Running Regression Unit Level Simulation
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#4-fim-customization" class="md-nav__link">
    4. FIM Customization
  </a>
  
    <nav class="md-nav" aria-label="4. FIM Customization">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#41-adding-a-new-module-to-the-fim" class="md-nav__link">
    4.1 Adding a new module to the FIM
  </a>
  
    <nav class="md-nav" aria-label="4.1 Adding a new module to the FIM">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#411-hello-fim-theory-of-operation" class="md-nav__link">
    4.1.1 Hello FIM Theory of Operation
  </a>
  
    <nav class="md-nav" aria-label="4.1.1 Hello FIM Theory of Operation">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#4111-hello-fim-board-peripheral-fabric-bpf" class="md-nav__link">
    4.1.1.1 Hello FIM Board Peripheral Fabric (BPF)
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4112-hello-fim-csr" class="md-nav__link">
    4.1.1.2 Hello FIM CSR
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#412-walkthrough-add-a-new-module-to-the-ofs-fim" class="md-nav__link">
    4.1.2 Walkthrough: Add a new module to the OFS FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#413-walkthrough-modify-and-run-unit-tests-for-a-fim-that-has-a-new-module" class="md-nav__link">
    4.1.3 Walkthrough: Modify and run unit tests for a FIM that has a new module
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#414-walkthrough-hardware-test-a-fim-that-has-a-new-module" class="md-nav__link">
    4.1.4 Walkthrough: Hardware test a FIM that has a new module
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#415-walkthrough-debug-the-fim-with-signal-tap" class="md-nav__link">
    4.1.5 Walkthrough: Debug the FIM with Signal Tap
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#42-preparing-fim-for-afu-development" class="md-nav__link">
    4.2 Preparing FIM for AFU Development
  </a>
  
    <nav class="md-nav" aria-label="4.2 Preparing FIM for AFU Development">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#422-compiling-the-fim-in-preparation-for-designing-your-afu" class="md-nav__link">
    4.2.2 Compiling the FIM in preparation for designing your AFU
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4221-walkthrough-compile-the-fim-in-preparation-for-designing-your-afu" class="md-nav__link">
    4.2.2.1 Walkthrough: Compile the FIM in preparation for designing your AFU
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#43-partial-reconfiguration-region" class="md-nav__link">
    4.3 Partial Reconfiguration Region
  </a>
  
    <nav class="md-nav" aria-label="4.3 Partial Reconfiguration Region">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#431-walkthrough-resize-the-partial-reconfiguration-region" class="md-nav__link">
    4.3.1 Walkthrough: Resize the Partial Reconfiguration Region
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#44-pcie-configuration" class="md-nav__link">
    4.4 PCIe Configuration
  </a>
  
    <nav class="md-nav" aria-label="4.4 PCIe Configuration">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#441-pfvf-mux-configuration" class="md-nav__link">
    4.4.1 PF/VF MUX Configuration
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#442-pcie-ss-configuration-registers" class="md-nav__link">
    4.4.2 PCIe-SS Configuration Registers
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#443-pcie-configuration-using-ofss" class="md-nav__link">
    4.4.3 PCIe Configuration Using OFSS
  </a>
  
    <nav class="md-nav" aria-label="4.4.3 PCIe Configuration Using OFSS">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#4431-walkthrough-modify-the-pcie-sub-system-and-pfvf-mux-configuration-using-ofss" class="md-nav__link">
    4.4.3.1 Walkthrough: Modify the PCIe Sub-System and PF/VF MUX Configuration Using OFSS
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4432-walkthrough-build-the-2x8-pcie-sub-system" class="md-nav__link">
    4.4.3.2 Walkthrough: Build the 2x8 PCIe Sub-System
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#444-pcie-configuration-using-ip-presets" class="md-nav__link">
    4.4.4 PCIe Configuration Using IP Presets
  </a>
  
    <nav class="md-nav" aria-label="4.4.4 PCIe Configuration Using IP Presets">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#4441-walkthrough-modify-pcie-configuration-using-ip-presets" class="md-nav__link">
    4.4.4.1 Walkthrough: Modify PCIe Configuration Using IP Presets
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#445-pcie-sub-system-target-ip" class="md-nav__link">
    **4.4.5 PCIe Sub-System Target IP **
  </a>
  
    <nav class="md-nav" aria-label="**4.4.5 PCIe Sub-System Target IP **">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#4451-walkthrough-change-the-pcie-sub-system-target-ip" class="md-nav__link">
    4.4.5.1 Walkthrough: Change the PCIe Sub-System Target IP
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#45-minimal-fim" class="md-nav__link">
    4.5 Minimal FIM
  </a>
  
    <nav class="md-nav" aria-label="4.5 Minimal FIM">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#451-create-a-minimal-fim" class="md-nav__link">
    4.5.1 Create a Minimal FIM
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#46-migrating-to-a-different-agilex-device-number" class="md-nav__link">
    4.6 Migrating to a Different Agilex Device Number
  </a>
  
    <nav class="md-nav" aria-label="4.6 Migrating to a Different Agilex Device Number">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#461-walkthrough-migrate-to-a-different-agilex-device-number" class="md-nav__link">
    4.6.1 Walkthrough: Migrate to a Different Agilex Device Number
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#47-modify-the-memory-sub-system" class="md-nav__link">
    4.7 Modify the Memory Sub-System
  </a>
  
    <nav class="md-nav" aria-label="4.7 Modify the Memory Sub-System">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#471-walkthrough-modify-the-memory-sub-system-using-ip-presets-with-ofss" class="md-nav__link">
    4.7.1 Walkthrough: Modify the Memory Sub-System Using IP Presets With OFSS
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#472-walkthrough-add-or-remove-the-memory-sub-system" class="md-nav__link">
    4.7.2 Walkthrough: Add or remove the Memory Sub-System
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#48-modify-the-ethernet-sub-system" class="md-nav__link">
    4.8 Modify the Ethernet Sub-System
  </a>
  
    <nav class="md-nav" aria-label="4.8 Modify the Ethernet Sub-System">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#481-walkthrough-modify-the-ethernet-sub-system-to-1x400gbe" class="md-nav__link">
    4.8.1 Walkthrough: Modify the Ethernet Sub-System to 1x400GbE
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#5-fpga-configuration" class="md-nav__link">
    5. FPGA Configuration
  </a>
  
    <nav class="md-nav" aria-label="5. FPGA Configuration">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#51-walkthrough-set-up-jtag" class="md-nav__link">
    5.1 Walkthrough: Set up JTAG
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#52-walkthrough-program-the-fpga-via-jtag" class="md-nav__link">
    5.2 Walkthrough: Program the FPGA via JTAG
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#appendix" class="md-nav__link">
    Appendix
  </a>
  
    <nav class="md-nav" aria-label="Appendix">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#appendix-a-resource-utilization-tables" class="md-nav__link">
    Appendix A: Resource Utilization Tables
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#appendix-b-glossary" class="md-nav__link">
    Appendix B: Glossary
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#notices-disclaimers" class="md-nav__link">
    Notices &amp; Disclaimers
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../ftile_devkit/dev_guides/fim_dev/ug_ofs_ftile_dk_fim_dev/" class="md-nav__link">
        PCIe Attach F-Series (2xF-Tile)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/dev_guides/fim_dev/ug_dev_fim_ofs_n6001/" class="md-nav__link">
        PCIe Attach F-Series (P-Tile/E-Tile)
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/dev_guides/hps_dev/hps_developer_ug/" class="md-nav__link">
        HPS Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_sim_ofs_agx7_pcie_attach/ug_sim_ofs_agx7_pcie_attach/" class="md-nav__link">
        Simulation User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_9" >
      
      
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_9" id="__nav_4_9_label" tabindex="0">
          Workload Development
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_9_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_9">
          <span class="md-nav__icon md-icon"></span>
          Workload Development
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/afu_dev/ug_dev_afu_ofs_agx7_pcie_attach/ug_dev_afu_ofs_agx7_pcie_attach/" class="md-nav__link">
        Workload Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/ug_dev_pim_based_afu/" class="md-nav__link">
        PIM Based AFU Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/ug_dev_afu_host_software/" class="md-nav__link">
        AFU Host Software Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/ug_dev_afu_sim_env/" class="md-nav__link">
        AFU Simulation Environment User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_10" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_10" id="__nav_4_10_label" tabindex="0">
          Virtualization
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_10_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_10">
          <span class="md-nav__icon md-icon"></span>
          Virtualization
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/ug_docker/" class="md-nav__link">
        Docker User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/ug_kvm/" class="md-nav__link">
        KVM User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_5" id="__nav_5_label" tabindex="0">
          Agilex SoC Attach OFS
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_5">
          <span class="md-nav__icon md-icon"></span>
          Agilex SoC Attach OFS
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../doc_modules/contents_agx7_soc_attach/" class="md-nav__link">
        Overview
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/board_installation/f2000x_board_installation/f2000x_board_installation/" class="md-nav__link">
        Board Installation Guide (Intel® IPU Platform F2000X-PL)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/soc_attach/sw_install_soc_attach/" class="md-nav__link">
        Software Installation Guide for SoC Attach
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../f2000x/user_guides/ug_qs_ofs_f2000x/ug_qs_ofs_f2000x/" class="md-nav__link">
        Getting Started Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../f2000x/user_guides/ug_eval_ofs/ug_eval_script_ofs_f2000x/" class="md-nav__link">
        Automated Evaluation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../f2000x/reference_manuals/ofs_fim/mnl_fim_ofs/" class="md-nav__link">
        Shell Technical Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/" class="md-nav__link">
        Shell Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5_8" >
      
      
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_5_8" id="__nav_5_8_label" tabindex="0">
          Workload Development
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_5_8_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_5_8">
          <span class="md-nav__icon md-icon"></span>
          Workload Development
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../f2000x/dev_guides/afu_dev/ug_dev_afu_ofs_f2000x/" class="md-nav__link">
        Workload Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../f2000x/ug_dev_pim_based_afu/" class="md-nav__link">
        PIM Based AFU Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../f2000x/ug_dev_afu_host_software/" class="md-nav__link">
        AFU Host Software Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../f2000x/ug_dev_afu_sim_env/" class="md-nav__link">
        AFU Simulation Environment User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../f2000x/user_guides/ug_sim_ofs/ug_sim_ofs/" class="md-nav__link">
        Simulation User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5_10" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_5_10" id="__nav_5_10_label" tabindex="0">
          Virtualization
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_5_10_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_5_10">
          <span class="md-nav__icon md-icon"></span>
          Virtualization
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../f2000x/ug_docker/" class="md-nav__link">
        Docker User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../f2000x/ug_kvm/" class="md-nav__link">
        KVM User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_6" id="__nav_6_label" tabindex="0">
          oneAPI
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_6_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_6">
          <span class="md-nav__icon md-icon"></span>
          oneAPI
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/oneapi_asp/ug_oneapi_asp/" class="md-nav__link">
        oneAPI ASP Getting Started User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/reference_manual/oneapi_asp/oneapi_asp_ref_mnl/" class="md-nav__link">
        oneAPI Accelerator Support Package(ASP) Reference Manual
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7" >
      
      
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7" id="__nav_7_label" tabindex="0">
          OFS Software
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_7_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7">
          <span class="md-nav__icon md-icon"></span>
          OFS Software
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/pcie_attach/sw_install_pcie_attach/" class="md-nav__link">
        Software Installation Guide OFS for PCIe Attach
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/soc_attach/sw_install_soc_attach/" class="md-nav__link">
        Software Installation Guide OFS for SoC Attach
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/reference_manual/ofs_sw/mnl_sw_ofs/" class="md-nav__link">
        Software Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/reference_manual/driver_dev_qs/driver_dev_qs/" class="md-nav__link">
        Driver Development Quick Start Guidelines for Linux DFL
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_5" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_5" id="__nav_7_5_label" tabindex="0">
          OPAE FPGA Tools
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_5">
          <span class="md-nav__icon md-icon"></span>
          OPAE FPGA Tools
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/fpgainfo/fpgainfo/" class="md-nav__link">
        fpgainfo
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/fpgasupdate/fpgasupdate/" class="md-nav__link">
        fpgasupdate
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/mmlink/mmlink/" class="md-nav__link">
        mmlink
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/packager/packager/" class="md-nav__link">
        packager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/userclk/userclk/" class="md-nav__link">
        userclk
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/hssi/hssi/" class="md-nav__link">
        hssi
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/pci_device/pci_device/" class="md-nav__link">
        pci_device
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/opae.io/opae.io/" class="md-nav__link">
        opae.io
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/rsu/rsu/" class="md-nav__link">
        rsu
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/host_exerciser/host_exerciser/" class="md-nav__link">
        host_exerciser
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/hssi_ethernet/hssistats/" class="md-nav__link">
        HSSI ethernet statistics
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/hssi_ethernet/hssimac/" class="md-nav__link">
        HSSI ethernet mac
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/mem_tg/mem_tg/" class="md-nav__link">
        mem_tg
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/vabtool/vabtool/" class="md-nav__link">
        vabtool
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/opaevfio/opaevfio/" class="md-nav__link">
        opaevfio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/ofs.uio/ofs.uio/" class="md-nav__link">
        ofs.uio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/opaeuio/opaeuio/" class="md-nav__link">
        opaeuio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/fpgad/fpgad/" class="md-nav__link">
        fpgad
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#1-introduction" class="md-nav__link">
    1. Introduction
  </a>
  
    <nav class="md-nav" aria-label="1. Introduction">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#11-about-this-document" class="md-nav__link">
    1.1. About This Document
  </a>
  
    <nav class="md-nav" aria-label="1.1. About This Document">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#111-knowledge-pre-requisites" class="md-nav__link">
    1.1.1 Knowledge Pre-Requisites
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#12-fim-development-theory" class="md-nav__link">
    1.2. FIM Development Theory
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#121-default-fim-features" class="md-nav__link">
    1.2.1 Default FIM Features
  </a>
  
    <nav class="md-nav" aria-label="1.2.1 Default FIM Features">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1211-top-level" class="md-nav__link">
    1.2.1.1 Top Level
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#1212-interfaces" class="md-nav__link">
    1.2.1.2 Interfaces
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#1213-subsystems" class="md-nav__link">
    1.2.1.3 Subsystems
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#1214-host-exercisers" class="md-nav__link">
    1.2.1.4 Host Exercisers
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#1215-module-access-via-apfbpf" class="md-nav__link">
    1.2.1.5 Module Access via APF/BPF
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#122-customization-options" class="md-nav__link">
    1.2.2 Customization Options
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#13-development-environment" class="md-nav__link">
    1.3 Development Environment
  </a>
  
    <nav class="md-nav" aria-label="1.3 Development Environment">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#131-development-tools" class="md-nav__link">
    1.3.1 Development Tools
  </a>
  
    <nav class="md-nav" aria-label="1.3.1 Development Tools">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1311-walkthrough-install-quartus-prime-pro-software" class="md-nav__link">
    1.3.1.1 Walkthrough: Install Quartus Prime Pro Software
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#132-fim-source-files" class="md-nav__link">
    1.3.2 FIM Source Files
  </a>
  
    <nav class="md-nav" aria-label="1.3.2 FIM Source Files">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1321-walkthrough-clone-fim-repository" class="md-nav__link">
    1.3.2.1 Walkthrough: Clone FIM Repository
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#133-environment-variables" class="md-nav__link">
    1.3.3 Environment Variables
  </a>
  
    <nav class="md-nav" aria-label="1.3.3 Environment Variables">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#1331-walkthrough-set-development-environment-variables" class="md-nav__link">
    1.3.3.1 Walkthrough: Set Development Environment Variables
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#134-walkthrough-set-up-development-environment" class="md-nav__link">
    1.3.4 Walkthrough: Set Up Development Environment
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-fim-compilation" class="md-nav__link">
    2. FIM Compilation
  </a>
  
    <nav class="md-nav" aria-label="2. FIM Compilation">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#21-compilation-theory" class="md-nav__link">
    2.1 Compilation Theory
  </a>
  
    <nav class="md-nav" aria-label="2.1 Compilation Theory">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#211-fim-build-script" class="md-nav__link">
    2.1.1 FIM Build Script
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2111-build-work-directory" class="md-nav__link">
    2.1.1.1 Build Work Directory
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2112-null-host-exercisers" class="md-nav__link">
    2.1.1.2 Null Host Exercisers
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#212-ofss-file-usage" class="md-nav__link">
    2.1.2 OFSS File Usage
  </a>
  
    <nav class="md-nav" aria-label="2.1.2 OFSS File Usage">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#2121-top-level-ofss-file" class="md-nav__link">
    2.1.2.1 Top Level OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2122-base-ofss-file" class="md-nav__link">
    2.1.2.2 Base OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2123-pcie-ofss-file" class="md-nav__link">
    2.1.2.3 PCIe OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2124-iopll-ofss-file" class="md-nav__link">
    2.1.2.4 IOPLL OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2125-memory-ofss-file" class="md-nav__link">
    2.1.2.5 Memory OFSS File
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#2126-hssi-ip-ofss-file" class="md-nav__link">
    2.1.2.6 HSSI IP OFSS File
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#213-ofs-build-script-outputs" class="md-nav__link">
    2.1.3 OFS Build Script Outputs
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#22-compilation-flows" class="md-nav__link">
    2.2 Compilation Flows
  </a>
  
    <nav class="md-nav" aria-label="2.2 Compilation Flows">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#221-flat-fim" class="md-nav__link">
    2.2.1 Flat FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#222-in-tree-pr-fim" class="md-nav__link">
    2.2.2 In-Tree PR FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#223-out-of-tree-pr-fim" class="md-nav__link">
    2.2.3 Out-of-Tree PR FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#224-he_null-fim" class="md-nav__link">
    2.2.4 HE_NULL FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#225-walkthrough-compile-ofs-fim" class="md-nav__link">
    2.2.5 Walkthrough: Compile OFS FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#226-walkthrough-manually-generate-ofs-out-of-tree-pr-fim" class="md-nav__link">
    2.2.6 Walkthrough: Manually Generate OFS Out-Of-Tree PR FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#227-compilation-seed" class="md-nav__link">
    2.2.7 Compilation Seed
  </a>
  
    <nav class="md-nav" aria-label="2.2.7 Compilation Seed">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#2271-walkthrough-change-the-compilation-seed" class="md-nav__link">
    2.2.7.1 Walkthrough: Change the Compilation Seed
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#3-fim-simulation" class="md-nav__link">
    3. FIM Simulation
  </a>
  
    <nav class="md-nav" aria-label="3. FIM Simulation">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#31-simulation-file-generation" class="md-nav__link">
    3.1 Simulation File Generation
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#32-individual-unit-tests" class="md-nav__link">
    3.2 Individual Unit Tests
  </a>
  
    <nav class="md-nav" aria-label="3.2 Individual Unit Tests">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#321-walkthrough-running-individual-unit-level-simulation" class="md-nav__link">
    3.2.1 Walkthrough: Running Individual Unit Level Simulation
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#33-regression-unit-tests" class="md-nav__link">
    3.3 Regression Unit Tests
  </a>
  
    <nav class="md-nav" aria-label="3.3 Regression Unit Tests">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#331-walkthrough-running-regression-unit-level-simulation" class="md-nav__link">
    3.3.1 Walkthrough: Running Regression Unit Level Simulation
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#4-fim-customization" class="md-nav__link">
    4. FIM Customization
  </a>
  
    <nav class="md-nav" aria-label="4. FIM Customization">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#41-adding-a-new-module-to-the-fim" class="md-nav__link">
    4.1 Adding a new module to the FIM
  </a>
  
    <nav class="md-nav" aria-label="4.1 Adding a new module to the FIM">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#411-hello-fim-theory-of-operation" class="md-nav__link">
    4.1.1 Hello FIM Theory of Operation
  </a>
  
    <nav class="md-nav" aria-label="4.1.1 Hello FIM Theory of Operation">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#4111-hello-fim-board-peripheral-fabric-bpf" class="md-nav__link">
    4.1.1.1 Hello FIM Board Peripheral Fabric (BPF)
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4112-hello-fim-csr" class="md-nav__link">
    4.1.1.2 Hello FIM CSR
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#412-walkthrough-add-a-new-module-to-the-ofs-fim" class="md-nav__link">
    4.1.2 Walkthrough: Add a new module to the OFS FIM
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#413-walkthrough-modify-and-run-unit-tests-for-a-fim-that-has-a-new-module" class="md-nav__link">
    4.1.3 Walkthrough: Modify and run unit tests for a FIM that has a new module
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#414-walkthrough-hardware-test-a-fim-that-has-a-new-module" class="md-nav__link">
    4.1.4 Walkthrough: Hardware test a FIM that has a new module
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#415-walkthrough-debug-the-fim-with-signal-tap" class="md-nav__link">
    4.1.5 Walkthrough: Debug the FIM with Signal Tap
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#42-preparing-fim-for-afu-development" class="md-nav__link">
    4.2 Preparing FIM for AFU Development
  </a>
  
    <nav class="md-nav" aria-label="4.2 Preparing FIM for AFU Development">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#422-compiling-the-fim-in-preparation-for-designing-your-afu" class="md-nav__link">
    4.2.2 Compiling the FIM in preparation for designing your AFU
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4221-walkthrough-compile-the-fim-in-preparation-for-designing-your-afu" class="md-nav__link">
    4.2.2.1 Walkthrough: Compile the FIM in preparation for designing your AFU
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#43-partial-reconfiguration-region" class="md-nav__link">
    4.3 Partial Reconfiguration Region
  </a>
  
    <nav class="md-nav" aria-label="4.3 Partial Reconfiguration Region">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#431-walkthrough-resize-the-partial-reconfiguration-region" class="md-nav__link">
    4.3.1 Walkthrough: Resize the Partial Reconfiguration Region
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#44-pcie-configuration" class="md-nav__link">
    4.4 PCIe Configuration
  </a>
  
    <nav class="md-nav" aria-label="4.4 PCIe Configuration">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#441-pfvf-mux-configuration" class="md-nav__link">
    4.4.1 PF/VF MUX Configuration
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#442-pcie-ss-configuration-registers" class="md-nav__link">
    4.4.2 PCIe-SS Configuration Registers
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#443-pcie-configuration-using-ofss" class="md-nav__link">
    4.4.3 PCIe Configuration Using OFSS
  </a>
  
    <nav class="md-nav" aria-label="4.4.3 PCIe Configuration Using OFSS">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#4431-walkthrough-modify-the-pcie-sub-system-and-pfvf-mux-configuration-using-ofss" class="md-nav__link">
    4.4.3.1 Walkthrough: Modify the PCIe Sub-System and PF/VF MUX Configuration Using OFSS
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#4432-walkthrough-build-the-2x8-pcie-sub-system" class="md-nav__link">
    4.4.3.2 Walkthrough: Build the 2x8 PCIe Sub-System
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#444-pcie-configuration-using-ip-presets" class="md-nav__link">
    4.4.4 PCIe Configuration Using IP Presets
  </a>
  
    <nav class="md-nav" aria-label="4.4.4 PCIe Configuration Using IP Presets">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#4441-walkthrough-modify-pcie-configuration-using-ip-presets" class="md-nav__link">
    4.4.4.1 Walkthrough: Modify PCIe Configuration Using IP Presets
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#445-pcie-sub-system-target-ip" class="md-nav__link">
    **4.4.5 PCIe Sub-System Target IP **
  </a>
  
    <nav class="md-nav" aria-label="**4.4.5 PCIe Sub-System Target IP **">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#4451-walkthrough-change-the-pcie-sub-system-target-ip" class="md-nav__link">
    4.4.5.1 Walkthrough: Change the PCIe Sub-System Target IP
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#45-minimal-fim" class="md-nav__link">
    4.5 Minimal FIM
  </a>
  
    <nav class="md-nav" aria-label="4.5 Minimal FIM">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#451-create-a-minimal-fim" class="md-nav__link">
    4.5.1 Create a Minimal FIM
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#46-migrating-to-a-different-agilex-device-number" class="md-nav__link">
    4.6 Migrating to a Different Agilex Device Number
  </a>
  
    <nav class="md-nav" aria-label="4.6 Migrating to a Different Agilex Device Number">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#461-walkthrough-migrate-to-a-different-agilex-device-number" class="md-nav__link">
    4.6.1 Walkthrough: Migrate to a Different Agilex Device Number
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#47-modify-the-memory-sub-system" class="md-nav__link">
    4.7 Modify the Memory Sub-System
  </a>
  
    <nav class="md-nav" aria-label="4.7 Modify the Memory Sub-System">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#471-walkthrough-modify-the-memory-sub-system-using-ip-presets-with-ofss" class="md-nav__link">
    4.7.1 Walkthrough: Modify the Memory Sub-System Using IP Presets With OFSS
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#472-walkthrough-add-or-remove-the-memory-sub-system" class="md-nav__link">
    4.7.2 Walkthrough: Add or remove the Memory Sub-System
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#48-modify-the-ethernet-sub-system" class="md-nav__link">
    4.8 Modify the Ethernet Sub-System
  </a>
  
    <nav class="md-nav" aria-label="4.8 Modify the Ethernet Sub-System">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#481-walkthrough-modify-the-ethernet-sub-system-to-1x400gbe" class="md-nav__link">
    4.8.1 Walkthrough: Modify the Ethernet Sub-System to 1x400GbE
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#5-fpga-configuration" class="md-nav__link">
    5. FPGA Configuration
  </a>
  
    <nav class="md-nav" aria-label="5. FPGA Configuration">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#51-walkthrough-set-up-jtag" class="md-nav__link">
    5.1 Walkthrough: Set up JTAG
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#52-walkthrough-program-the-fpga-via-jtag" class="md-nav__link">
    5.2 Walkthrough: Program the FPGA via JTAG
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#appendix" class="md-nav__link">
    Appendix
  </a>
  
    <nav class="md-nav" aria-label="Appendix">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#appendix-a-resource-utilization-tables" class="md-nav__link">
    Appendix A: Resource Utilization Tables
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#appendix-b-glossary" class="md-nav__link">
    Appendix B: Glossary
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#notices-disclaimers" class="md-nav__link">
    Notices &amp; Disclaimers
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  

  
  


<h1 id="fpga-interface-manager-developer-guide-for-open-fpga-stack-agilex-7-fpga-i-series-development-kit-2x-r-tile-and-1xf-tile-pcie-attach">FPGA Interface Manager Developer Guide for Open FPGA Stack: Agilex® 7 FPGA I-Series Development Kit (2x R-Tile and 1xF-Tile) PCIe Attach<a class="headerlink" href="#fpga-interface-manager-developer-guide-for-open-fpga-stack-agilex-7-fpga-i-series-development-kit-2x-r-tile-and-1xf-tile-pcie-attach" title="Permanent link">&para;</a></h1>
<p>Last updated: <strong>December 10, 2024</strong> </p>
<h2 id="1-introduction"><strong>1. Introduction</strong><a class="headerlink" href="#1-introduction" title="Permanent link">&para;</a></h2>
<h3 id="11-about-this-document"><strong>1.1. About This Document</strong><a class="headerlink" href="#11-about-this-document" title="Permanent link">&para;</a></h3>
<p>This document serves as a guide for <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach developers targeting the Agilex® 7 FPGA I-Series Development Kit (2x R-Tile and 1xF-Tile). The following topics are covered in this guide:</p>
<ul>
<li>Compiling the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design</li>
<li>Simulating the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach design</li>
<li>Customizing the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design</li>
<li>Configuring the FPGA with an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design</li>
</ul>
<p>The <em><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Development Walkthroughs Table</em> lists all of the walkthroughs provided in this guide. These walkthroughs provide step-by-step instructions for performing different <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Development tasks.</p>
<p><em>Table: <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Development Walkthroughs</em></p>
<table>
<thead>
<tr>
<th>Walkthrough Name</th>
<th>Category</th>
</tr>
</thead>
<tbody>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1311-walkthrough-install-quartus-prime-pro-software">Install Quartus Prime Pro Software</a></td>
<td>Setup</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a></td>
<td>Setup</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a></td>
<td>Setup</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a></td>
<td>Setup</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a></td>
<td>Compilation</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#226-walkthrough-manually-generate-ofs-out-of-tree-pr-fim">Manually Generate <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Out-Of-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a></td>
<td>Compilation</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#2271-walkthrough-change-the-compilation-seed">Change the Compilation Seed</a></td>
<td>Compilation</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#321-walkthrough-running-individual-unit-level-simulation">Running Individual Unit Level Simulation</a></td>
<td>Simulation</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#331-walkthrough-running-regression-unit-level-simulation">Running Regression Unit Level Simulation</a></td>
<td>Simulation</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#412-walkthrough-add-a-new-module-to-the-ofs-fim">Add a new module to the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a></td>
<td>Customization</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#413-walkthrough-modify-and-run-unit-tests-for-a-fim-that-has-a-new-module">Modify and run unit tests for a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that has a new module</a></td>
<td>Customization</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#414-walkthrough-hardware-test-a-fim-that-has-a-new-module">Hardware test a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that has a new module</a></td>
<td>Customization</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#415-walkthrough-debug-the-fim-with-signal-tap">Debug the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with Signal Tap</a></td>
<td>Customization</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#421-walkthrough-compile-the-fim-in-preparation-for-designing-your-afu">Compile the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> in preparation for designing your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></a></td>
<td>Customization</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#431-walkthrough-resize-the-partial-reconfiguration-region">Resize the Partial Reconfiguration Region</a></td>
<td>Customization</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#4431-walkthrough-modify-the-pcie-sub-system-and-pfvf-mux-configuration-using-ofss">Modify the PCIe Sub-System and PF/VF MUX Configuration Using OFSS</a></td>
<td>Customization</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#4441-walkthrough-modify-pcie-configuration-using-ip-presets">Modify PCIe Configuration Using IP Presets</a></td>
<td>Customization</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#461-walkthrough-migrate-to-a-different-agilex-device-number">Migrate to a Different Agilex Device Number</a></td>
<td>Customization</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#471-walkthrough-modify-the-ethernet-sub-system-to-1x400gbe">Modify the Ethernet Sub-System to 1x400GbE</a></td>
<td>Customization</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#51-walkthrough-set-up-jtag">Set up <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></a></td>
<td>Configuration</td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#52-walkthrough-program-the-fpga-via-jtag">Program the FPGA via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></a></td>
<td>Configuration</td>
</tr>
</tbody>
</table>
<h4 id="111-knowledge-pre-requisites"><strong>1.1.1 Knowledge Pre-Requisites</strong><a class="headerlink" href="#111-knowledge-pre-requisites" title="Permanent link">&para;</a></h4>
<p>It is recommended that you have the following knowledge and skills before using this developer guide.</p>
<ul>
<li>Basic understanding of <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> and the difference between <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> designs. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1"><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Welcome Page</a>.</li>
<li>Review the <a href="https://github.com/OFS/ofs-agx7-pcie-attach/releases/tag/ofs-2024.1-1">release notes</a> for the Agilex 7 PCIe Attach Reference Shells, with careful consideration of the <strong>Known Issues</strong>.</li>
<li>Review of <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/user_guides/ug_qs_ofs_iseries/ug_qs_ofs_iseries/">Getting Started Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 PCIe Attach FPGAs (I-Series Development Kit (2xR-Tile, 1xF-Tile))</a></li>
<li>FPGA compilation flows using Quartus® Prime Pro Edition.</li>
<li>Static Timing closure, including familiarity with the Timing Analyzer tool in Quartus® Prime Pro Edition, applying timing constraints, Synopsys* Design Constraints (.sdc) language and Tcl scripting, and design methods to close on timing critical paths.</li>
<li>RTL (System Verilog) and coding practices to create synthesized logic.</li>
<li>RTL simulation tools.</li>
<li>Quartus® Prime Pro Edition Signal Tap Logic Analyzer tool software.</li>
</ul>
<h3 id="12-fim-development-theory"><strong>1.2. <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Development Theory</strong><a class="headerlink" href="#12-fim-development-theory" title="Permanent link">&para;</a></h3>
<p>This section will help you understand how the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> can be developed to fit your design goals.</p>
<p>The <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#121-default-fim-features">Default <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Features</a> section provides general information about the default features of the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> so you can become familiar with the default design. For more detailed information about the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> architecture, refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/n6001/reference_manuals/ofs_fim/mnl_fim_ofs_n6001/">Shell Technical Reference Manual: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 PCIe Attach FPGAs</a>.</p>
<p>The <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#122-customization-options">Customization Options</a> section then gives suggestions of how this default design can be customized. Step-by-step walkthroughs for many of the suggested customizations are later described in the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#4-fim-customization"><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Customization</a> section.</p>
<p><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> development for a new acceleration card generally consists of the following steps:</p>
<ol>
<li>Install <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> and familiarize yourself with provided scripts and source code</li>
<li>Develop high level design with your specific functionality<ol>
<li>Determine requirements and key performance metrics</li>
<li>Select IP cores</li>
<li>Select FPGA device</li>
<li>Develop software memory map</li>
</ol>
</li>
<li>Select and implement <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Physical interfaces including:<ol>
<li>External clock sources and creation of internal PLL clocks</li>
<li>General I/O</li>
<li>Ethernet modules</li>
<li>External memories</li>
<li>FPGA programming methodology</li>
</ol>
</li>
<li>Develop device physical implementation<ol>
<li>FPGA device pin assignment</li>
<li>Create logic lock regions</li>
<li>Create of timing constraints</li>
<li>Create Quartus Prime Pro <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> test project and validate:<ol>
<li>Placement</li>
<li>Timing constraints</li>
<li>Build script process</li>
<li>Review test <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> FPGA resource usage</li>
</ol>
</li>
</ol>
</li>
<li>Select <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> to <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> interfaces and development of <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr></li>
<li>Implement <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design<ol>
<li>Develop RTL</li>
<li>Instantiate IPs</li>
<li>Develop test <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> to validate <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></li>
<li>Develop unit and device level simulation</li>
<li>Develop timing constraints and build scripts</li>
<li>Perform timing closure and build validation</li>
</ol>
</li>
<li>Create <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> documentation to support <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> development and synthesis</li>
<li>Software Device Feature discovery</li>
<li>Integrate, validate, and debug hardware/software</li>
<li>Prepare for high volume production</li>
</ol>
<h3 id="121-default-fim-features"><strong>1.2.1 Default <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Features</strong><a class="headerlink" href="#121-default-fim-features" title="Permanent link">&para;</a></h3>
<h4 id="1211-top-level"><strong>1.2.1.1 Top Level</strong><a class="headerlink" href="#1211-top-level" title="Permanent link">&para;</a></h4>
<p><em>Figure: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach iseries-dk <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> PCIe 1x16 Top-Level Diagram</em></p>
<p><a class="glightbox" href="../images/iseries_pcie_attach_1x16_top_level_diagram.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="top_level_diagram" src="../images/iseries_pcie_attach_1x16_top_level_diagram.png" /></a></p>
<p><em>Figure: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach iseries-dk <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> PCIe 2x8 Top-Level Diagram</em></p>
<p><a class="glightbox" href="../images/iseries_pcie_attach_2x8_top_level_diagram.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="top_level_diagram" src="../images/iseries_pcie_attach_2x8_top_level_diagram.png" /></a></p>
<h4 id="1212-interfaces"><strong>1.2.1.2 Interfaces</strong><a class="headerlink" href="#1212-interfaces" title="Permanent link">&para;</a></h4>
<p>The key interfaces in the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach design are listed in the <em>Release Capabilities Table</em>. It describes the capabilities of the iseries-dk hardware as well as the capabilities of the default <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach design targeting the iseries-dk.</p>
<p><em>Table: Release Capabilities</em></p>
<table>
<thead>
<tr>
<th>Interface</th>
<th>iseries-dk Hardware Capabilities<sup><strong>1</strong></sup></th>
<th><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach Provided Design Implementation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Host Interface</td>
<td>PCIe Gen5x16</td>
<td>&bull; PCIe 1xGen5x16 (Default) <br>&bull; Bifurcated PCIe 2xGen5x8<br>&bull; PCIe 1xGen4x16</td>
</tr>
<tr>
<td>Network Interface</td>
<td>2 - QSFP-DD</td>
<td>3 Build Options:</br> 1. QSFP 1,0 = 25 GbE</br>2. QSFP 1,0 = 200 GbE  </br>3. QSFP 0 = 400 GbE</td>
</tr>
<tr>
<td>External Memory</td>
<td>2 - board mounted independent single rank DDR4-2666 8GB (1 Gb x 64 + 8b ECC)</br>2 - DIMM sockets where each socket is single memory channels or independent channels (Check Dev Kit OPN for support option)<sup><strong>2</strong></sup>.</td>
<td>4xDDR4-2666 - 8GB (1Gb x 64 bits) - ECC not implemented by default</br></td>
</tr>
</tbody>
</table>
<p><sup><strong>1</strong></sup> The iseries-dk <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design was validated on DK-DEV-AGI027RBES with Agilex 7 device number AGIB027R29A1E2VR3. If you wish to use the production develpment kit (DK-DEV-AGI027-RA), you will need to migrate to device number AGIB027R29A1E1VB. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#461-walkthrough-migrate-to-a-different-agilex-device-number">Migrate to a Different Agilex Device Number</a> section for general instructions on this process.</p>
<p><sup><strong>2</strong></sup> The iseries-dk was validated with 2 <a href="https://www.micron.com/products/memory/dram-modules/udimm/part-catalog/part-detail/mta8atf1g64az-2g6e1">Micron MTA8ATF1G64AZ-2G6E1 DDR4 SDRAM</a> modules in the DIMM sockets.</p>
<h4 id="1213-subsystems"><strong>1.2.1.3 Subsystems</strong><a class="headerlink" href="#1213-subsystems" title="Permanent link">&para;</a></h4>
<p>The <em><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Subsystems</em> Table  describes the Platform Designer IP subsystems used in the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach iseries-dk <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<p><em>Table: <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Subsystems</em></p>
<table>
<thead>
<tr>
<th>Subsystem</th>
<th>User Guide</th>
<th>Document ID</th>
</tr>
</thead>
<tbody>
<tr>
<td>PCIe Subsystem</td>
<td><a href="https://www.intel.com/content/www/us/en/docs/programmable/790711/23-4-1-0-0/introduction.html">AXI Streaming IP for PCI Express User Guide</a></td>
<td>790711</td>
</tr>
<tr>
<td>Memory Subsystem</td>
<td><a href="https://www.intel.com/content/www/us/en/docs/programmable/789391/23-4-1-0-1/f-series-and-i-series-fpga-memory-subsystem-61448.html">Memory Subsystem Intel FPGA IP User Guide for Intel Agilex <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr></a></td>
<td>686148<sup><strong>[1]</strong></sup></td>
</tr>
<tr>
<td>Ethernet Subsystem</td>
<td><a href="https://www.intel.com/content/www/us/en/docs/programmable/773413/23-4-24-0-0/introduction.html">Ethernet Subsystem Intel FPGA IP User Guide</a></td>
<td>773413<sup><strong>[1]</strong></sup></td>
</tr>
</tbody>
</table>
<p><sup><strong>[1]</strong></sup> You must request entitled access to these documents.</p>
<h4 id="1214-host-exercisers"><strong>1.2.1.4 Host Exercisers</strong><a class="headerlink" href="#1214-host-exercisers" title="Permanent link">&para;</a></h4>
<p>The default <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> workload in the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach iseries-dk <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> contains several modules called Host Exercisers which are used to exercise the interfaces on the board. The <em>Host Exerciser Descriptions</em> Table describes these modules.</p>
<p><em>Table: Host Exerciser Descriptions</em></p>
<table>
<thead>
<tr>
<th>Name</th>
<th>Acronym</th>
<th>Description</th>
<th>OPAE Command</th>
</tr>
</thead>
<tbody>
<tr>
<td>Host Exerciser Loopback</td>
<td>HE-LB</td>
<td>Used to exercise and characterize host to FPGA data transfer.</td>
<td><code>host_exerciser</code></td>
</tr>
<tr>
<td>Host Exerciser Memory</td>
<td>HE_MEM</td>
<td>Used to exercise and characterize host to Memory data transfer.</td>
<td><code>host_exerciser</code></td>
</tr>
<tr>
<td>Host Exerciser Memory Traffic Generator</td>
<td>HE_MEM_TG</td>
<td>Used to exercise and test available memory channels with a configurable traffic pattern.</td>
<td><code>mem_tg</code></td>
</tr>
<tr>
<td>Host Exerciser High Speed Serial Interface</td>
<td>HE-HSSI</td>
<td>Used to exercise and characterize HSSI interfaces.</td>
<td><code>hssi</code></td>
</tr>
</tbody>
</table>
<p>The host exercisers can be removed from the design at compile-time using command line arguments for the build script.</p>
<h4 id="1215-module-access-via-apfbpf"><strong>1.2.1.5 Module Access via APF/BPF</strong><a class="headerlink" href="#1215-module-access-via-apfbpf" title="Permanent link">&para;</a></h4>
<p>The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach iseries-dk <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> uses AXI4-Lite interconnect logic named the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Peripheral Fabric (APF) and Board Peripheral Fabric (BPF) to access the registers of the various modules in the design. The APF/BPF modules define master/slave interactions, namely between the host software and <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> and board peripherals. The <em>APF Address Map Table</em> describes the address mapping of the APF, followed by the <em>BPF Address Map Table</em> which describes the address mapping of the BPF.</p>
<p><em>Table: APF Address Map</em></p>
<table>
<thead>
<tr>
<th>Address</th>
<th>Size (Bytes)</th>
<th>Feature</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00000–0x3FFFF</td>
<td>256K</td>
<td>Board Peripherals (See <em>BPF Address Map</em> table)</td>
</tr>
<tr>
<td>0x40000 – 0x4FFFF</td>
<td>64K</td>
<td>ST2MM</td>
</tr>
<tr>
<td>0x50000 – 0x5FFFF</td>
<td>64K</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x60000 – 0x60FFF</td>
<td>4K</td>
<td>UART (not used)</td>
</tr>
<tr>
<td>0x61000 – 0x6FFFF</td>
<td>4K</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x70000 – 0x7FFFF</td>
<td>56K</td>
<td><abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> Gasket:4K= <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> Gasket DFH, control and status4K= Port DFH4K=User Clock52K=Remote STP</td>
</tr>
<tr>
<td>0x80000 – 0x80FFF</td>
<td>4K</td>
<td><abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Error Reporting</td>
</tr>
</tbody>
</table>
<p><em>Table: BPF Address Mapping</em></p>
<table>
<thead>
<tr>
<th>Address</th>
<th>Size (Bytes)</th>
<th>Feature</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x00000 - 0x0FFFF</td>
<td>64K</td>
<td><abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr></td>
</tr>
<tr>
<td>0x10000 - 0x10FFF</td>
<td>4K</td>
<td>PCIe</td>
</tr>
<tr>
<td>0x11000 - 0x11FFF</td>
<td>4K</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x12000 - 0x12FFF</td>
<td>4K</td>
<td>QSFP0</td>
</tr>
<tr>
<td>0x13000 - 0x13FFF</td>
<td>4K</td>
<td>QSFP1</td>
</tr>
<tr>
<td>0x14000 - 0x14FFF</td>
<td>4K</td>
<td>HSSI</td>
</tr>
<tr>
<td>0x15000 - 0x15FFF</td>
<td>4K</td>
<td>EMIF</td>
</tr>
<tr>
<td>0x20000 - 0x3FFFF</td>
<td>128K</td>
<td>PMCI (note, PMCI is not implemented)</td>
</tr>
</tbody>
</table>
<h3 id="122-customization-options"><strong>1.2.2 Customization Options</strong><a class="headerlink" href="#122-customization-options" title="Permanent link">&para;</a></h3>
<p><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> is designed to be easily customizable to meet your design needs. The <em><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Customizations Table</em> lists the general user flows for <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach iseries-dk <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> development, along with example customizations for each user flow, plus links to step-by-step walkthroughs where available.</p>
<p><em>Table: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Customizations</em></p>
<table>
<thead>
<tr>
<th>Customization Walkthrough Name</th>
</tr>
</thead>
<tbody>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#412-walkthrough-add-a-new-module-to-the-ofs-fim">Add a new module to the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#413-walkthrough-modify-and-run-unit-tests-for-a-fim-that-has-a-new-module">Modify and run unit tests for a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that has a new module</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#414-walkthrough-hardware-test-a-fim-that-has-a-new-module">Hardware test a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that has a new module</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#415-walkthrough-debug-the-fim-with-signal-tap">Debug the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with Signal Tap</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#421-walkthrough-compile-the-fim-in-preparation-for-designing-your-afu">Compile the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> in preparation for designing your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#431-walkthrough-resize-the-partial-reconfiguration-region">Resize the Partial Reconfiguration Region</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#4431-walkthrough-modify-the-pcie-sub-system-and-pfvf-mux-configuration-using-ofss">Modify the PCIe Sub-System and PF/VF MUX Configuration Using OFSS</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#4441-walkthrough-modify-pcie-configuration-using-ip-presets">Modify PCIe Configuration Using IP Presets</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#461-walkthrough-migrate-to-a-different-agilex-device-number">Migrate to a Different Agilex Device Number</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#471-walkthrough-modify-the-ethernet-sub-system-to-1x400gbe">Modify the Ethernet Sub-System to 1x400GbE</a></td>
</tr>
</tbody>
</table>
<h3 id="13-development-environment"><strong>1.3 Development Environment</strong><a class="headerlink" href="#13-development-environment" title="Permanent link">&para;</a></h3>
<p>This section describes the components required for <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> development, and provides a walkthrough for setting up the environment on your development machine.</p>
<p>Note that your development machine may be different than your deployment machine where the FPGA acceleration card is installed. FPGA development work and deployment work can be performed either on the same machine, or on different machines as desired. Please see the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/user_guides/ug_qs_ofs_iseries/ug_qs_ofs_iseries/">Getting Started Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 PCIe Attach FPGAs (I-Series Development Kit (2xR-Tile, 1xF-Tile))</a> for instructions on setting up the environment for deployment machines.</p>
<h4 id="131-development-tools"><strong>1.3.1 Development Tools</strong><a class="headerlink" href="#131-development-tools" title="Permanent link">&para;</a></h4>
<p>The <em>Development Environment Table</em> describes the Best Known Configuration (<abbr title="Best Known Configuration, The exact hardware configuration Intel has optimized and validated the solution against.">BKC</abbr>) for the tools that are required for <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> development.</p>
<p><em>Table: Development Environment <abbr title="Best Known Configuration, The exact hardware configuration Intel has optimized and validated the solution against.">BKC</abbr></em></p>
<table>
<thead>
<tr>
<th>Component</th>
<th>Version</th>
<th>Installation Walkthrough</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating System</td>
<td>RedHat® Enterprise Linux® (RHEL) 8.10</td>
<td>N/A</td>
</tr>
<tr>
<td>Quartus Prime Software</td>
<td>Quartus Prime Pro Version 24.1 for Linux + Patches 0.18, 0.26</td>
<td>Section 1.3.1.1</td>
</tr>
<tr>
<td>Python</td>
<td>3.6.8 or later</td>
<td>N/A</td>
</tr>
<tr>
<td>GCC</td>
<td>8.5.0 or later</td>
<td>N/A</td>
</tr>
<tr>
<td>cmake</td>
<td>3.15 or later</td>
<td>N/A</td>
</tr>
<tr>
<td>git</td>
<td>1.8.3.1 or later</td>
<td>Section 1.3.1.2</td>
</tr>
<tr>
<td><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Source Files</td>
<td>ofs-2024.2-1</td>
<td>Section 1.3.2.1</td>
</tr>
</tbody>
</table>
<h5 id="1311-walkthrough-install-quartus-prime-pro-software"><strong>1.3.1.1 Walkthrough: Install Quartus Prime Pro Software</strong><a class="headerlink" href="#1311-walkthrough-install-quartus-prime-pro-software" title="Permanent link">&para;</a></h5>
<p><strong>Intel Quartus Prime Pro Version 24.1</strong> is verified to work with the latest <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> release ofs-2024.2-1.  However, you have the option to port and verify the release on newer versions of Intel Quartus Prime Pro software.</p>
<p>Use RedHat® Enterprise Linux® (RHEL) 8.10 for compatibility with your development flow and also testing your <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design in your platform. </p>
<p>Prior to installing Quartus:</p>
<ol>
<li>
<p>Ensure you have at least 64 GB of free space for Quartus Prime Pro installation and your development work.</p>
<ul>
<li>Intel® recommends that your system be configured to provide virtual memory equal in size or larger than the recommended physical RAM size that is required to process your design.</li>
<li>The disk space may be significantly more based on the device families included in the install. Prior to installation, the disk space should be enough to hold both zipped tar files and uncompressed installation files. After successful installation, delete the downloaded zipped files and uncompressed zip files to release the disk space.</li>
</ul>
</li>
<li>
<p>Perform the following steps to satisfy the required dependencies.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-0-1" name="__codelineno-0-1" href="#__codelineno-0-1"></a>$<span class="w"> </span>sudo<span class="w"> </span>dnf<span class="w"> </span>install<span class="w"> </span>-y<span class="w"> </span>gcc<span class="w"> </span>gcc-c++<span class="w"> </span>make<span class="w"> </span>cmake<span class="w"> </span>libuuid-devel<span class="w"> </span>rpm-build<span class="w"> </span>autoconf<span class="w"> </span>automake<span class="w"> </span>bison<span class="w"> </span>boost<span class="w"> </span>boost-devel<span class="w"> </span>libxml2<span class="w"> </span>libxml2-devel<span class="w"> </span>make<span class="w"> </span>ncurses<span class="w"> </span>grub2<span class="w"> </span>bc<span class="w"> </span>csh<span class="w"> </span>flex<span class="w"> </span>glibc-locale-source<span class="w"> </span>libnsl<span class="w"> </span>ncurses-compat-libs<span class="w"> </span>
</code></pre></div>
<p>Apply the following configurations.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-1-1" name="__codelineno-1-1" href="#__codelineno-1-1"></a>$<span class="w"> </span>sudo<span class="w"> </span>localedef<span class="w"> </span>-f<span class="w"> </span>UTF-8<span class="w"> </span>-i<span class="w"> </span>en_US<span class="w"> </span>en_US.UTF-8<span class="w"> </span>
<a id="__codelineno-1-2" name="__codelineno-1-2" href="#__codelineno-1-2"></a>$<span class="w"> </span>sudo<span class="w"> </span>ln<span class="w"> </span>-s<span class="w"> </span>/usr/lib64/libncurses.so.6<span class="w"> </span>/usr/lib64/libncurses.so.5<span class="w"> </span>
<a id="__codelineno-1-3" name="__codelineno-1-3" href="#__codelineno-1-3"></a>$<span class="w"> </span>sudo<span class="w"> </span>ln<span class="w"> </span>-s<span class="w"> </span>/usr/bin/python3<span class="w"> </span>/usr/bin/python
</code></pre></div>
</li>
<li>
<p>Create the default installation path: <home directory>/intelFPGA_pro/<version number>, where <home directory> is the default path of the Linux workstation, or as set by the system administrator and <version> is your Quartus version number.</p>
<p>The installation path must satisfy the following requirements:</p>
<ul>
<li>Contain only alphanumeric characters</li>
<li>No special characters or symbols, such as !$%@^&amp;*&lt;&gt;,</li>
<li>Only English characters</li>
<li>No spaces</li>
</ul>
</li>
<li>
<p>Download your required Quartus Prime Pro Linux version <a href="https://www.intel.com/content/www/us/en/products/details/fpga/development-tools/quartus-prime/resource.html">here</a>.</p>
</li>
<li>
<p>Install required Quartus patches. The Quartus patch <code>.run</code> files can be found in the <strong>Assets</strong> tab on the <a href="https://github.com/OFS/ofs-agx7-pcie-attach/releases/tag/ofs-2024.2-1"><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Release GitHub page</a>. The patches for this release are 0.18, 0.26.</p>
</li>
<li>
<p>After running the Quartus Prime Pro installer, set the PATH environment variable to make utilities <code>quartus</code>, <code>jtagconfig</code>, and <code>quartus_pgm</code> discoverable. Edit your bashrc file <code>~/.bashrc</code> to add the following line:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-2-1" name="__codelineno-2-1" href="#__codelineno-2-1"></a><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span>&lt;Quartus<span class="w"> </span>install<span class="w"> </span>directory&gt;/quartus/bin:<span class="nv">$PATH</span>
<a id="__codelineno-2-2" name="__codelineno-2-2" href="#__codelineno-2-2"></a><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span>&lt;Quartus<span class="w"> </span>install<span class="w"> </span>directory&gt;/qsys/bin:<span class="nv">$PATH</span>
</code></pre></div>
<p>For example, if the Quartus install directory is /home/intelFPGA_pro/24.1 then the new line is:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-3-1" name="__codelineno-3-1" href="#__codelineno-3-1"></a><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span>/home/intelFPGA_pro/24.1/quartus/bin:<span class="nv">$PATH</span>
<a id="__codelineno-3-2" name="__codelineno-3-2" href="#__codelineno-3-2"></a><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span>/home/intelFPGA_pro/24.1/qsys/bin:<span class="nv">$PATH</span>
</code></pre></div>
</li>
<li>
<p>Verify, Quartus is discoverable by opening a new shell:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-4-1" name="__codelineno-4-1" href="#__codelineno-4-1"></a>$ which quartus
<a id="__codelineno-4-2" name="__codelineno-4-2" href="#__codelineno-4-2"></a>/home/intelFPGA_pro/24.1/quartus/bin/quartus
</code></pre></div>
</li>
</ol>
<h4 id="132-fim-source-files"><strong>1.3.2 <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Source Files</strong><a class="headerlink" href="#132-fim-source-files" title="Permanent link">&para;</a></h4>
<p>The source files for the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> are provided in the following repository: <a href="https://github.com/OFS/ofs-agx7-pcie-attach/releases/tag/ofs-2024.2-1">https://github.com/<abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>/ofs-agx7-pcie-attach/releases/tag/ofs-2024.2-1</a></p>
<p>Some essential directories in the repository are described as follows:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-5-1" name="__codelineno-5-1" href="#__codelineno-5-1"></a>ofs-agx7-pcie-attach
<a id="__codelineno-5-2" name="__codelineno-5-2" href="#__codelineno-5-2"></a><span class="p">|</span><span class="w">  </span>syn<span class="w">                      </span>//<span class="w"> </span>Contains<span class="w"> </span>files<span class="w"> </span>related<span class="w"> </span>to<span class="w"> </span>synthesis
<a id="__codelineno-5-3" name="__codelineno-5-3" href="#__codelineno-5-3"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>board<span class="w">                     </span>//<span class="w"> </span>Contains<span class="w"> </span>synthesis<span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>several<span class="w"> </span>cards,<span class="w"> </span>including<span class="w"> </span>the<span class="w"> </span>iseries-dk<span class="w"> </span>
<a id="__codelineno-5-4" name="__codelineno-5-4" href="#__codelineno-5-4"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>iseries-dk<span class="w">                 </span>//<span class="w"> </span>Contains<span class="w"> </span>synthesis<span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>iseries-dk
<a id="__codelineno-5-5" name="__codelineno-5-5" href="#__codelineno-5-5"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>setup<span class="w">                       </span>//<span class="w"> </span>Contains<span class="w"> </span>setup<span class="w"> </span>files,<span class="w"> </span>including<span class="w"> </span>pin<span class="w"> </span>constraints<span class="w"> </span>and<span class="w"> </span>location<span class="w"> </span>constraints
<a id="__codelineno-5-6" name="__codelineno-5-6" href="#__codelineno-5-6"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>syn_top<span class="w">                     </span>//<span class="w"> </span>Contains<span class="w"> </span>Quartus<span class="w"> </span>project<span class="w"> </span>files
<a id="__codelineno-5-7" name="__codelineno-5-7" href="#__codelineno-5-7"></a><span class="p">|</span><span class="w">  </span>verification<span class="w">             </span>//<span class="w"> </span>Contains<span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>UVM<span class="w"> </span>testing
<a id="__codelineno-5-8" name="__codelineno-5-8" href="#__codelineno-5-8"></a><span class="p">|</span><span class="w">  </span>ipss<span class="w">                     </span>//<span class="w"> </span>Contains<span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>IP<span class="w"> </span>Sub-Systems
<a id="__codelineno-5-9" name="__codelineno-5-9" href="#__codelineno-5-9"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>qsfp<span class="w">                      </span>//<span class="w"> </span>Contains<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>QSFP<span class="w"> </span>Sub-System
<a id="__codelineno-5-10" name="__codelineno-5-10" href="#__codelineno-5-10"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>hssi<span class="w">                      </span>//<span class="w"> </span>Contains<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>HSSI<span class="w"> </span>Sub-System
<a id="__codelineno-5-11" name="__codelineno-5-11" href="#__codelineno-5-11"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>pmci<span class="w">                      </span>//<span class="w"> </span>Contains<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>PMCI<span class="w"> </span>Sub-System<span class="w"> </span><span class="o">(</span>not<span class="w"> </span>used<span class="w"> </span><span class="k">in</span><span class="w"> </span>F-Tile<span class="w"> </span>FIM<span class="o">)</span>
<a id="__codelineno-5-12" name="__codelineno-5-12" href="#__codelineno-5-12"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>pcie<span class="w">                      </span>//<span class="w"> </span>Contains<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>PCIe<span class="w"> </span>Sub-System
<a id="__codelineno-5-13" name="__codelineno-5-13" href="#__codelineno-5-13"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>mem<span class="w">                       </span>//<span class="w"> </span>Contains<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>Memory<span class="w"> </span>Sub-System
<a id="__codelineno-5-14" name="__codelineno-5-14" href="#__codelineno-5-14"></a><span class="p">|</span><span class="w">  </span>sim<span class="w">                      </span>//<span class="w"> </span>Contains<span class="w"> </span>simulation<span class="w"> </span>files
<a id="__codelineno-5-15" name="__codelineno-5-15" href="#__codelineno-5-15"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>unit_test<span class="w">                 </span>//<span class="w"> </span>Contains<span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>all<span class="w"> </span>unit<span class="w"> </span>tests
<a id="__codelineno-5-16" name="__codelineno-5-16" href="#__codelineno-5-16"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>scripts<span class="w">                    </span>//<span class="w"> </span>Contains<span class="w"> </span>script<span class="w"> </span>to<span class="w"> </span>run<span class="w"> </span>regression<span class="w"> </span>unit<span class="w"> </span>tests
<a id="__codelineno-5-17" name="__codelineno-5-17" href="#__codelineno-5-17"></a><span class="p">|</span><span class="w">  </span>license<span class="w">                  </span>//<span class="w"> </span>Contains<span class="w"> </span>Quartus<span class="w"> </span>patch
<a id="__codelineno-5-18" name="__codelineno-5-18" href="#__codelineno-5-18"></a><span class="p">|</span><span class="w">  </span>ofs-common<span class="w">               </span>//<span class="w"> </span>Contains<span class="w"> </span>files<span class="w"> </span>which<span class="w"> </span>are<span class="w"> </span>common<span class="w"> </span>across<span class="w"> </span>OFS<span class="w"> </span>platforms
<a id="__codelineno-5-19" name="__codelineno-5-19" href="#__codelineno-5-19"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>verification<span class="w">              </span>//<span class="w"> </span>Contains<span class="w"> </span>common<span class="w"> </span>UVM<span class="w"> </span>files
<a id="__codelineno-5-20" name="__codelineno-5-20" href="#__codelineno-5-20"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>scripts<span class="w">                   </span>//<span class="w"> </span>Contains<span class="w"> </span>common<span class="w"> </span>scripts
<a id="__codelineno-5-21" name="__codelineno-5-21" href="#__codelineno-5-21"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>common
<a id="__codelineno-5-22" name="__codelineno-5-22" href="#__codelineno-5-22"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>syn<span class="w">                         </span>//<span class="w"> </span>Contains<span class="w"> </span>common<span class="w"> </span>scripts<span class="w"> </span><span class="k">for</span><span class="w"> </span>synthesis,<span class="w"> </span>including<span class="w"> </span>build<span class="w"> </span>script
<a id="__codelineno-5-23" name="__codelineno-5-23" href="#__codelineno-5-23"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>sim<span class="w">                         </span>//<span class="w"> </span>Contains<span class="w"> </span>common<span class="w"> </span>scripts<span class="w"> </span><span class="k">for</span><span class="w"> </span>simulation
<a id="__codelineno-5-24" name="__codelineno-5-24" href="#__codelineno-5-24"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>tools<span class="w">                     </span>//<span class="w"> </span>Contains<span class="w"> </span>common<span class="w"> </span>tools<span class="w"> </span>files
<a id="__codelineno-5-25" name="__codelineno-5-25" href="#__codelineno-5-25"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>mk_csr_module<span class="w">              </span>//<span class="w"> </span>Contains<span class="w"> </span>common<span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>CSR<span class="w"> </span>modules
<a id="__codelineno-5-26" name="__codelineno-5-26" href="#__codelineno-5-26"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>fabric_generation<span class="w">          </span>//<span class="w"> </span>Contains<span class="w"> </span>common<span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>APF/BPF<span class="w"> </span>fabric<span class="w"> </span>generation
<a id="__codelineno-5-27" name="__codelineno-5-27" href="#__codelineno-5-27"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>ofss_config<span class="w">                </span>//<span class="w"> </span>Contains<span class="w"> </span>common<span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>OFSS<span class="w"> </span>configuration<span class="w"> </span>tool
<a id="__codelineno-5-28" name="__codelineno-5-28" href="#__codelineno-5-28"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>ip_params<span class="w">                   </span>//<span class="w"> </span>Contains<span class="w"> </span>default<span class="w"> </span>IP<span class="w"> </span>parameters<span class="w"> </span><span class="k">for</span><span class="w"> </span>certain<span class="w"> </span>Sub-Systems<span class="w"> </span>when<span class="w"> </span>using<span class="w"> </span>OFSS
<a id="__codelineno-5-29" name="__codelineno-5-29" href="#__codelineno-5-29"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>src<span class="w">                       </span>//<span class="w"> </span>Contains<span class="w"> </span>common<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files,<span class="w"> </span>including<span class="w"> </span>host<span class="w"> </span>exercisers
<a id="__codelineno-5-30" name="__codelineno-5-30" href="#__codelineno-5-30"></a><span class="p">|</span><span class="w">  </span>tools<span class="w">                    </span>//
<a id="__codelineno-5-31" name="__codelineno-5-31" href="#__codelineno-5-31"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>ofss_config<span class="w">               </span>//<span class="w"> </span>Contains<span class="w"> </span>top<span class="w"> </span>level<span class="w"> </span>OFSS<span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>each<span class="w"> </span>pre-made<span class="w"> </span>board<span class="w"> </span>configuration
<a id="__codelineno-5-32" name="__codelineno-5-32" href="#__codelineno-5-32"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>hssi<span class="w">                       </span>//<span class="w"> </span>Contains<span class="w"> </span>OFSS<span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>Ethernet-SS<span class="w"> </span>configuraiton
<a id="__codelineno-5-33" name="__codelineno-5-33" href="#__codelineno-5-33"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>memory<span class="w">                     </span>//<span class="w"> </span>Contains<span class="w"> </span>OFSS<span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>Memory-SS<span class="w"> </span>configuration
<a id="__codelineno-5-34" name="__codelineno-5-34" href="#__codelineno-5-34"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>pcie<span class="w">                       </span>//<span class="w"> </span>Contains<span class="w"> </span>OFSS<span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>PCIe-SS<span class="w"> </span>configuration
<a id="__codelineno-5-35" name="__codelineno-5-35" href="#__codelineno-5-35"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>iopll<span class="w">                      </span>//<span class="w"> </span>Contains<span class="w"> </span>OFSS<span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>IOPLL<span class="w"> </span>configuration
<a id="__codelineno-5-36" name="__codelineno-5-36" href="#__codelineno-5-36"></a><span class="p">|</span><span class="w">  </span>src<span class="w">                      </span>//<span class="w"> </span>Contains<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>Agilex<span class="w"> </span>PCIe<span class="w"> </span>Attach<span class="w"> </span>FIM
<a id="__codelineno-5-37" name="__codelineno-5-37" href="#__codelineno-5-37"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>pd_qsys<span class="w">                   </span>//<span class="w"> </span>Contains<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files<span class="w"> </span>related<span class="w"> </span>to<span class="w"> </span>APF/BPF<span class="w"> </span>fabric
<a id="__codelineno-5-38" name="__codelineno-5-38" href="#__codelineno-5-38"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>includes<span class="w">                  </span>//<span class="w"> </span>Contains<span class="w"> </span><span class="nb">source</span><span class="w"> </span>file<span class="w"> </span>header<span class="w"> </span>files
<a id="__codelineno-5-39" name="__codelineno-5-39" href="#__codelineno-5-39"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>top<span class="w">                       </span>//<span class="w"> </span>Contains<span class="w"> </span>top-level<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files,<span class="w"> </span>including<span class="w"> </span>design<span class="w"> </span>top<span class="w"> </span>module
<a id="__codelineno-5-40" name="__codelineno-5-40" href="#__codelineno-5-40"></a><span class="p">|</span><span class="w">  </span><span class="p">|</span><span class="w">  </span>afu_top<span class="w">                   </span>//<span class="w"> </span>Contains<span class="w"> </span>top-level<span class="w"> </span><span class="nb">source</span><span class="w"> </span>files<span class="w"> </span><span class="k">for</span><span class="w"> </span>AFU
</code></pre></div>
<h5 id="1321-walkthrough-clone-fim-repository"><strong>1.3.2.1 Walkthrough: Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</strong><a class="headerlink" href="#1321-walkthrough-clone-fim-repository" title="Permanent link">&para;</a></h5>
<p>Perform the following steps to clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex® 7 PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository:</p>
<ol>
<li>
<p>Create a new directory to use as a clean starting point to store the retrieved files.
    <div class="highlight"><pre><span></span><code><a id="__codelineno-6-1" name="__codelineno-6-1" href="#__codelineno-6-1"></a>mkdir<span class="w"> </span>OFS_BUILD_ROOT
<a id="__codelineno-6-2" name="__codelineno-6-2" href="#__codelineno-6-2"></a><span class="nb">cd</span><span class="w"> </span>OFS_BUILD_ROOT
<a id="__codelineno-6-3" name="__codelineno-6-3" href="#__codelineno-6-3"></a><span class="nb">export</span><span class="w"> </span><span class="nv">OFS_BUILD_ROOT</span><span class="o">=</span><span class="nv">$PWD</span>
</code></pre></div></p>
</li>
<li>
<p>Clone GitHub repository using the HTTPS git method
    <div class="highlight"><pre><span></span><code><a id="__codelineno-7-1" name="__codelineno-7-1" href="#__codelineno-7-1"></a>git<span class="w"> </span>clone<span class="w"> </span>--recurse-submodules<span class="w"> </span>https://github.com/OFS/ofs-agx7-pcie-attach.git
</code></pre></div></p>
</li>
<li>
<p>Check out the correct tag of the repository
    <div class="highlight"><pre><span></span><code><a id="__codelineno-8-1" name="__codelineno-8-1" href="#__codelineno-8-1"></a><span class="nb">cd</span><span class="w"> </span>ofs-agx7-pcie-attach
<a id="__codelineno-8-2" name="__codelineno-8-2" href="#__codelineno-8-2"></a>git<span class="w"> </span>checkout<span class="w"> </span>--recurse-submodules<span class="w"> </span>tags/ofs-2024.2-1
</code></pre></div></p>
</li>
<li>
<p>Ensure that <code>ofs-common</code> has been cloned as well</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-9-1" name="__codelineno-9-1" href="#__codelineno-9-1"></a>git<span class="w"> </span>submodule<span class="w"> </span>status
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-10-1" name="__codelineno-10-1" href="#__codelineno-10-1"></a>ofs-common<span class="w"> </span><span class="o">(</span>ofs-2024.2-1<span class="o">)</span>
</code></pre></div>
</li>
</ol>
<h4 id="133-environment-variables"><strong>1.3.3 Environment Variables</strong><a class="headerlink" href="#133-environment-variables" title="Permanent link">&para;</a></h4>
<p>The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> compilation and simulation scripts require certain environment variables be set prior to execution.</p>
<h5 id="1331-walkthrough-set-development-environment-variables"><strong>1.3.3.1 Walkthrough: Set Development Environment Variables</strong><a class="headerlink" href="#1331-walkthrough-set-development-environment-variables" title="Permanent link">&para;</a></h5>
<p>Perform the following steps to set the required environment variables. These environment variables must be set prior to simulation or compilation tasks so it is recommended that you create a script to set these variables.</p>
<ol>
<li>
<p>Navigate to the top level directory of the cloned <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-11-1" name="__codelineno-11-1" href="#__codelineno-11-1"></a><span class="nb">cd</span><span class="w"> </span>ofs-agx7-pcie-attach
</code></pre></div>
</li>
<li>
<p>Set project variables
  <div class="highlight"><pre><span></span><code><a id="__codelineno-12-1" name="__codelineno-12-1" href="#__codelineno-12-1"></a><span class="c1"># Set OFS Root Directory - e.g. this is the top level directory of the cloned OFS FIM repository</span>
<a id="__codelineno-12-2" name="__codelineno-12-2" href="#__codelineno-12-2"></a><span class="nb">export</span><span class="w"> </span><span class="nv">OFS_ROOTDIR</span><span class="o">=</span><span class="nv">$PWD</span>
</code></pre></div></p>
</li>
<li>
<p>Set variables based on your development environment
  <div class="highlight"><pre><span></span><code><a id="__codelineno-13-1" name="__codelineno-13-1" href="#__codelineno-13-1"></a><span class="c1"># Set proxies if required for your server</span>
<a id="__codelineno-13-2" name="__codelineno-13-2" href="#__codelineno-13-2"></a><span class="nb">export</span><span class="w"> </span><span class="nv">http_proxy</span><span class="o">=</span>&lt;YOUR_HTTP_PROXY&gt;
<a id="__codelineno-13-3" name="__codelineno-13-3" href="#__codelineno-13-3"></a><span class="nb">export</span><span class="w"> </span><span class="nv">https_proxy</span><span class="o">=</span>&lt;YOUR_HTTPS_PROXY&gt;
<a id="__codelineno-13-4" name="__codelineno-13-4" href="#__codelineno-13-4"></a><span class="nb">export</span><span class="w"> </span><span class="nv">ftp_proxy</span><span class="o">=</span>&lt;YOUR_FTP_PROXY&gt;
<a id="__codelineno-13-5" name="__codelineno-13-5" href="#__codelineno-13-5"></a><span class="nb">export</span><span class="w"> </span><span class="nv">socks_proxy</span><span class="o">=</span>&lt;YOUR_SOCKS_PROXY&gt;
<a id="__codelineno-13-6" name="__codelineno-13-6" href="#__codelineno-13-6"></a><span class="nb">export</span><span class="w"> </span><span class="nv">no_proxy</span><span class="o">=</span>&lt;YOUR_NO_PROXY&gt;
<a id="__codelineno-13-7" name="__codelineno-13-7" href="#__codelineno-13-7"></a>
<a id="__codelineno-13-8" name="__codelineno-13-8" href="#__codelineno-13-8"></a><span class="c1"># Set Quartus license path</span>
<a id="__codelineno-13-9" name="__codelineno-13-9" href="#__codelineno-13-9"></a><span class="nb">export</span><span class="w"> </span><span class="nv">LM_LICENSE_FILE</span><span class="o">=</span>&lt;YOUR_LM_LICENSE_FILE&gt;
<a id="__codelineno-13-10" name="__codelineno-13-10" href="#__codelineno-13-10"></a>
<a id="__codelineno-13-11" name="__codelineno-13-11" href="#__codelineno-13-11"></a><span class="c1"># Set Synopsys License path (if using Synopsys for simulation)</span>
<a id="__codelineno-13-12" name="__codelineno-13-12" href="#__codelineno-13-12"></a><span class="nb">export</span><span class="w"> </span><span class="nv">DW_LICENSE_FILE</span><span class="o">=</span>&lt;YOUR_DW_LICENSE_FILE&gt;
<a id="__codelineno-13-13" name="__codelineno-13-13" href="#__codelineno-13-13"></a><span class="nb">export</span><span class="w"> </span><span class="nv">SNPSLMD_LICENSE_FILE</span><span class="o">=</span>&lt;YOUR_SNPSLMD_LICENSE_FILE&gt;
<a id="__codelineno-13-14" name="__codelineno-13-14" href="#__codelineno-13-14"></a>
<a id="__codelineno-13-15" name="__codelineno-13-15" href="#__codelineno-13-15"></a><span class="c1"># Set Quartus Installation Directory - e.g. $QUARTUS_ROOTDIR/bin contains Quartus executables</span>
<a id="__codelineno-13-16" name="__codelineno-13-16" href="#__codelineno-13-16"></a><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_ROOTDIR</span><span class="o">=</span>&lt;YOUR_QUARTUS_INSTALLATION_DIRECTORY&gt;
<a id="__codelineno-13-17" name="__codelineno-13-17" href="#__codelineno-13-17"></a>
<a id="__codelineno-13-18" name="__codelineno-13-18" href="#__codelineno-13-18"></a><span class="c1"># Set the Tools Directory - e.g. $TOOLS_LOCATION contains the &#39;synopsys&#39; directory if you are using Synopsys. Refer to the $VCS_HOME variable for an example.</span>
<a id="__codelineno-13-19" name="__codelineno-13-19" href="#__codelineno-13-19"></a><span class="nb">export</span><span class="w"> </span><span class="nv">TOOLS_LOCATION</span><span class="o">=</span>&lt;YOUR_TOOLS_LOCATION&gt;
</code></pre></div></p>
</li>
<li>
<p>Set generic environment variables</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-14-1" name="__codelineno-14-1" href="#__codelineno-14-1"></a><span class="c1"># Set Work directory </span>
<a id="__codelineno-14-2" name="__codelineno-14-2" href="#__codelineno-14-2"></a><span class="nb">export</span><span class="w"> </span><span class="nv">WORKDIR</span><span class="o">=</span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-14-3" name="__codelineno-14-3" href="#__codelineno-14-3"></a>
<a id="__codelineno-14-4" name="__codelineno-14-4" href="#__codelineno-14-4"></a><span class="c1"># Set Quartus Tools variables</span>
<a id="__codelineno-14-5" name="__codelineno-14-5" href="#__codelineno-14-5"></a><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_HOME</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>
<a id="__codelineno-14-6" name="__codelineno-14-6" href="#__codelineno-14-6"></a><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_INSTALL_DIR</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>
<a id="__codelineno-14-7" name="__codelineno-14-7" href="#__codelineno-14-7"></a><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_ROOTDIR_OVERRIDE</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>
<a id="__codelineno-14-8" name="__codelineno-14-8" href="#__codelineno-14-8"></a><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_VER_AC</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>
<a id="__codelineno-14-9" name="__codelineno-14-9" href="#__codelineno-14-9"></a><span class="nb">export</span><span class="w"> </span><span class="nv">IP_ROOTDIR</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>/../ip
<a id="__codelineno-14-10" name="__codelineno-14-10" href="#__codelineno-14-10"></a><span class="nb">export</span><span class="w"> </span><span class="nv">IMPORT_IP_ROOTDIR</span><span class="o">=</span><span class="nv">$IP_ROOTDIR</span>
<a id="__codelineno-14-11" name="__codelineno-14-11" href="#__codelineno-14-11"></a><span class="nb">export</span><span class="w"> </span><span class="nv">QSYS_ROOTDIR</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>/../qsys/bin
<a id="__codelineno-14-12" name="__codelineno-14-12" href="#__codelineno-14-12"></a>
<a id="__codelineno-14-13" name="__codelineno-14-13" href="#__codelineno-14-13"></a><span class="c1"># Set Verification Tools variables (if running simulations)</span>
<a id="__codelineno-14-14" name="__codelineno-14-14" href="#__codelineno-14-14"></a><span class="nb">export</span><span class="w"> </span><span class="nv">DESIGNWARE_HOME</span><span class="o">=</span><span class="nv">$TOOLS_LOCATION</span>/synopsys/vip_common/vip_Q-2020.03A
<a id="__codelineno-14-15" name="__codelineno-14-15" href="#__codelineno-14-15"></a><span class="nb">export</span><span class="w"> </span><span class="nv">UVM_HOME</span><span class="o">=</span><span class="nv">$TOOLS_LOCATION</span>/synopsys/vcsmx/<span class="si">${</span><span class="p">{ env.ISERIES_DK_SIM_VCS_VER_SH </span><span class="si">}</span><span class="o">}</span>/linux64/rhel/etc/uvm
<a id="__codelineno-14-16" name="__codelineno-14-16" href="#__codelineno-14-16"></a><span class="nb">export</span><span class="w"> </span><span class="nv">VCS_HOME</span><span class="o">=</span><span class="nv">$TOOLS_LOCATION</span>/synopsys/vcsmx/<span class="si">${</span><span class="p">{ env.ISERIES_DK_SIM_VCS_VER_SH </span><span class="si">}</span><span class="o">}</span>/linux64/rhel
<a id="__codelineno-14-17" name="__codelineno-14-17" href="#__codelineno-14-17"></a><span class="nb">export</span><span class="w"> </span><span class="nv">MTI_HOME</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>/../questa_fse
<a id="__codelineno-14-18" name="__codelineno-14-18" href="#__codelineno-14-18"></a><span class="nb">export</span><span class="w"> </span><span class="nv">VERDIR</span><span class="o">=</span><span class="nv">$OFS_ROOTDIR</span>/verification
<a id="__codelineno-14-19" name="__codelineno-14-19" href="#__codelineno-14-19"></a><span class="nb">export</span><span class="w"> </span><span class="nv">VIPDIR</span><span class="o">=</span><span class="nv">$VERDIR</span>
<a id="__codelineno-14-20" name="__codelineno-14-20" href="#__codelineno-14-20"></a>
<a id="__codelineno-14-21" name="__codelineno-14-21" href="#__codelineno-14-21"></a><span class="c1"># Set OPAE variables</span>
<a id="__codelineno-14-22" name="__codelineno-14-22" href="#__codelineno-14-22"></a><span class="nb">export</span><span class="w"> </span><span class="nv">OPAE_SDK_REPO_BRANCH</span><span class="o">=</span>release/2.13.0
<a id="__codelineno-14-23" name="__codelineno-14-23" href="#__codelineno-14-23"></a>
<a id="__codelineno-14-24" name="__codelineno-14-24" href="#__codelineno-14-24"></a><span class="c1"># Set PATH to include compilation and simulation tools</span>
<a id="__codelineno-14-25" name="__codelineno-14-25" href="#__codelineno-14-25"></a><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="nv">$QUARTUS_HOME</span>/bin:<span class="nv">$QUARTUS_HOME</span>/../qsys/bin:<span class="nv">$QUARTUS_HOME</span>/sopc_builder/bin/:<span class="nv">$OFS_ROOTDIR</span>/opae-sdk/install-opae-sdk/bin:<span class="nv">$MTI_HOME</span>/linux_x86_64/:<span class="nv">$MTI_HOME</span>/bin/:<span class="nv">$DESIGNWARE_HOME</span>/bin:<span class="nv">$VCS_HOME</span>/bin:<span class="nv">$PATH</span>
</code></pre></div>
</li>
</ol>
<h4 id="134-walkthrough-set-up-development-environment"><strong>1.3.4 Walkthrough: Set Up Development Environment</strong><a class="headerlink" href="#134-walkthrough-set-up-development-environment" title="Permanent link">&para;</a></h4>
<p>This walkthrough guides you through the process of setting up your development environment in preparation for <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> development. This flow only needs to be done once on your development machine.</p>
<ol>
<li>
<p>Ensure that Quartus Prime Pro Version 24.1 for Linux with Agilex FPGA device support is installed on your development machine. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1311-walkthrough-install-quartus-prime-pro-software">Install Quartus Prime Pro Software</a> section for step-by-step installation instructions.</p>
<ol>
<li>Verify version number<div class="highlight"><pre><span></span><code><a id="__codelineno-15-1" name="__codelineno-15-1" href="#__codelineno-15-1"></a>quartus_sh<span class="w"> </span>--version
</code></pre></div>
<p>Example Output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-16-1" name="__codelineno-16-1" href="#__codelineno-16-1"></a>Quartus<span class="w"> </span>Prime<span class="w"> </span>Shell
<a id="__codelineno-16-2" name="__codelineno-16-2" href="#__codelineno-16-2"></a>Version<span class="w"> </span><span class="m">24</span>.1<span class="w"> </span>Build<span class="w"> </span><span class="m">94</span><span class="w"> </span><span class="m">06</span>/14/2023<span class="w"> </span>SC<span class="w"> </span>Pro<span class="w"> </span>Edition
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Ensure that all support tools are installed on your development machine, and that they meet the version requirements.</p>
<ol>
<li>
<p>Python 3.6.8 or later</p>
<ol>
<li>
<p>Verify version number</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-17-1" name="__codelineno-17-1" href="#__codelineno-17-1"></a>python<span class="w"> </span>--version
</code></pre></div>
<p>Example Output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-18-1" name="__codelineno-18-1" href="#__codelineno-18-1"></a>Python<span class="w"> </span><span class="m">3</span>.6.8
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>GCC 8.5.0 or later</p>
<ol>
<li>
<p>Verify version number</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-19-1" name="__codelineno-19-1" href="#__codelineno-19-1"></a>gcc<span class="w"> </span>--version
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-20-1" name="__codelineno-20-1" href="#__codelineno-20-1"></a>gcc<span class="w"> </span><span class="o">(</span>GCC<span class="o">)</span><span class="w"> </span><span class="m">8</span>.5.0
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>cmake 3.15 or later</p>
<ol>
<li>
<p>Verify version number</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-21-1" name="__codelineno-21-1" href="#__codelineno-21-1"></a>cmake<span class="w"> </span>--version
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-22-1" name="__codelineno-22-1" href="#__codelineno-22-1"></a>cmake<span class="w"> </span>version<span class="w"> </span><span class="m">3</span>.15
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>git 1.8.3.1 or later.</p>
<ol>
<li>
<p>Verify version number</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-23-1" name="__codelineno-23-1" href="#__codelineno-23-1"></a>git<span class="w"> </span>--version
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-24-1" name="__codelineno-24-1" href="#__codelineno-24-1"></a>git<span class="w"> </span>version<span class="w"> </span><span class="m">1</span>.8.3.1
</code></pre></div>
</li>
</ol>
</li>
</ol>
</li>
<li>
<p>Clone the ofs-agx7-pcie-attach repository. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Install UART IP license patch <code>.02</code>.</p>
<ol>
<li>
<p>Navigate to the <code>license</code> directory</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-25-1" name="__codelineno-25-1" href="#__codelineno-25-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$IOFS_BUILD_ROOT</span>/license
</code></pre></div>
</li>
<li>
<p>Install Patch 0.02</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-26-1" name="__codelineno-26-1" href="#__codelineno-26-1"></a>sudo<span class="w"> </span>./quartus-0.0-0.02iofs-linux.run
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Install Quartus Patches 0.18, 0.26. All required patches are provided in the <strong>Assets</strong> of the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Release Tag: <a href="https://github.com/OFS/ofs-agx7-pcie-attach/releases/tag/ofs-2024.2-1">https://github.com/<abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>/ofs-agx7-pcie-attach/releases/tag/ofs-2024.2-1</a></p>
<ol>
<li>
<p>Extract and unzip the <code>patch-agx7-2024-1.tar.gz</code> file.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-27-1" name="__codelineno-27-1" href="#__codelineno-27-1"></a>tar<span class="w"> </span>-xvzf<span class="w"> </span>patch-agx7-2024-1.tar.gz
</code></pre></div>
</li>
<li>
<p>Run each patch <code>.run</code> file. As an example:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-28-1" name="__codelineno-28-1" href="#__codelineno-28-1"></a>sudo<span class="w"> </span>./quartus-23.4-0.17-linux.run
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Verify that patches have been installed correctly. They should be listed in the output of the following command.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-29-1" name="__codelineno-29-1" href="#__codelineno-29-1"></a>quartus_sh<span class="w"> </span>--version
</code></pre></div>
</li>
<li>
<p>Set required environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
</ol>
<p>This concludes the walkthrough for setting up your development environment. At this point you are ready to begin <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> development.</p>
<h2 id="2-fim-compilation"><strong>2. <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Compilation</strong><a class="headerlink" href="#2-fim-compilation" title="Permanent link">&para;</a></h2>
<p>This section describes the process of compiling <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> designs using the provided build scripts. It contains two main sections:</p>
<ul>
<li><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#21-compilation-theory">Compilation Theory</a> - Describes the theory behind <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> compilation</li>
<li><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#22-compilation-flows">Compilation Flows</a> - Describes the process of compiling a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></li>
</ul>
<p>The walkthroughs provided in this section are:</p>
<ul>
<li><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a></li>
<li><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#226-walkthrough-manually-generate-ofs-out-of-tree-pr-fim">Manually Generate <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Out-Of-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a></li>
<li><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#2271-walkthrough-change-the-compilation-seed">Change the Compilation Seed</a></li>
</ul>
<h3 id="21-compilation-theory"><strong>2.1 Compilation Theory</strong><a class="headerlink" href="#21-compilation-theory" title="Permanent link">&para;</a></h3>
<p>This section describes the theory behind <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> compilation.</p>
<h4 id="211-fim-build-script"><strong>2.1.1 <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Build Script</strong><a class="headerlink" href="#211-fim-build-script" title="Permanent link">&para;</a></h4>
<p>The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Common Repository contains a script named <code>build_top.sh</code> which is used to build <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> designs and generate output files that can be programmed to the board. After cloning the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (with the ofs-common repository included), the build script can be found in the following location:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-30-1" name="__codelineno-30-1" href="#__codelineno-30-1"></a><span class="nv">$OFS_ROOTDIR</span>/ofs-common/scripts/common/syn/build_top.sh
</code></pre></div>
<p>The usage of the <code>build_top.sh</code> script is as follows:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-31-1" name="__codelineno-31-1" href="#__codelineno-31-1"></a>build_top.sh<span class="w"> </span><span class="o">[</span>-k<span class="o">]</span><span class="w"> </span><span class="o">[</span>-p<span class="o">]</span><span class="w"> </span><span class="o">[</span>-e<span class="o">]</span><span class="w"> </span><span class="o">[</span>--stage<span class="o">=</span>&lt;action&gt;<span class="o">]</span><span class="w"> </span><span class="o">[</span>--ofss<span class="o">=</span>&lt;ip_config&gt;<span class="o">]</span><span class="w"> </span>&lt;build_target&gt;<span class="o">[</span>:&lt;fim_options&gt;<span class="o">]</span><span class="w"> </span><span class="o">[</span>&lt;work_dir_name&gt;<span class="o">]</span>
</code></pre></div>
<table>
<thead>
<tr>
<th>Field</th>
<th>Options</th>
<th>Description</th>
<th>Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>-k</code></td>
<td>None</td>
<td>Keep. Preserves and rebuilds within an existing work tree instead of overwriting it.</td>
<td>Optional</td>
</tr>
<tr>
<td><code>-p</code></td>
<td>None</td>
<td>When set, and if the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> supports partial reconfiguration, a <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> template tree is generated at the end of the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build. The <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> template tree is located in the top of the work directory but is relocatable and uses only relative paths. See $OFS_ROOTDIR/syn/common/scripts generate_pr_release.sh for details.</td>
<td>Optional</td>
</tr>
<tr>
<td><code>-e</code></td>
<td>None</td>
<td>Run only Quartus analysis and elaboration. It completes the <code>setup</code> stage, passes <code>-end synthesis</code> to the Quartus compilation flow and exits without running the <code>finish</code> stage.</td>
<td>Optional</td>
</tr>
<tr>
<td><code>--stage</code></td>
<td><code>all</code> | <code>setup</code> | <code>compile</code> | <code>finish</code></td>
<td>Controls which portion of the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> build is run.</br>&nbsp;&nbsp;- <code>all</code>: Run all build stages (default)</br>&nbsp;&nbsp;- <code>setup</code>: Initialize a project in the work directory</br>&nbsp;&nbsp;- <code>compile</code>: Run the Quartus compilation flow on a project that was already initialized with <code>setup</code></br>&nbsp;&nbsp;- <code>finish</code>: Complete <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> post-compilation tasks, such as generating flash images and, if <code>-p</code> is set, generating a release.</td>
<td>Optional</td>
</tr>
<tr>
<td><code>--ofss</code></td>
<td><code>&lt;ip_config&gt;.ofss</code> | <code>nodefault</code></td>
<td><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Settings. OFSS files are used to modify IP in the design. This parameter is consumed during the setup stage and IP is updated only inside the work tree. More than one .ofss file may be passed to the <code>--ofss</code> switch by concatenating them separated by commas. For example: <code>--ofss config_a.ofss,config_b.ofss</code>. If no OFSS files are provided, the script will default to using the <build_target>.ofss file to configure the design. You may specify <code>--ofss nodefault</code> to prevent the script from using the default OFSS configuration; the resulting build will only use the source files as-is, plus any OFSS files you specify.</td>
<td>Optional</td>
</tr>
<tr>
<td><code>&lt;build_target&gt;</code></td>
<td><code>n6000</code> | <code>n6001</code> | <code>fseries-dk</code> | <code>iseries-dk</code></td>
<td>Specifies which board is being targeted.</td>
<td>Required</td>
</tr>
<tr>
<td><code>&lt;fim_options&gt;</code></td>
<td><code>flat</code> | <code>null_he_lb</code> | <code>null_he_hssi</code> | <code>null_he_mem</code> | <code>null_he_mem_tg</code> | <code>no_hssi</code></td>
<td>Used to change how the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> is built.</br>&nbsp;&nbsp;&bull; <code>flat</code> - Compiles a flat design (no <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> assignments). This is useful for bringing up the design on a new board without dealing with <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> complexity.</br>&nbsp;&nbsp;&bull; <code>null_he_lb</code> - Replaces the Host Exerciser Loopback (HE_LBK) with <code>he_null</code>.</br>&nbsp;&nbsp;&bull; <code>null_he_hssi</code> - Replaces the Host Exerciser HSSI (HE_HSSI) with <code>he_null</code>.</br>&nbsp;&nbsp;&bull; <code>null_he_mem</code> - Replaces the Host Exerciser Memory (HE_MEM) with <code>he_null</code>.</br>&nbsp;&nbsp;&bull; <code>null_he_mem_tg</code> - Replaces the Host Exerciser Memory Traffic Generator with <code>he_null</code>. </br>&nbsp;&nbsp;&bull; <code>no_hssi</code> - Removes the HSSI-SS from the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. </br>More than one <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> option may be passed included in the <code>&lt;fim_options&gt;</code> list by concatenating them separated by commas. For example: <code>&lt;build_target&gt;:flat,null_he_lb,null_he_hssi</code></td>
<td>Optional</td>
</tr>
<tr>
<td><code>&lt;work_dir_name&gt;</code></td>
<td>String</td>
<td>Specifies the name of the work directory in which the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> will be built. If not specified, the default target is <code>$OFS_ROOTDIR/work</code></td>
<td>Optional</td>
</tr>
</tbody>
</table>
<p>Refer to <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> which provides step-by-step instructions for running the build_top.sh script with some of the different available options.</p>
<h4 id="2111-build-work-directory"><strong>2.1.1.1 Build Work Directory</strong><a class="headerlink" href="#2111-build-work-directory" title="Permanent link">&para;</a></h4>
<p>The build script copies source files from the existing cloned repository into the specified work directory, which are then used for compilation. As such, any changes made in the base source files will be included in all subsequent builds, unless the <code>-k</code> option is used, in which case an existing work directories files are used as-is. Likewise, any changes made in a work directory is only applied to that work directory, and will not be updated in the base repository by default. When using OFSS files to modify the design, the build script will create a work directory and make the modifications in the work directory.</p>
<h4 id="2112-null-host-exercisers"><strong>2.1.1.2 Null Host Exercisers</strong><a class="headerlink" href="#2112-null-host-exercisers" title="Permanent link">&para;</a></h4>
<p>When using the <code>he_null_x</code> command command line options, the specified Host Exerciser is replaced by an <code>he_null</code> block. The <code>he_null</code> is a minimal block with CSRs that responds to PCIe <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> requests in order to keep PCIe alive. You may use any of the build flows (flat, in-tree, out-of-tree) with the HE_NULL compile options. The HE_NULL compile options are as follows:</p>
<ul>
<li><code>null_he_lb</code> - Replaces the Host Exerciser Loopback (HE_LBK) with <code>he_null</code></li>
<li><code>null_he_hssi</code> - Replaces the Host Exerciser HSSI (HE_HSSI) with <code>he_null</code></li>
<li><code>null_he_mem</code> - Replaces the Host Exerciser Memory (HE_MEM) with <code>he_null</code></li>
<li><code>null_he_mem_tg</code> - Replaces the Host Exerciser Memory Traffic Generator with <code>he_null</code></li>
</ul>
<p>The <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> section gives step-by-step instructions for this flow.</p>
<h4 id="212-ofss-file-usage"><strong>2.1.2 OFSS File Usage</strong><a class="headerlink" href="#212-ofss-file-usage" title="Permanent link">&para;</a></h4>
<p>The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build script uses OFSS files to configure the design IP prior to compilation using preset configurations. The OFSS files specify certain parameters for different IPs. Using OFSS is provided as a convenience feature for building different <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> configurations. You can specify the IP OFSS files you wish to use on the command line, by editing the default Platform OFSS file, or by creating a custom Platform OFSS file and calling it on the command line. Any IP OFSS file type not explicitly specified will default to the one defined in the default Platform OFSS file.</p>
<p>The following video describes <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Settings files, and provides demonstrations showing how to easily customize the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> reference shell designs and accelerate your development flow.</p>
<iframe width="560" height="315" src="https://www.youtube.com/embed/VLXL9xHg9rM?si=EC0mFup7D0FPYxFF" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture; web-share" referrerpolicy="strict-origin-when-cross-origin" allowfullscreen></iframe>

<h5 id="2121-top-level-ofss-file"><strong>2.1.2.1 Top Level OFSS File</strong><a class="headerlink" href="#2121-top-level-ofss-file" title="Permanent link">&para;</a></h5>
<p>Top-level OFSS files are OFSS files that contain a list of IP OFSS files that will be used during compilation when the Top-level OFSS file is provided to the build script. You may make your own custom Top-level OFSS files for convenient compilation. The <em>Provided Top-level OFSS Files</em> table describes the Top-level OFSS files that are provided to you. </p>
<p>Top-level OFSS files contain a <code>[default]</code> header, followed by all of the IP OFSS files that will be used by the build script when this Platform OFSS file is called. Ensure that any environment variables (e.g. <code>$OFS_ROOTDIR</code>) are set correctly. The OFSS Config tool uses breadth first search to include all of the specified OFSS files; the ordering of OFSS files does not matter.</p>
<p>The general structure of a Top-level OFSS file is as follows:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-32-1" name="__codelineno-32-1" href="#__codelineno-32-1"></a><span class="o">[</span>default<span class="o">]</span>
<a id="__codelineno-32-2" name="__codelineno-32-2" href="#__codelineno-32-2"></a>&lt;PATH_TO_BASE_OFSS_FILE&gt;
<a id="__codelineno-32-3" name="__codelineno-32-3" href="#__codelineno-32-3"></a>&lt;PATH_TO_PCIE_OFSS_FILE&gt;
<a id="__codelineno-32-4" name="__codelineno-32-4" href="#__codelineno-32-4"></a>&lt;PATH_TO_IOPLL_OFSS_FILE&gt;
<a id="__codelineno-32-5" name="__codelineno-32-5" href="#__codelineno-32-5"></a>&lt;PATH_TO_MEMORY_OFSS_FILE&gt;
<a id="__codelineno-32-6" name="__codelineno-32-6" href="#__codelineno-32-6"></a>&lt;PATH_TO_HSSI_OFSS_FILE&gt;
</code></pre></div>
<p>Any IP OFSS file types that are not explicitly defined by the user will default to using the IP OFSS files specified in the default Top-level OFSS file of the target board. The default Top-level OFSS file for each target is <code>/tools/ofss_config/&lt;target_board&gt;.ofss</code>. You can use the <code>--ofss nodefault</code> option to prevent the build script from using the default Top-level OFSS file. You can still provide other OFSS files while using the <code>nodefault</code> option, e.g. <code>--ofss nodefault tools/ofss_config/pcie/pcie_host_2link.ofss</code> will implement the settings within <code>pcie_host_2link.ofss</code>, and will not use any default settings for the other IP types.</p>
<p><em>Table: Provided Top-Level OFSS Files</em></p>
<table>
<thead>
<tr>
<th>OFSS File Name</th>
<th>Location</th>
<th>Type</th>
<th>Description</th>
<th>Supported Board</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>n6001.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config</code></td>
<td>Top-level</td>
<td>This is the default for N6001. Includes the following OFSS files:</br> &nbsp;&nbsp;&bull; <code>n6001_base.ofss</code></br> &nbsp;&nbsp;&bull; <code>pcie_host.ofss</code></br> &nbsp;&nbsp;&bull; <code>iopll_500MHz.ofss</code></br> &nbsp;&nbsp;&bull; <code>memory.ofss</code></br> &nbsp;&nbsp;&bull; <code>hssi_8x25.ofss</code></td>
<td>N6001</td>
</tr>
<tr>
<td><code>n6000.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config</code></td>
<td>Top-level</td>
<td>This is the default for N6000. Includes the following OFSS files:</br> &nbsp;&nbsp;&bull; <code>n6000_base.ofss</code></br> &nbsp;&nbsp;&bull; <code>pcie_host_n6000.ofss</code></br> &nbsp;&nbsp;&bull; <code>iopll_350MHz.ofss</code></br> &nbsp;&nbsp;&bull; <code>hssi_4x100.ofss</code></td>
<td>N6000</td>
</tr>
<tr>
<td><code>fseries-dk.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config</code></td>
<td>Top-level</td>
<td>This is the default for fseries-dk. Includes the following OFSS files:</br> &nbsp;&nbsp;&bull; <code>fseries-dk_base.ofss</code></br> &nbsp;&nbsp;&bull; <code>pcie_host.ofss</code></br> &nbsp;&nbsp;&bull; <code>iopll_500MHz.ofss</code></br> &nbsp;&nbsp;&bull; <code>memory_ftile.ofss</code></br> &nbsp;&nbsp;&bull; <code>hssi_8x25_ftile.ofss</code></td>
<td>fseries-dk</td>
</tr>
<tr>
<td><code>iseries-dk.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config</code></td>
<td>Top-level</td>
<td>This is the default for iseries-dk. Includes the following OFSS files:</br> &nbsp;&nbsp;&bull; <code>iseries-dk_base.ofss</code> </br> &nbsp;&nbsp;&bull; <code>pcie_host.ofss</code></br> &nbsp;&nbsp;&bull; <code>iopll_500MHz.ofss</code></br> &nbsp;&nbsp;&bull; <code>memory_rtile.ofss</code></br> &nbsp;&nbsp;&bull; <code>hssi_8x25_ftile.ofss</code></td>
<td>iseries-dk</td>
</tr>
</tbody>
</table>
<h5 id="2122-base-ofss-file"><strong>2.1.2.2 Base OFSS File</strong><a class="headerlink" href="#2122-base-ofss-file" title="Permanent link">&para;</a></h5>
<p>An OFSS file with IP type <code>ofs</code> contains board specific information for the target board. It defines certain attributes of the design, including the platform name, device family, fim type, part number, and device ID. It can also contain settings for system information like PCIe generation and subsystem device IDs. Note that PCIe settings defined in the PCIe OFSS file will take precedence over any PCIe settings defined in the Base OFSS file.</p>
<p>Currently supported configuration options for an OFSS file with IP type <code>ofs</code> are described in the <em><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> IP OFSS File Options</em> table.</p>
<p><em>Table: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> IP OFSS File Options</em></p>
<table>
<thead>
<tr>
<th>Section</th>
<th>Parameter</th>
<th>n6001 Default Value</th>
<th>n6000 Default Value</th>
<th>fseries-dk Default Value</th>
<th>iseries-dk Default Value</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>[ip]</code></td>
<td><code>type</code></td>
<td><code>ofs</code></td>
<td><code>ofs</code></td>
<td><code>ofs</code></td>
<td><code>ofs</code></td>
</tr>
<tr>
<td><code>[settings]</code></td>
<td><code>platform</code></td>
<td><code>n6001</code></td>
<td><code>n6000</code></td>
<td><code>n6001</code></td>
<td><code>n6001</code></td>
</tr>
<tr>
<td></td>
<td><code>family</code></td>
<td><code>agilex</code></td>
<td><code>agilex</code></td>
<td><code>agilex</code></td>
<td><code>agilex</code></td>
</tr>
<tr>
<td></td>
<td><code>fim</code></td>
<td><code>base_x16</code></td>
<td><code>base_x16</code></td>
<td><code>base_x16</code></td>
<td><code>base_x16</code></td>
</tr>
<tr>
<td></td>
<td><code>part</code></td>
<td><code>AGFB014R24A2E2V</code></td>
<td><code>AGFB014R24A2E2V</code></td>
<td><code>AGFB027R24C2E2VR2</code></td>
<td><code>AGIB027R29A1E2VR3</code></td>
</tr>
<tr>
<td></td>
<td><code>device_id</code></td>
<td><code>6001</code></td>
<td><code>6000</code></td>
<td><code>6001</code></td>
<td><code>6001</code></td>
</tr>
<tr>
<td><code>[pcie.settings]</code></td>
<td><code>pcie_gen</code></td>
<td><code>4</code></td>
<td><code>4</code></td>
<td><code>4</code></td>
<td><code>5</code></td>
</tr>
<tr>
<td><code>[pcie]</code></td>
<td><code>subsys_dev_id</code></td>
<td><code>1771</code></td>
<td><code>1770</code></td>
<td><code>1</code></td>
<td><code>1</code></td>
</tr>
<tr>
<td></td>
<td><code>exvf_subsysid</code></td>
<td><code>1771</code></td>
<td><code>1770</code></td>
<td><code>1</code></td>
<td><code>1</code></td>
</tr>
</tbody>
</table>
<p>The <em>Provided Base OFSS Files</em> table describes the Base OFSS files that are provided to you.</p>
<p><em>Table: Provided Base OFSS Files</em></p>
<table>
<thead>
<tr>
<th>OFSS File Name</th>
<th>Location</th>
<th>Type</th>
<th>Supported Board</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>n6001_base.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/base</code></td>
<td>ofs</td>
<td>N6001</td>
</tr>
<tr>
<td><code>n6000_base.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/base</code></td>
<td>ofs</td>
<td>N6000</td>
</tr>
<tr>
<td><code>fseries-dk_base.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/base</code></td>
<td>ofs</td>
<td>fseries-dk</td>
</tr>
<tr>
<td><code>iseries-dk_base.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/base</code></td>
<td>ofs</td>
<td>iseries-dk</td>
</tr>
</tbody>
</table>
<h5 id="2123-pcie-ofss-file"><strong>2.1.2.3 PCIe OFSS File</strong><a class="headerlink" href="#2123-pcie-ofss-file" title="Permanent link">&para;</a></h5>
<p>An OFSS file with IP type <code>pcie</code> is used to configure the PCIe-SS and PF/VF MUX in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<p>The PCIe OFSS file has a special section type (<code>[pf*]</code>) which is used to define physical functions (PFs) in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. Each PF has a dedicated section, where the <code>*</code> character is replaced with the PF number. For example, <code>[pf0]</code>, <code>[pf1]</code>, etc. For reference <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> configurations, you must have at least 1 PF with 1VF, or 2PFs. This is because the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region cannot be left unconnected. PFs must be consecutive. The <em>PFVF Limitations</em> table describes the supported number of PFs and VFs.</p>
<p><em>Table: PF/VF Limitations</em></p>
<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Min # of PFs</td>
<td>1 PF if 1 or more VFs present | 2 PFs if 0 VFs present (PFs must start at PF0)</td>
</tr>
<tr>
<td>Max # of PFs</td>
<td>8</td>
</tr>
<tr>
<td>Min # of VFs</td>
<td>0 VFs if 2 or more PFs present | 1 VF if only 1 PF present</td>
</tr>
<tr>
<td>Max # of VFs</td>
<td>2000 distributed across all PFs</td>
</tr>
</tbody>
</table>
<p>Currently supported configuration options for an OFSS file with IP type <code>pcie</code> are described in the <em>PCIe IP OFSS File Options</em> table.</p>
<p><em>Table: PCIe IP OFSS File Options</em></p>
<table>
<thead>
<tr>
<th>Section</th>
<th>Parameter</th>
<th>Options</th>
<th>Description</th>
<th>n6001 Default Value</th>
<th>n6000 Default Value</th>
<th>fseries-dk Default Value</th>
<th>iseries-dk Default Value</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>[ip]</code></td>
<td><code>type</code></td>
<td><code>pcie</code></td>
<td>Specifies that this OFSS file configures the PCIe-SS</td>
<td><code>pcie</code></td>
<td><code>pcie</code></td>
<td><code>pcie</code></td>
<td><code>pcie</code></td>
</tr>
<tr>
<td><code>[settings]</code></td>
<td><code>output_name</code></td>
<td><code>pcie_ss</code></td>
<td>Specifies the output name of the PCIe-SS IP</td>
<td><code>pcie_ss</code></td>
<td><code>pcie_ss</code></td>
<td><code>pcie_ss</code></td>
<td><code>pcie_ss</code></td>
</tr>
<tr>
<td></td>
<td><code>ip_component</code></td>
<td><code>intel_pcie_ss_axi</code> | <code>pcie_ss</code></td>
<td>Specifies the PCIe SS IP that will be used. </br> &nbsp;&nbsp;&bull; <code>intel_pcie_ss_axi</code>: AXI Streaming Intel FPGA IP for PCI Express </br> &nbsp;&nbsp;&bull; <code>pcie_ss</code>: Intel FPGA IP Subsystem for PCI Express</td>
<td><code>intel_pcie_ss_axi</code></td>
<td><code>intel_pcie_ss_axi</code></td>
<td><code>intel_pcie_ss_axi</code></td>
<td><code>intel_pcie_ss_axi</code></td>
</tr>
<tr>
<td></td>
<td><code>preset</code></td>
<td><em>String</em></td>
<td>OPTIONAL - Specifies the name of a PCIe-SS IP presets file to use when building the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. When used, a presets file will take priority over any other parameters set in this OFSS file.</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr>
<td><code>[pf*]</code></td>
<td><code>num_vfs</code></td>
<td>Integer</td>
<td>Specifies the number of Virtual Functions in the current PF</td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[2]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
</tr>
<tr>
<td></td>
<td><code>bar0_address_width</code></td>
<td>Integer</td>
<td></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[2]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
</tr>
<tr>
<td></td>
<td><code>bar4_address_width</code></td>
<td>Integer</td>
<td></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[2]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
</tr>
<tr>
<td></td>
<td><code>vf_bar0_address_width</code></td>
<td>Integer</td>
<td></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[2]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
</tr>
<tr>
<td></td>
<td><code>ats_cap_enable</code></td>
<td><code>0</code> | <code>1</code></td>
<td></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[2]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
</tr>
<tr>
<td></td>
<td><code>vf_ats_cap_enable</code></td>
<td><code>0</code> | <code>1</code></td>
<td></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[2]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
</tr>
<tr>
<td></td>
<td><code>prs_ext_cap_enable</code></td>
<td><code>0</code> | <code>1</code></td>
<td></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[2]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
</tr>
<tr>
<td></td>
<td><code>pasid_cap_enable</code></td>
<td><code>0</code> | <code>1</code></td>
<td></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[2]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
</tr>
<tr>
<td></td>
<td><code>pci_type0_vendor_id</code></td>
<td>32'h Value</td>
<td></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[2]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
</tr>
<tr>
<td></td>
<td><code>pci_type0_device_id</code></td>
<td>32'h Value</td>
<td></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[2]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
</tr>
<tr>
<td></td>
<td><code>revision_id</code></td>
<td>32'h Value</td>
<td></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[2]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
</tr>
<tr>
<td></td>
<td><code>class_code</code></td>
<td>32'h Value</td>
<td></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[2]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
</tr>
<tr>
<td></td>
<td><code>subsys_vendor_id</code></td>
<td>32'h Value</td>
<td></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[2]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
</tr>
<tr>
<td></td>
<td><code>subsys_dev_id</code></td>
<td>32'h Value</td>
<td></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[2]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
</tr>
<tr>
<td></td>
<td><code>sriov_vf_device_id</code></td>
<td>32'h Value</td>
<td></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[2]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
</tr>
<tr>
<td></td>
<td><code>exvf_subsysid</code></td>
<td>32'h Value</td>
<td></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[2]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
<td>Variable<sup><strong>[1]</strong></sup></td>
</tr>
</tbody>
</table>
<blockquote>
<p><sup><strong>[1]</strong></sup> Refer to <code>pcie_host.ofss</code></p>
<p><sup><strong>[2]</strong></sup> Refer to <code>pcie_host_n6000.ofss</code></p>
</blockquote>
<p>Any parameter that is not specified in the PCIe OFSS file will default to the values defined in <code>$OFS_ROOTDIR/ofs-common/tools/ofss_config/ip_params/pcie_ss_component_parameters.py</code>. When using a PCIe IP OFSS file during compilation, the PCIe-SS IP that is used will be defined based on the values in the PCIe IP OFSS file plus the parameters defined in <code>pcie_ss_component_parameters.py</code>.</p>
<p>The <em>Provided PCIe OFSS Files</em> table describes the PCIe OFSS files that are provided to you.</p>
<p><em>Table: Provided PCIe OFSS Files</em></p>
<table>
<thead>
<tr>
<th>OFSS File Name</th>
<th>Location</th>
<th>Type</th>
<th>Description</th>
<th>Supported Boards</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>pcie_host.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/pcie</code></td>
<td>pcie</td>
<td>Defines the PCIe Subsystem with the following configuration:</br>&nbsp;&nbsp;&bull; PF0 (3 VFs)</br>&nbsp;&nbsp;&bull; PF1 (0 VFs)</br>&nbsp;&nbsp;&bull; PF2 (0 VFs)</br>&nbsp;&nbsp;&bull; PF3 (0 VFs)</br>&nbsp;&nbsp;&bull; PF4 (0 VFs)</td>
<td>N6001 | fseries-dk | iseries-dk</td>
</tr>
<tr>
<td><code>pcie_host_1pf_1vf.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/pcie</code></td>
<td>pcie</td>
<td>Defines the PCIe Subsystem with the following configuration: </br>&nbsp;&nbsp;&bull; PF0 (1 VF)</td>
<td>N6001 | fseries-dk | iseries-dk</td>
</tr>
<tr>
<td><code>pcie_host_2link.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/pcie</code></td>
<td>pcie</td>
<td>Defines the PCIe Subsystem with the following configuration:</br>&nbsp;&nbsp;&bull; 2x8 PCIe</br>&nbsp;&nbsp;&bull; PF0 (3 VFs)</br>&nbsp;&nbsp;&bull; PF1 (0 VFs)</br>&nbsp;&nbsp;&bull; PF2 (0 VFs)</br>&nbsp;&nbsp;&bull; PF3 (0 VFs)</br>&nbsp;&nbsp;&bull; PF4 (0 VFs)</td>
<td>iseries-dk</td>
</tr>
<tr>
<td><code>pcie_host_2link_1pf_1vf.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/pcie</code></td>
<td>pcie</td>
<td>Defines the PCIe Subsystem with the following configuration: </br>&nbsp;&nbsp;&bull; 2x8 PCIe</br>&nbsp;&nbsp;&bull; PF0 (1 VF)</td>
<td>iseries-dk</td>
</tr>
<tr>
<td><code>pcie_host_2pf.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/pcie</code></td>
<td>pcie</td>
<td>Defines the PCIe Subsystem with the following configuration:</br>&nbsp;&nbsp;&bull; PF0 (0 VFs)</br>&nbsp;&nbsp;&bull; PF1 (0 VFs)</td>
<td>N6001 | fseries-dk | iseries-dk</td>
</tr>
<tr>
<td><code>pcie_host_gen4.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/pcie</code></td>
<td>pcie</td>
<td>Defines the PCIe Subsystem with the following configuration:</br>&nbsp;&nbsp;&bull; PF0 (3 VFs)</br>&nbsp;&nbsp;&bull; PF1 (0 VFs)</br>&nbsp;&nbsp;&bull; PF2 (0 VFs)</br>&nbsp;&nbsp;&bull; PF3 (0 VFs)</br>&nbsp;&nbsp;&bull; PF4 (0 VFs)</td>
<td>iseries-dk</td>
</tr>
<tr>
<td><code>pcie_host_n6000.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/pcie</code></td>
<td>pcie</td>
<td>Defines the PCIe Subsystem for the N6000 with the following configuration:</br>&nbsp;&nbsp;&bull; PF0 (3 VFs)</br>&nbsp;&nbsp;&bull; PF1 (0 VFs)</br>&nbsp;&nbsp;&bull; PF2 (0 VFs)</br>&nbsp;&nbsp;&bull; PF3 (0 VFs)</br>&nbsp;&nbsp;&bull; PF4 (0 VFs)</td>
<td>N6001</td>
</tr>
</tbody>
</table>
<h5 id="2124-iopll-ofss-file"><strong>2.1.2.4 IOPLL OFSS File</strong><a class="headerlink" href="#2124-iopll-ofss-file" title="Permanent link">&para;</a></h5>
<p>An OFSS file with IP type <code>iopll</code> is used to configure the IOPLL in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<p>The IOPLL OFSS file has a special section type (<code>[p_clk]</code>) which is used to define the IOPLL clock frequency.</p>
<p>Currently supported configuration options for an OFSS file with IP type <code>iopll</code> are described in the <em>IOPLL OFSS File Options</em> table.</p>
<p><em>Table: IOPLL OFSS File Options</em></p>
<table>
<thead>
<tr>
<th>Section</th>
<th>Parameter</th>
<th>Options</th>
<th>Description</th>
<th>n6001 Default Value</th>
<th>n6000 Default Value</th>
<th>fseries-dk Default Value</th>
<th>iseries-dk Default Value</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>[ip]</code></td>
<td><code>type</code></td>
<td><code>iopll</code></td>
<td>Specifies that this OFSS file configures the IOPLL</td>
<td><code>iopll</code></td>
<td><code>iopll</code></td>
<td><code>iopll</code></td>
<td><code>iopll</code></td>
</tr>
<tr>
<td><code>[settings]</code></td>
<td><code>output_name</code></td>
<td><code>sys_pll</code></td>
<td>Specifies the output name of the IOPLL.</td>
<td><code>sys_pll</code></td>
<td><code>sys_pll</code></td>
<td><code>sys_pll</code></td>
<td><code>sys_pll</code></td>
</tr>
<tr>
<td></td>
<td><code>instance_name</code></td>
<td><code>iopll_0</code></td>
<td>Specifies the instance name of the IOPLL.</td>
<td><code>iopll_0</code></td>
<td><code>iopll_0</code></td>
<td><code>iopll_0</code></td>
<td><code>iopll_0</code></td>
</tr>
<tr>
<td><code>[p_clk]</code></td>
<td><code>freq</code></td>
<td>Integer: 250 - 500</td>
<td>Specifies the IOPLL clock frequency in MHz.</td>
<td><code>500</code></td>
<td><code>350</code></td>
<td><code>500</code></td>
<td><code>500</code></td>
</tr>
</tbody>
</table>
<p>The <em>Provided IOPLL OFSS Files</em> table describes the IOPLL OFSS files that are provided to you.</p>
<p><em>Table: Provided IOPLL OFSS Files</em></p>
<table>
<thead>
<tr>
<th>OFSS File Name</th>
<th>Location</th>
<th>Type</th>
<th>Description</th>
<th>Supported Board</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>iopll_500MHz.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/iopll</code></td>
<td>iopll</td>
<td>Sets the IOPLL frequency to <code>500 MHz</code></td>
<td>N6001 | fseries-dk | iseries-dk</td>
</tr>
<tr>
<td><code>iopll_470MHz.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/iopll</code></td>
<td>iopll</td>
<td>Sets the IOPLL frequency to <code>470 MHz</code></td>
<td>N6001 | fseries-dk | iseries-dk</td>
</tr>
<tr>
<td><code>iopll_350MHz.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/iopll</code></td>
<td>iopll</td>
<td>Sets the IOPLL frequency to <code>350 MHz</code></td>
<td>N6001 | N6000 | fseries-dk | iseries-dk</td>
</tr>
</tbody>
</table>
<h5 id="2125-memory-ofss-file"><strong>2.1.2.5 Memory OFSS File</strong><a class="headerlink" href="#2125-memory-ofss-file" title="Permanent link">&para;</a></h5>
<p>An OFSS file with IP type <code>memory</code> is used to configure the Memory-SS in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<p>The Memory OFSS file specifies a <code>preset</code> value, which selects a presets file (<code>.qprs</code>) to configure the Memory-SS.</p>
<p>Currently supported configuration options for an OFSS file with IP type <code>memory</code> are described in the <em>Memory OFSS File Options</em> table.</p>
<p><em>Table: Memory OFSS File Options</em></p>
<table>
<thead>
<tr>
<th>Section</th>
<th>Parameter</th>
<th>Options</th>
<th>Description</th>
<th>n6001 Default Value</th>
<th>n6000 Default Value</th>
<th>fseries-dk Default Value</th>
<th>iseries-dk Default Value</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>[ip]</code></td>
<td><code>type</code></td>
<td><code>memory</code></td>
<td>Specifies that this OFSS file configures the Memory-SS</td>
<td><code>memory</code></td>
<td>N/A</td>
<td><code>memory</code></td>
<td><code>memory</code></td>
</tr>
<tr>
<td><code>[settings]</code></td>
<td><code>output_name</code></td>
<td><code>mem_ss_fm</code></td>
<td>Specifies the output name of the Memory-SS.</td>
<td><code>mem_ss_fm</code></td>
<td>N/A</td>
<td><code>mem_ss_fm</code></td>
<td><code>mem_ss_fm</code></td>
</tr>
<tr>
<td></td>
<td><code>preset</code></td>
<td><em>String</em><sup><strong>[1]</strong></sup></td>
<td>Specifies the name of the <code>.qprs</code> presets file that will be used to build the Memory-SS.</td>
<td><code>n6001</code></td>
<td>N/A</td>
<td><code>fseries-dk</code></td>
<td><code>iseries-dk</code></td>
</tr>
</tbody>
</table>
<p><sup><strong>[1]</strong></sup> You may generate your own <code>.qprs</code> presets file with a unique name using Quartus. </p>
<p>Memory-SS presets files are stored in the <code>$OFS_ROOTDIR/ipss/mem/qip/presets</code> directory.</p>
<p>The <em>Provided Memory OFSS Files</em> table describes the Memory OFSS files that are provided to you.</p>
<p><em>Table: Provided Memory OFSS Files</em></p>
<table>
<thead>
<tr>
<th>OFSS File Name</th>
<th>Location</th>
<th>Type</th>
<th>Description</th>
<th>Supported Board</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>memory.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/memory</code></td>
<td>memory</td>
<td>Defines the memory IP preset file to be used during the build as:</td>
<td>N6001 | N6000 <sup><strong>[1]</strong></sup></td>
</tr>
<tr>
<td><code>memory_ftile.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/memory</code></td>
<td>memory</td>
<td>Defines the memory IP preset file to be used during the build as <code>fseries-dk</code></td>
<td>fseries-dk</td>
</tr>
<tr>
<td><code>memory_rtile.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/memory</code></td>
<td>memory</td>
<td>Defines the memory IP preset file to be used during the build as <code>iseries-dk</code></td>
<td>iseries-dk</td>
</tr>
<tr>
<td><code>memory_rtile_no_dimm.ofss</code></td>
<td><code>$OFS_ROOTDIR/tools/ofss_config/memory</code></td>
<td>memory</td>
<td>Defines the memory IP preset file to be used during the build as <code>iseries-dk</code></td>
<td>iseries-dk</td>
</tr>
</tbody>
</table>
<p><sup><strong>[1]</strong></sup> The <code>memory.ofss</code> file can be used for the N6000, however, the default N6000 <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> does not implement the Memory Sub-system. Refer to Section 4.7.2 for step-by-step instructions on how to enable the Memory sub-system</p>
<h5 id="2126-hssi-ip-ofss-file"><strong>2.1.2.6 HSSI IP OFSS File</strong><a class="headerlink" href="#2126-hssi-ip-ofss-file" title="Permanent link">&para;</a></h5>
<p>An OFSS file with IP type <code>hssi</code> is used to configure the Ethernet-SS in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<p>Currently supported configuration options for an OFSS file with IP type <code>hssi</code> are described in the <em>HSSI OFSS File Options</em> table.</p>
<p><em>Table: HSSI OFSS File Options</em></p>
<table>
<thead>
<tr>
<th>Section</th>
<th>Parameter</th>
<th>Options</th>
<th>Description</th>
<th>n6001 Default Value</th>
<th>n6000 Default Value</th>
<th>fseries-dk Default Value</th>
<th>iseries-dk Default Value</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>[ip]</code></td>
<td><code>type</code></td>
<td><code>hssi</code></td>
<td>Specifies that this OFSS file configures the Ethernet-SS</td>
<td><code>hssi</code></td>
<td><code>hssi</code></td>
<td><code>hssi</code></td>
<td><code>hssi</code></td>
</tr>
<tr>
<td><code>[settings]</code></td>
<td><code>output_name</code></td>
<td><code>hssi_ss</code></td>
<td>Specifies the output name of the Ethernet-SS</td>
<td><code>hssi_ss</code></td>
<td><code>hssi_ss</code></td>
<td><code>hssi_ss</code></td>
<td><code>hssi_ss</code></td>
</tr>
<tr>
<td></td>
<td><code>num_channels</code></td>
<td>Integer</td>
<td>Specifies the number of channels.</td>
<td><code>8</code></td>
<td><code>4</code></td>
<td><code>8</code></td>
<td><code>8</code></td>
</tr>
<tr>
<td></td>
<td><code>data_rate</code></td>
<td><code>10GbE</code> | <code>25GbE</code> | <code>100GCAUI-4</code> | <code>200GAUI-4</code> | <code>400GAUI-8</code></td>
<td>Specifies the data rate<sup><strong>[1]</strong></sup></td>
<td><code>25GbE</code></td>
<td><code>100GCAUI-4</code></td>
<td><code>25GbE</code></td>
<td><code>25GbE</code></td>
</tr>
<tr>
<td></td>
<td><code>preset</code></td>
<td>None | <code>fseries-dk</code> | <code>200g-fseries-dk</code> | <code>400g-fseries-dk</code> | <em>String</em><sup><strong>[1]</strong></sup></td>
<td>OPTIONAL - Selects the platform whose preset <code>.qprs</code> file will be used to build the Ethernet-SS. When used, this will overwrite the other settings in this OFSS file.</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
</tr>
</tbody>
</table>
<p><sup><strong>[1]</strong></sup> The presets file will take priority over the <code>data_rate</code> parameter, so this value will not take effect if using a presets file.</p>
<p><sup><strong>[2]</strong></sup> You may generate your own <code>.qprs</code> presets file with a unique name using Quartus. </p>
<p>Ethernet-SS presets are stored in  <code>$OFS_ROOTDIR/ipss/hssi/qip/hssi_ss/presets</code> directory.</p>
<p>The <em>Provided HSSI OFSS Files</em> table describes the HSSI OFSS files that are provided to you.</p>
<p><em>Table: Provided HSSI OFSS Files</em></p>
<table>
<thead>
<tr>
<th>OFSS File Name</th>
<th>Location</th>
<th>Type</th>
<th>Description</th>
<th>Supported Board</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>hssi_8x10.ofss</code></td>
<td><code>$OFSS_ROOTDIR/tools/ofss_config/hssi</code></td>
<td>hssi</td>
<td>Defines the Ethernet-SS IP configuration to be 8x10 GbE</td>
<td>N6001</td>
</tr>
<tr>
<td><code>hssi_8x25.ofss</code></td>
<td><code>$OFSS_ROOTDIR/tools/ofss_config/hssi</code></td>
<td>hssi</td>
<td>Defines the Ethernet-SS IP configuration to be 8x25 GbE</td>
<td>N6001</td>
</tr>
<tr>
<td><code>hssi_2x100.ofss</code></td>
<td><code>$OFSS_ROOTDIR/tools/ofss_config/hssi</code></td>
<td>hssi</td>
<td>Defines the Ethernet-SS IP configuration to be 2x100 GbE</td>
<td>N6001</td>
</tr>
<tr>
<td><code>hssi_1x400_ftile.ofss</code></td>
<td><code>$OFSS_ROOTDIR/tools/ofss_config/hssi</code></td>
<td>hssi</td>
<td>Defines the Ethernet-SS IP configuration to be F-Tile 1x400 GbE</td>
<td>iseries-dk</td>
</tr>
<tr>
<td><code>hssi_4x100.ofss</code></td>
<td><code>$OFSS_ROOTDIR/tools/ofss_config/hssi</code></td>
<td>hssi</td>
<td>Defines the Ethernet-SS IP configuration to be 4x100 GbE</td>
<td>N6000</td>
</tr>
<tr>
<td><code>hssi_8x25_ftile.ofss</code></td>
<td><code>$OFSS_ROOTDIR/tools/ofss_config/hssi</code></td>
<td>hssi</td>
<td>Defines the Ethernet-SS IP configuration to be F-Tile 8x25 GbE</td>
<td>fseries-dk | iseries-dk</td>
</tr>
<tr>
<td><code>hssi_2x200_ftile.ofss</code></td>
<td><code>$OFSS_ROOTDIR/tools/ofss_config/hssi</code></td>
<td>hssi</td>
<td>Defines the Ethernet-SS IP to be 2x200 GbE</td>
<td>iseries-dk</td>
</tr>
</tbody>
</table>
<h4 id="213-ofs-build-script-outputs"><strong>2.1.3 <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Build Script Outputs</strong><a class="headerlink" href="#213-ofs-build-script-outputs" title="Permanent link">&para;</a></h4>
<p>The output files resulting from running the the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> <code>build_top.sh</code> build script are copied to a single directory during the <code>finish</code> stage of the build script. The path for this directory is: <code>$OFS_ROOTDIR/&lt;WORK_DIRECTORY&gt;/syn/board/iseries-dk/syn_top/output_files</code>.</p>
<p>The output files include programmable images and compilation reports. The <em><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Build Script Output Descriptions</em> table describes the images that are generated by the build script.</p>
<p><em>Table: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Build Script Output Descriptions</em></p>
<table>
<thead>
<tr>
<th>File Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ofs_top.sof</td>
<td>The <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design SRAM Object File; a binary file of the compiled <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> image.</td>
</tr>
</tbody>
</table>
<h3 id="22-compilation-flows"><strong>2.2 Compilation Flows</strong><a class="headerlink" href="#22-compilation-flows" title="Permanent link">&para;</a></h3>
<p>This section provides information for using the build script to generate different <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> types. Walkthroughs are provided for each compilation flow. These walkthroughs require that the development environment has been set up as described in the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> section.</p>
<h4 id="221-flat-fim"><strong>2.2.1 Flat <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#221-flat-fim" title="Permanent link">&para;</a></h4>
<p>A flat <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> is compiled such that there is no partial reconfiguration region, and the entire design is built as a flat design. This is useful for compiling new designs without worrying about the complexity introduced by partial reconfiguration. The flat compile removes the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region and <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> IP; thus, you cannot use the <code>-p</code> build flag when using the <code>flat</code> compile setting. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> Section for step-by-step instructions for this flow.</p>
<h4 id="222-in-tree-pr-fim"><strong>2.2.2 In-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#222-in-tree-pr-fim" title="Permanent link">&para;</a></h4>
<p>An In-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> is the default compilation if no compile flags or compile settings are used. This flow will compile the design with the partial reconfiguration region, but it will not create a relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> directory tree to aid in <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> development. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> Section for step-by-step instructions for this flow.</p>
<h4 id="223-out-of-tree-pr-fim"><strong>2.2.3 Out-of-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#223-out-of-tree-pr-fim" title="Permanent link">&para;</a></h4>
<p>An Out-of-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> will compile the design with the partial reconfiguration region, and will create a relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> directory tree to aid in <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> workload development. This is especially useful if you are developing a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> to be used by another team developing <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> workloads. This is the recommended build flow in most cases. There are two ways to create the relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> directory tree:</p>
<ul>
<li>Run the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build script with the <code>-p</code> option. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> Section for step-by-step instructions for this flow.</li>
<li>Run the <code>generate_pr_release.sh</code> script after running the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build script. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#226-walkthrough-manually-generate-ofs-out-of-tree-pr-fim">Manually Generate <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Out-Of-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> Section step-by-step instructions for this flow.</li>
</ul>
<p>In both cases, the <code>generate_pr_release.sh</code> is run to create the relocatable build tree. This script is located at <code>$OFS_ROOTDIR/ofs-common/scripts/common/syn/generate_pr_release.sh</code>. Usage for this script is as follows:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-33-1" name="__codelineno-33-1" href="#__codelineno-33-1"></a>generate_pr_release.sh<span class="w"> </span>-t<span class="w"> </span>&lt;PATH_OF_RELOCATABLE_PR_TREE&gt;<span class="w"> </span>&lt;BOARD_TARGET&gt;<span class="w"> </span>&lt;WORK_DIRECTORY&gt;
</code></pre></div>
<p>The <em>Generate <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> Release Script Options</em> table describes the options for the <code>generate_pr_release.sh</code> script.</p>
<p><em>Table: Generate <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> Release Script Options</em></p>
<table>
<thead>
<tr>
<th>Parameter</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>&lt;PATH_OF_RELOCATABLE_PR_TREE&gt;</code></td>
<td>String</td>
<td>Specifies the location of the relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> directory tree to be created.</td>
</tr>
<tr>
<td><code>&lt;BOARD_TARGET&gt;</code></td>
<td><code>iseries-dk</code></td>
<td>Specifies the name of the board target.</td>
</tr>
<tr>
<td><code>&lt;WORK_DIRECTORY&gt;</code></td>
<td>String</td>
<td>Specifies the existing work directory from which the relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> directory tree will be created from.</td>
</tr>
</tbody>
</table>
<p>After generating the relocatable build tree, it is located in the <code>$OFS_ROOTDIR/&lt;WORK_DIRECTORY&gt;/pr_build_template</code> directory (or the directory you specified if generated separately). The contents of this directory have the following structure:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-34-1" name="__codelineno-34-1" href="#__codelineno-34-1"></a>├──<span class="w"> </span>bin
<a id="__codelineno-34-2" name="__codelineno-34-2" href="#__codelineno-34-2"></a>├──<span class="w"> </span>├──<span class="w"> </span>afu_synth
<a id="__codelineno-34-3" name="__codelineno-34-3" href="#__codelineno-34-3"></a>├──<span class="w"> </span>├──<span class="w"> </span>qar_gen
<a id="__codelineno-34-4" name="__codelineno-34-4" href="#__codelineno-34-4"></a>├──<span class="w"> </span>├──<span class="w"> </span>update_pim
<a id="__codelineno-34-5" name="__codelineno-34-5" href="#__codelineno-34-5"></a>├──<span class="w"> </span>├──<span class="w"> </span>run.sh
<a id="__codelineno-34-6" name="__codelineno-34-6" href="#__codelineno-34-6"></a>├──<span class="w"> </span>├──<span class="w"> </span>build_env_config
<a id="__codelineno-34-7" name="__codelineno-34-7" href="#__codelineno-34-7"></a>├──<span class="w"> </span>README
<a id="__codelineno-34-8" name="__codelineno-34-8" href="#__codelineno-34-8"></a>├──<span class="w"> </span>hw
<a id="__codelineno-34-9" name="__codelineno-34-9" href="#__codelineno-34-9"></a>├──<span class="w"> </span>├──<span class="w"> </span>lib
<a id="__codelineno-34-10" name="__codelineno-34-10" href="#__codelineno-34-10"></a>├──<span class="w"> </span>├──<span class="w"> </span>├──<span class="w"> </span>build
<a id="__codelineno-34-11" name="__codelineno-34-11" href="#__codelineno-34-11"></a>├──<span class="w"> </span>├──<span class="w"> </span>├──<span class="w"> </span>fme-ifc-id.txt
<a id="__codelineno-34-12" name="__codelineno-34-12" href="#__codelineno-34-12"></a>├──<span class="w"> </span>├──<span class="w"> </span>├──<span class="w"> </span>platform
<a id="__codelineno-34-13" name="__codelineno-34-13" href="#__codelineno-34-13"></a>├──<span class="w"> </span>├──<span class="w"> </span>├──<span class="w"> </span>fme-platform-class.txt
<a id="__codelineno-34-14" name="__codelineno-34-14" href="#__codelineno-34-14"></a>├──<span class="w"> </span>├──<span class="w"> </span>blue_bits
<a id="__codelineno-34-15" name="__codelineno-34-15" href="#__codelineno-34-15"></a>└──<span class="w"> </span>├──<span class="w"> </span>├──<span class="w"> </span>ofs_top.sof
</code></pre></div>
<h4 id="224-he_null-fim"><strong>2.2.4 HE_NULL <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#224-he_null-fim" title="Permanent link">&para;</a></h4>
<p>An HE_NULL <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> refers to a design with one, some, or all of the Host Exercisers replaced by <code>he_null</code> blocks. The <code>he_null</code> is a minimal block with CSRs that responds to PCIe <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> requests in order to keep PCIe alive. You may use any of the build flows (flat, in-tree, out-of-tree) with the HE_NULL compile options. The HE_NULL compile options are as follows:</p>
<ul>
<li><code>null_he_lb</code> - Replaces the Host Exerciser Loopback (HE_LBK) with <code>he_null</code></li>
<li><code>null_he_hssi</code> - Replaces the Host Exerciser HSSI (HE_HSSI) with <code>he_null</code></li>
<li><code>null_he_mem</code> - Replaces the Host Exerciser Memory (HE_MEM) with <code>he_null</code></li>
<li><code>null_he_mem_tg</code> - Replaces the Host Exerciser Memory Traffic Generator with <code>he_null</code></li>
</ul>
<p>The <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> section gives step-by-step instructions for this flow.</p>
<h4 id="225-walkthrough-compile-ofs-fim"><strong>2.2.5 Walkthrough: Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#225-walkthrough-compile-ofs-fim" title="Permanent link">&para;</a></h4>
<p>Perform the following steps to compile the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> for iseries-dk:</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Navigate to the root directory.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-35-1" name="__codelineno-35-1" href="#__codelineno-35-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
</code></pre></div>
</li>
<li>
<p>Run the <code>build_top.sh</code> script with the desired compile options. The following is used build the default iseries-dk design:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-36-1" name="__codelineno-36-1" href="#__codelineno-36-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>iseries-dk<span class="w"> </span>work_iseries-dk
</code></pre></div>
<p>The build command options allow for many modifications to the shell design at build time. The following tool is provided to help you conveniently get the build command for a specific shell configuration:</p>
</li>
</ol>
<div id="myBox">
  <h1>OFS Build Command Generator</h1><form id="myForm">
    <fieldset>
      <legend>Build Flow Options</legend>  
      <fieldset>
        <legend>Build Target</legend>
        <select id="select_build_target">
          <option value="n6001">n6001</option>
          <option value="n6000">n6000</option>
          <option value="fseries-dk">fseries-dk</option>
          <option value="iseries-dk">iseries-dk</option>
        </select><br>
      </fieldset>
    </fieldset>
    <fieldset>
      <legend>Partial Reconfiguration Settings</legend>
      <input type="checkbox" title="Disabling partial reconfiguration will build a flat design." id="check1" name="check_pr" value="check1">
      <label for="check1">Disable Partial Reconfiguration</label><br>
      <input type="checkbox" title="When this option is enabled the build script will automatically run the generate_pr_release.sh script after the design is compiled. This creates a self-contained working directory for a workload developer to create their AFU/workload." id="check2" name="check_proot" value="check2">
      <label for="check2">Generate Relocatable PR Tree</label><br>
    </fieldset>
    <fieldset>
      <legend>Add/Remove Subsystems</legend>
      <input type="checkbox" id="check8" name="check_no_hssi" value="check8">
      <label for="check8">Remove HSSI-SS (Ethernet Sub-System)</label><br>
    </fieldset>
    <fieldset>
      <legend>Add/Remove Host Exercisers</legend>
      <input type="checkbox" title="When checked the HE_HSSI is replaced with an HE_NULL which ties off the associated VF, leaving a stub with minimal registers." id="check3" name="check_null_he_hssi" value="check3">
      <label for="check3">Remove HE_HSSI (Ethernet Host Exerciser)</label><br>
      <input type="checkbox" title="When checked the HE_LBK is replaced with an HE_NULL which ties off the associated PF, leaving a stub with minimal registers." id="check4" name="check_null_he_lb" value="check4">
      <label for="check4">Remove HE_LBK (PCIe Loopback)</label><br>
      <input type="checkbox" title="When checked the HE_MEM is replaced with an HE_NULL which ties off the associated VF, leaving a stub with minimal registers." id="check5" name="check_null_he_mem" value="check5">
      <label for="check5">Remove HE_MEM (Read/Write Memory Exerciser)</label><br>
      <input type="checkbox" title="When checked the HE_MEM_TG is replaced with an HE_NULL which ties off the associated VF, leaving a stub with minimal registers." id="check6" name="check_null_he_mem_tg" value="check6">
      <label for="check6">Remove HE_MEM_TG (Pseudo random memory traffic generator)</label><br>
    </fieldset>
    <fieldset>
      <legend>IP Configuration</legend>
      <fieldset>
        <legend>HSSI</legend>
        <select id="ofss_hssi">
          <option value="default">default</option>
          <option value="8x10">8x10 GbE</option>
          <option value="8x25">8x25 GbE</option>
          <option value="2x100">2x100 GbE</option>
          <option value="2x200">2x200 GbE</option>
          <option value="1x400">1x400 GbE</option>
        </select><br>
      </fieldset>
      <fieldset>
        <legend>IOPLL</legend>
        <select id="ofss_iopll">
          <option value="default">default</option>
          <option value="500MHz">500 MHz</option>
          <option value="470MHz">470 MHz</option>
          <option value="350MHz">350 MHz</option>
        </select><br>
      </fieldset>
      <fieldset>
        <legend>PCIe</legend>
        <select id="ofss_pcie">
          <option value="default">default</option>
          <option value="1x16_5pf_3vf">1x16 5PF/3VF</option>
          <option value="1x16_1pf_1vf">1x16 1PF/1VF</option>
          <option value="1x16_2pf_0vf">1x16 2PF/0VF</option>
          <option value="2x8_3pf_3vf">2x8 3PF/3VF</option>
          <option value="2x8_1pf_1vf">2x8 1PF/1VF</option><br>
          <input type="radio" id="pcie_gen4" name="pcie_gen" value="pcie_gen4" checked>
          <label for="pcie_gen4">Gen4</label>
          <input type="radio" title="Only the iseries-dk supports PCIe Gen5" id="pcie_gen5" name="pcie_gen" value="pcie_gen5">
          <label for="pcie_gen5">Gen5</label>
        </select><br>
      </fieldset>
    </fieldset>
    <br><input type="submit" value="Submit">
  </form>
  <fieldset>
  <div id="result" style="font-family: monospace; whitespace: pre-wrap; word-wrap: break-word; overflow-wrap: break-word;">Press submit to generate the build command.</div>
  </fieldset>
</div>
<style>
  #myBox {
    border: 1px solid black;
    padding: 10px;
  }
</style>

<script>

var target_board = document.getElementById("select_build_target");
var disable_pr = document.getElementById("check1");
var enable_proot = document.getElementById("check2");
var rm_he_hssi = document.getElementById("check3");
var rm_he_lbk = document.getElementById("check4");
var rm_he_mem = document.getElementById("check5");
var rm_he_mem_tg = document.getElementById("check6");
var rm_hssi_ss = document.getElementById("check8");
var ofss_hssi = document.getElementById("ofss_hssi");
var ofss_hssi_option_default = ofss_hssi.querySelector('option[value="default"]');
var ofss_hssi_option_source = ofss_hssi.querySelector('option[value="source"]');
var ofss_iopll = document.getElementById("ofss_iopll");
var ofss_iopll_option_default = ofss_iopll.querySelector('option[value="default"]');
var ofss_iopll_option_source = ofss_iopll.querySelector('option[value="source"]');
var ofss_pcie = document.getElementById("ofss_pcie");
var ofss_pcie_option_default = ofss_pcie.querySelector('option[value="default"]');
var ofss_pcie_option_source = ofss_pcie.querySelector('option[value="source"]');
var pcie_gen4 = document.getElementById("pcie_gen4");
var pcie_gen5 = document.getElementById("pcie_gen5");

function resize_result () {
  var windowWidth = window.innerWidth;
  var resultFieldset = document.getElementById("result");
  resultFieldset.style.maxWidth = (windowWidth * 0.6) + "px";
}

document.addEventListener("DOMContentLoaded", function() {
  function initialize_check_enable_proot() {
    if (disable_pr.checked) {
      enable_proot.checked = false;
      enable_proot.disabled = true;
    } else {
      enable_proot.disabled = false;
    }
  }

  function limit_target_selection () {
    switch (target_board.value) {
      case "n6001":
        ofss_hssi.querySelector('option[value="8x10"]').disabled = false;
          ofss_hssi.querySelector('option[value="8x25"]').disabled = false;
          ofss_hssi.querySelector('option[value="2x100"]').disabled = false;
        ofss_hssi.querySelector('option[value="2x200"]').disabled = true;
          ofss_hssi.querySelector('option[value="1x400"]').disabled = true;
          if (ofss_hssi.value == "2x200" | ofss_hssi.value == "1x400") {
              ofss_hssi.value = "default";
          }

          ofss_iopll.querySelector('option[value="500MHz"]').disabled = false;
          ofss_iopll.querySelector('option[value="470MHz"]').disabled = false;
          ofss_iopll.querySelector('option[value="350MHz"]').disabled = false;

          ofss_pcie.querySelector('option[value="1x16_5pf_3vf"]').disabled = false;
      ofss_pcie.querySelector('option[value="1x16_1pf_1vf"]').disabled = false;
      ofss_pcie.querySelector('option[value="1x16_2pf_0vf"]').disabled = false;
      ofss_pcie.querySelector('option[value="2x8_3pf_3vf"]').disabled = true;
      ofss_pcie.querySelector('option[value="2x8_1pf_1vf"]').disabled = true;
          if (ofss_pcie.value == "2x8_3pf_3vf" | ofss_pcie.value == "2x8_1pf_1vf") {
              ofss_pcie.value = "default";
          }
      break;

      case "n6000":
        ofss_hssi.querySelector('option[value="8x10"]').disabled = false;
          ofss_hssi.querySelector('option[value="8x25"]').disabled = false;
          ofss_hssi.querySelector('option[value="2x100"]').disabled = false;
        ofss_hssi.querySelector('option[value="2x200"]').disabled = true;
          ofss_hssi.querySelector('option[value="1x400"]').disabled = true;
          if (ofss_hssi.value == "2x200" | ofss_hssi.value == "1x400") {
            ofss_hssi.value = "default";
          }
          ofss_iopll.querySelector('option[value="500MHz"]').disabled = true;
          ofss_iopll.querySelector('option[value="470MHz"]').disabled = true;
          ofss_iopll.querySelector('option[value="350MHz"]').disabled = false;
          if (ofss_iopll.value == "500MHz" | ofss_iopll.value == "470MHz") {
            ofss_iopll.value = "default";
          }

          ofss_pcie.querySelector('option[value="1x16_5pf_3vf"]').disabled = false;
      ofss_pcie.querySelector('option[value="1x16_1pf_1vf"]').disabled = true;
      ofss_pcie.querySelector('option[value="1x16_2pf_0vf"]').disabled = true;
      ofss_pcie.querySelector('option[value="2x8_3pf_3vf"]').disabled = true;
      ofss_pcie.querySelector('option[value="2x8_1pf_1vf"]').disabled = true;
          if (ofss_pcie.value == "1x16_1pf_1vf" | ofss_pcie.value == "1x16_2pf_0vf" | ofss_pcie.value == "2x8_3pf_3vf" | ofss_pcie.value == "2x8_1pf_1vf") {
            ofss_pcie.value = "default";
          }
      break;

      case "fseries-dk":
        ofss_hssi.querySelector('option[value="8x10"]').disabled = true;
          ofss_hssi.querySelector('option[value="8x25"]').disabled = false;
          ofss_hssi.querySelector('option[value="2x100"]').disabled = true;
        ofss_hssi.querySelector('option[value="2x200"]').disabled = true;
          ofss_hssi.querySelector('option[value="1x400"]').disabled = true;
          if (ofss_hssi.value == "8x10" | ofss_hssi.value == "2x100" | ofss_hssi.value == "2x200" | ofss_hssi.value == "1x400") {
              ofss_hssi.value = "default";
          }

          ofss_iopll.querySelector('option[value="500MHz"]').disabled = false;
          ofss_iopll.querySelector('option[value="470MHz"]').disabled = false;
          ofss_iopll.querySelector('option[value="350MHz"]').disabled = false;

          ofss_pcie.querySelector('option[value="1x16_5pf_3vf"]').disabled = false;
      ofss_pcie.querySelector('option[value="1x16_1pf_1vf"]').disabled = false;
      ofss_pcie.querySelector('option[value="1x16_2pf_0vf"]').disabled = false;
      ofss_pcie.querySelector('option[value="2x8_3pf_3vf"]').disabled = true;
      ofss_pcie.querySelector('option[value="2x8_1pf_1vf"]').disabled = true;
          if (ofss_pcie.value == "2x8_3pf_3vf" | ofss_pcie.value == "2x8_1pf_1vf") {
              ofss_pcie.value = "default";
          }
        break;

      case "iseries-dk":
        ofss_hssi.querySelector('option[value="8x10"]').disabled = true;
          ofss_hssi.querySelector('option[value="8x25"]').disabled = false;
          ofss_hssi.querySelector('option[value="2x100"]').disabled = true;
        ofss_hssi.querySelector('option[value="2x200"]').disabled = false;
          ofss_hssi.querySelector('option[value="1x400"]').disabled = false;
          if (ofss_hssi.value == "8x10" | ofss_hssi.value == "2x100") {
              ofss_hssi.value = "default";
          }

          ofss_iopll.querySelector('option[value="500MHz"]').disabled = false;
          ofss_iopll.querySelector('option[value="470MHz"]').disabled = false;
          ofss_iopll.querySelector('option[value="350MHz"]').disabled = false;

        if (pcie_gen4.checked == true) {
        ofss_pcie.querySelector('option[value="1x16_5pf_3vf"]').disabled = false;
        ofss_pcie.querySelector('option[value="1x16_1pf_1vf"]').disabled = true;
        ofss_pcie.querySelector('option[value="1x16_2pf_0vf"]').disabled = true;
        ofss_pcie.querySelector('option[value="2x8_3pf_3vf"]').disabled = true;
        ofss_pcie.querySelector('option[value="2x8_1pf_1vf"]').disabled = true;
            if (ofss_pcie.value != "1x16_5pf_3vf") {
              ofss_pcie.value = "default";
            }
        }
        else {
          ofss_pcie.querySelector('option[value="1x16_5pf_3vf"]').disabled = false;
        ofss_pcie.querySelector('option[value="1x16_1pf_1vf"]').disabled = false;
        ofss_pcie.querySelector('option[value="1x16_2pf_0vf"]').disabled = false;
        ofss_pcie.querySelector('option[value="2x8_3pf_3vf"]').disabled = false;
        ofss_pcie.querySelector('option[value="2x8_1pf_1vf"]').disabled = false;
        }
        break;
    }
  }

  function handle_pcie_gen () {
    switch (target_board.value) {
      case "n6001":
          pcie_gen5.disabled = true;
          pcie_gen4.disabled = false;
          pcie_gen4.checked = true;
      break;

      case "n6000":
        pcie_gen5.disabled = true;
          pcie_gen4.disabled = false;
          pcie_gen4.checked = true;
      break;

      case "fseries-dk":
        pcie_gen5.disabled = true;
          pcie_gen4.disabled = false;
          pcie_gen4.checked = true;
      break;

      case "iseries-dk":
        if (ofss_pcie.value == "source") {
            pcie_gen4.disabled = true;
            pcie_gen5.disabled = true;
            pcie_gen4.checked = false;
            pcie_gen5.checked = false;
          }
          else if (ofss_pcie.value == "default") {
            pcie_gen4.disabled = true;
            pcie_gen5.disabled = false;
            pcie_gen4.checked = false;
            pcie_gen5.checked = true;
          }
          else if (ofss_pcie.value == "1x16_5pf_3vf") {
          pcie_gen5.disabled = false;
            pcie_gen4.disabled = false;
            if (!pcie_gen4.checked & !pcie_gen5.checked) {
              pcie_gen5.checked = true;
            }
          }
          else {
            pcie_gen5.disabled = false;
            pcie_gen4.disabled = true;
            pcie_gen5.checked = true;
            pcie_gen4.checked = false;
          }
      break;
    }
    limit_target_selection();
  }

  window.addEventListener('resize', resize_result);
  disable_pr.addEventListener("change", initialize_check_enable_proot);
  target_board.addEventListener("change", handle_pcie_gen);
  ofss_pcie.addEventListener("change", handle_pcie_gen);
  pcie_gen4.addEventListener("change", handle_pcie_gen);
  pcie_gen5.addEventListener("change", handle_pcie_gen);
  initialize_check_enable_proot();
  limit_target_selection();
  handle_pcie_gen();
  resize_result();

});

document.getElementById("myForm").addEventListener("submit", function(event) {
  event.preventDefault();
  let target_board_st = document.getElementById("select_build_target").value;
  let disable_pr_st = document.getElementById("check1").checked;
  let enable_proot_st = document.getElementById("check2").checked;
  let rm_he_hssi_st = document.getElementById("check3").checked;
  let rm_he_lbk_st = document.getElementById("check4").checked;
  let rm_he_mem_st = document.getElementById("check5").checked;
  let rm_he_mem_tg_st = document.getElementById("check6").checked;
  let rm_hssi_ss_st = document.getElementById("check8").checked;
  let ofss_hssi_st = document.getElementById("ofss_hssi").value;
  let ofss_iopll_st = document.getElementById("ofss_iopll").value;
  let ofss_pcie_st = document.getElementById("ofss_pcie").value;
  let pcie_gen4_st = document.getElementById("pcie_gen4").checked;
  let pcie_gen5_st = document.getElementById("pcie_gen5").checked;
  let result = "./ofs-common/scripts/common/syn/build_top.sh";

  if (ofss_iopll_st != "default") {
    ofss_iopll_st = "tools/ofss_config/iopll/iopll_" + ofss_iopll_st + ".ofss";
  }

  if (ofss_hssi_st != "default") {
    if (target_board_st == "n6001" | target_board_st == "n6000") {
      ofss_hssi_st = "tools/ofss_config/hssi/hssi_" + ofss_hssi_st + ".ofss";
    }
    else if (target_board_st == "fseries-dk" | target_board_st == "iseries-dk") {
      ofss_hssi_st = "tools/ofss_config/hssi/hssi_" + ofss_hssi_st + "_ftile.ofss";
    }
  }

  if (ofss_pcie_st != "default") {
    if (ofss_pcie_st == "1x16_5pf_3vf") {
      if (target_board_st == "n6000") {
        ofss_pcie_st = "tools/ofss_config/pcie/pcie_host_n6000.ofss";
      }
      else if (target_board_st == "iseries-dk" & pcie_gen4_st) {
        ofss_pcie_st = "tools/ofss_config/pcie/pcie_host_gen4.ofss";
      }
      else {
        ofss_pcie_st = "tools/ofss_config/pcie/pcie_host.ofss";
      }
    }
    else if (ofss_pcie_st == "1x16_1pf_1vf") {
      ofss_pcie_st = "tools/ofss_config/pcie/pcie_host_1pf_1vf.ofss";
    }
    else if (ofss_pcie_st == "1x16_2pf_0vf") {
      ofss_pcie_st = "tools/ofss_config/pcie/pcie_host_2pf.ofss";
    }
    else if (ofss_pcie_st == "2x8_3pf_3vf") {
      ofss_pcie_st = "tools/ofss_config/pcie/pcie_host_2link.ofss";
    }
    else if (ofss_pcie_st == "2x8_1pf_1vf") {
      ofss_pcie_st = "tools/ofss_config/pcie/pcie_host_2link_1pf_1vf.ofss";
    }
  }

  if (enable_proot_st) {
    result += " -p";
  }

  if (ofss_hssi_st != "default" | ofss_iopll_st != "default" | ofss_pcie_st != "default") {
    result += " --ofss ";
    if (ofss_hssi_st != "default" & (ofss_iopll_st != "default" | ofss_pcie_st != "default")) {
      result += ofss_hssi_st + ",";
    }
    else if (ofss_hssi_st != "default") {
      result += ofss_hssi_st;
    }
    if (ofss_iopll_st != "default" & ofss_pcie_st != "default") {
      result += ofss_iopll_st + ",";
    }
    else if (ofss_iopll_st != "default") {
      result += ofss_iopll_st;
    }
    if (ofss_pcie_st != "default") {
      result += ofss_pcie_st;
    }
  }

  result += " " + target_board_st;

  if (disable_pr_st | rm_he_hssi_st | rm_he_lbk_st | rm_he_mem_st | rm_he_mem_tg_st | rm_hssi_ss_st) {
    result += ":";
    if (disable_pr_st & (rm_he_hssi_st | rm_he_lbk_st | rm_he_mem_st | rm_he_mem_tg_st | rm_hssi_ss_st)) {
      result += "flat,";
    } else if (disable_pr_st) {
      result += "flat";
    }
    if (rm_he_hssi_st & (rm_he_lbk_st | rm_he_mem_st | rm_he_mem_tg_st | rm_hssi_ss_st)) {
      result += "null_he_hssi,";
    } else if (rm_he_hssi_st) {
      result += "null_he_hssi";
    }
    if (rm_he_lbk_st & (rm_he_mem_st | rm_he_mem_tg_st | rm_hssi_ss_st)) {
      result += "null_he_lb,";
    } else if (rm_he_lbk_st) {
      result += "null_he_lb";
    }
    if (rm_he_mem_st & (rm_he_mem_tg_st | rm_hssi_ss_st)) {
      result += "null_he_mem,";
    } else if (rm_he_mem_st) {
      result += "null_he_mem";
    }
    if (rm_he_mem_tg_st & rm_hssi_ss_st) {
      result += "null_he_mem_tg,";
    } else if (rm_he_mem_tg_st) {
      result += "null_he_mem_tg";
    }
    if (rm_hssi_ss_st) {
      result += "no_hssi";
    }
  }

  result += " work_" + target_board_st;

  resize_result();

  document.getElementById("result").innerText = result;
  document.getElementById("result").style.fontFamily = "monospace";
  document.getElementById("result").style.whiteSpace = "pre-wrap";
  document.getElementById("result").style.wordWrap = "break-word";
  document.getElementById("result").style.overflowWrap = "break-word";

});
</script>

<blockquote>
<p>Note: If no OFSS file is specified, the build script will use the &lt;target>.ofss file by default.</p>
</blockquote>
<ol>
<li>Once the build script is complete, the build summary should report that the build is complete and passes timing. For example:<div class="highlight"><pre><span></span><code><a id="__codelineno-37-1" name="__codelineno-37-1" href="#__codelineno-37-1"></a>***********************************
<a id="__codelineno-37-2" name="__codelineno-37-2" href="#__codelineno-37-2"></a>***
<a id="__codelineno-37-3" name="__codelineno-37-3" href="#__codelineno-37-3"></a>***<span class="w">        </span>OFS_PROJECT:<span class="w"> </span>ofs-agx7-pcie-attach
<a id="__codelineno-37-4" name="__codelineno-37-4" href="#__codelineno-37-4"></a>***<span class="w">        </span>OFS_BOARD:<span class="w"> </span>iseries-dk
<a id="__codelineno-37-5" name="__codelineno-37-5" href="#__codelineno-37-5"></a>***<span class="w">        </span>Q_PROJECT:<span class="w">  </span>ofs_top
<a id="__codelineno-37-6" name="__codelineno-37-6" href="#__codelineno-37-6"></a>***<span class="w">        </span>Q_REVISION:<span class="w"> </span>ofs_top
<a id="__codelineno-37-7" name="__codelineno-37-7" href="#__codelineno-37-7"></a>***<span class="w">        </span>SEED:<span class="w"> </span><span class="m">1</span>
<a id="__codelineno-37-8" name="__codelineno-37-8" href="#__codelineno-37-8"></a>***<span class="w">        </span>Build<span class="w"> </span>Complete
<a id="__codelineno-37-9" name="__codelineno-37-9" href="#__codelineno-37-9"></a>***<span class="w">        </span>Timing<span class="w"> </span>Passed!
<a id="__codelineno-37-10" name="__codelineno-37-10" href="#__codelineno-37-10"></a>***
<a id="__codelineno-37-11" name="__codelineno-37-11" href="#__codelineno-37-11"></a>***********************************
</code></pre></div>
</li>
</ol>
<h4 id="226-walkthrough-manually-generate-ofs-out-of-tree-pr-fim"><strong>2.2.6 Walkthrough: Manually Generate <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Out-Of-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#226-walkthrough-manually-generate-ofs-out-of-tree-pr-fim" title="Permanent link">&para;</a></h4>
<p>This walkthrough describes how to manually generate an Out-Of-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. This can be automatically done for you if you run the build script with the <code>-p</code> option. This process is not applicable if you run the build script with the <code>flat</code> option.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Navigate to the root directory.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-38-1" name="__codelineno-38-1" href="#__codelineno-38-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
</code></pre></div>
</li>
<li>
<p>Run the <code>build_top.sh</code> script with the desired compile options using the iseries-dk OFSS presets. In order to create the relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> tree, you may not compile with the <code>flat</code> option. For example:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-39-1" name="__codelineno-39-1" href="#__codelineno-39-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>iseries-dk<span class="w"> </span>work_iseries-dk
</code></pre></div>
</li>
<li>
<p>Run the <code>generate_pr_release.sh</code> script to create the relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> tree.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-40-1" name="__codelineno-40-1" href="#__codelineno-40-1"></a>./ofs-common/scripts/common/syn/generate_pr_release.sh<span class="w"> </span>-t<span class="w"> </span>work_iseries-dk/pr_build_template<span class="w"> </span>iseries-dk<span class="w"> </span>work_iseries-dk
</code></pre></div>
</li>
</ol>
<h4 id="227-compilation-seed"><strong>2.2.7 Compilation Seed</strong><a class="headerlink" href="#227-compilation-seed" title="Permanent link">&para;</a></h4>
<p>You may change the seed which is used by the build script during Quartus compilation to change the starting point of the fitter. Trying different seeds is useful when your design is failing timing by a small amount.</p>
<h5 id="2271-walkthrough-change-the-compilation-seed"><strong>2.2.7.1 Walkthrough: Change the Compilation Seed</strong><a class="headerlink" href="#2271-walkthrough-change-the-compilation-seed" title="Permanent link">&para;</a></h5>
<p>Perform the following steps to change the compilation seed for the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Edit the <code>SEED</code> assignment in the <code>$OFS_ROOTDIR/syn/board/iseries-dk/syn_top/ofs_top.qsf</code> file to your desired seed value. The value can be any non-negative integer value.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-41-1" name="__codelineno-41-1" href="#__codelineno-41-1"></a>set_global_assignment -name SEED 2
</code></pre></div>
</li>
<li>
<p>Build the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> section for instructions.</p>
</li>
</ol>
<h2 id="3-fim-simulation"><strong>3. <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Simulation</strong><a class="headerlink" href="#3-fim-simulation" title="Permanent link">&para;</a></h2>
<p>Unit level simulation of key components in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> is provided for verification of the following areas:</p>
<ul>
<li>Ethernet</li>
<li>PCIe</li>
<li>External Memory</li>
<li>Core <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></li>
</ul>
<p>The Unit Level simulations work with Synopsys VCS/VCSMX or Mentor Graphics Questasim simulators. The scripts to run each unit level simulation are located in <code>$OFS_ROOTDIR/sim/unit_test</code>. Each unit test directory contains a README which describes the test in detail.</p>
<p>Refer to the <em>Supported Unit Tests</em> table for a list of the supported unit tests.</p>
<p><em>Table: Supported Unit Tests</em></p>
<table>
<thead>
<tr>
<th>Test Name</th>
<th>Description</th>
<th align="center">n6001</th>
<th align="center">n6000</th>
<th align="center">fseries-dk</th>
<th align="center">iseries-dk</th>
</tr>
</thead>
<tbody>
<tr>
<td>bfm_test</td>
<td>This is the unit test for PCIe BFM. The test uses HE-LB to perform memory loopback between <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and the host.</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>csr_test</td>
<td>This is the unit test for <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> CSR access and <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> memory write/read<br><br>The Verilog macro 'SIM_USE_PCIE_DUMMY_CSR' is enabled to switch to a dummy CSR instance in pcie_top.<br><br>The dummy CSR implements full RW registers which is useful to test <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> write/read burst to <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> CSR region.<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> write 32-bit address and 64-bit address (<abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>)<br>&nbsp;&nbsp;&bull; <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> read 32-bit address and 64-bit address (<abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>)<br>&nbsp;&nbsp;&bull; Simple memory loopback test using he_lb - this is similar to simple_test_pcie except that it uses a simple pcie BFM</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>dfh_walker</td>
<td>This is the unit test for <abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> DFH walking</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>flr</td>
<td>This is the unit test for PCIe PF/VF FLR.<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; PF FLR request and response<br>&nbsp;&nbsp;&bull; VF FLR request and response</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>fme_csr_access</td>
<td>This is the a unit test for the register access logic for $OFS_ROOTDIR/ofs-common/src/common/fme/fme_csr.sv<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; Ensures CSR registers do not have any unknown "x" bits.<br>&nbsp;&nbsp;&bull; Checks that CSR register read accesses to not return with any unknown "x" bits.<br>&nbsp;&nbsp;&bull; Returning read and write AXI responses to CSR register addresses are checked to make sure all return with "RESP_OKAY".<br>&nbsp;&nbsp;&bull; Checks that all register access types operate correctly:<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&bull; Lower 32-bit read/writes.<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&bull; Upper 32-bit read/writes.<br>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&bull; Full 64-bit read/writes.<br>&nbsp;&nbsp;&bull;  Checks all non-CSR reads return with all zeros.</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>fme_csr_directed</td>
<td>This is the unit test for $OFS_ROOTDIR/ofs-common/src/common/fme/fme_csr.sv<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> reads to <abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> registers.<br>&nbsp;&nbsp;&bull; <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> writes to <abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> registers.<br>&nbsp;&nbsp;&bull; Test of Register bit attributes.<br>&nbsp;&nbsp;&bull; Test of update/status values read from <abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> inputs through <abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> registers.<br>&nbsp;&nbsp;&bull; Test of update/control values written to <abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> registers and driven on <abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> outputs.<br>&nbsp;&nbsp;&bull; Test of reads/writes outside of valid register range in valid <abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> Ranges.</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>he_lb_test</td>
<td>This is the unit test for HE_LPBK. The test uses HE-LB to perform memory loopback between <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and the host.</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>he_mem_lb_test</td>
<td>This is the unit test for HE_LPBK. The test uses HE-LB to perform memory loopback between <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and the host.</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>he_null_test</td>
<td>This is the unit test for HE-NULL Exerciser. The test issues basic mmio Rd/Wr requests targetting HE-NULL CSRs.</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>hssi_csr_test</td>
<td>This is the unit test for HE_HSSI/HSSI SS CSR access test</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>hssi_kpi_test</td>
<td>This is the unit test for HE_HSSI/HSSI SS CSR access and HSSI traffic test.<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> write 32-bit address and 64-bit address<br>&nbsp;&nbsp;&bull; Simple ethernet traffic loopback test using HE_HSSI</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>hssi_test</td>
<td>This is the unit test for HE_HSSI/HSSI SS CSR access and HSSI traffic test.<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> write 32-bit address and 64-bit address<br>&nbsp;&nbsp;&bull; Simple ethernet traffic loopback test using HE_HSSI</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>indirect_csr</td>
<td>This is the unit test for axi4lite_indirect_csr_if module.<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; Indirect CSR write<br>&nbsp;&nbsp;&bull; Indirect CSR read</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>mem_ss_csr_test</td>
<td>This is the unit test for the Mem SS CSRs. It checks the contents of the EMIF DFH and MemSS CSRs and compares them to the expected startup configuration.</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>mem_ss_rst_test</td>
<td>This is the unit test for the Mem SS reset sequence. It enables the reset port on the Mem SS so that a reset is performed after EMIF initialization/calibration.</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>mem_tg_test</td>
<td>This is the unit test for HE-MEM Traffic generators. The test exercises <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> access to the HE-MEM TG <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> at PF2 VF2 and runs the traffic generators to test the memory interface.</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>pcie_ats_basic_test</td>
<td>This is a basic test of PCIe ATS messages and ATS invalidation handling.<br><br>PCIe ATS must be enabled in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Quartus project being simulated. If ATS is not enabled the test will pass but do nothing.<br><br>The <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> has an ATS invalidation handler that generates responses for AFUs that are not holding address translations. The test begins by sending an inval to each <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> in the port gasket and confirms that the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> responds. It then requests ATS translations on each port and confirms they are successful. After that, more ATS invalidations are sent and the test confirms that the AFUs see them and respond -- not the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>pcie_csr_test</td>
<td>This is the unit test for PCIE CSR access.<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> access 32-bit address and 64-bit address to PCIe CSR<br>&nbsp;&nbsp;&bull; <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> access 32-bit address and 64-bit address to unused PCIe CSR region</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>pf_vf_access_test</td>
<td>This is the unit test for PCIe PF/VF <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr>. Each function has a feature GUID at offset 0x8 with an associated register map. For testing CSR access we only exercise a single 64b scratchpad who's offset is determined from the GUID.<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; PF <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> request and response<br>&nbsp;&nbsp;&bull; VF <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> request and response</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>pmci_csr_test</td>
<td>This is the unit test for PMCI CSR access.<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> access 32-bit address and 64-bit address to PMCI CSR<br>&nbsp;&nbsp;&bull; <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> access 32-bit address and 64-bit address to unused PMCI CSR region</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center"></td>
<td align="center"></td>
</tr>
<tr>
<td>pmci_mailbox_test</td>
<td>This is the unit test for PMCI M10 accessible registers and RW mailbox registers.<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; Accessing PMCI RW mailbox register through SPI loopback</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center"></td>
<td align="center"></td>
</tr>
<tr>
<td>pmci_rd_default_value_test</td>
<td>This is the unit test for PMCI Flash Write Read access.<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; PMCI Flash Write Read<br>&nbsp;&nbsp;&bull; accessing PMCI mailbox register through SPI loopback</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center"></td>
<td align="center"></td>
</tr>
<tr>
<td>pmci_ro_mailbox_test</td>
<td>This is the unit test for PMCI RO mailbox registers.<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; accessing PMCI RO mailbox register through SPI loopback</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center"></td>
<td align="center"></td>
</tr>
<tr>
<td>pmci_vdm_b2b_drop_err_scenario_test</td>
<td>This is the unit test for error testing of MCTP Back to back Drop scenario.<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; RX payload will be sent back to back immediately to test this condition.<br>&nbsp;&nbsp;&bull; PMCI_SS requires some time to process the previous packets before sending this packet since this criteria is not met it will drop the present packet.</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center"></td>
<td align="center"></td>
</tr>
<tr>
<td>pmci_vdm_len_err_scenario_test</td>
<td>This is the unit test for Error scenario testing of MCTP VDM packets.<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; Error scenario related to length is tested in this testcase. Scenarios include packet length greater than MCTP_BASELINE_MTU, packet length equal to 0.</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center"></td>
<td align="center"></td>
</tr>
<tr>
<td>pmci_vdm_mctp_mmio_b2b_test</td>
<td>This is the unit test for MCTP VDM packets and CSR transactions sent back to back.<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; MCTP RX transactions are done b2b with CSR transactions.</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center"></td>
<td align="center"></td>
</tr>
<tr>
<td>pmci_vdm_multipkt_error_scenario_test</td>
<td>This is the unit test for multipacket error scenarios in case of MCTP VDM messages.<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; This testcase covers error scenarios for MCTP VDM multipackets.<br>&nbsp;&nbsp;&bull; Various scenarios include<br>&nbsp;&nbsp;&nbsp;&nbsp;&bull; Multipacket with NO EOM<br>&nbsp;&nbsp;&nbsp;&nbsp;&bull; Multipacket with NO SOM<br>&nbsp;&nbsp;&nbsp;&nbsp;&bull; Singlepacket with NO SOM<br>&nbsp;&nbsp;&nbsp;&nbsp;&bull; Multipacket with Middle packet having greater length than the first packet<br>&nbsp;&nbsp;&nbsp;&nbsp;&bull; Multipacket with Last packet having greater lenght than previous packets.</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center"></td>
<td align="center"></td>
</tr>
<tr>
<td>pmci_vdm_multipkt_tlp_err_test</td>
<td>This is the unit test for checking Error scnearios in multipacket MCTP VDM packets.<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; This test covers certain error scenarios for multipacket VDM messages<br>&nbsp;&nbsp;&bull; Error scenarios include:<br>&nbsp;&nbsp;&nbsp;&nbsp;&bull; Multipackets with different deid,seid,tag,pkt_sequence number etc</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center"></td>
<td align="center"></td>
</tr>
<tr>
<td>pmci_vdm_tlp_error_scenario_test</td>
<td>This is the unit test for covering certain tlp error for single MCTP VDM packets.<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; Error scenarios include invalid tlp fields for DW0,DW1,DW3 like invalid t9,t8,tc,at,ep,attr,MCTP header version ,tag fields,invalid DEID</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center"></td>
<td align="center"></td>
</tr>
<tr>
<td>pmci_vdm_tx_rx_all_random_lpbk_test</td>
<td>This testcase is written just to cover certain fields like randomizing seid,msg_tag,target_id etc. It is functionally equivalent to pmci_vdm_tx_rx_lpbk_test.</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center"></td>
<td align="center"></td>
</tr>
<tr>
<td>pmci_vdm_tx_rx_all_toggle_test</td>
<td>This testcase is added for improving coverage for MCTP VDM packets TX/RX flow. Functionally same as pmci_vdm_tx_rx_lpbk_test.</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center"></td>
<td align="center"></td>
</tr>
<tr>
<td>pmci_vdm_tx_rx_lpbk_test</td>
<td>This is the unit test for MCTP VDM packets TX/RX flow<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> component ( inside Testbench) will intiate a MCTP txn with 16DW in TX path.<br>&nbsp;&nbsp;&bull; This MCTP VDM packets will be formed in PMCI_SS and will be sent to PCIe top (through mctp_tx_bridge).<br>&nbsp;&nbsp;&bull; These transaction will be looped back at PCIe top (PCIe BFM) and will be sent back in the RX path.<br>&nbsp;&nbsp;&bull; RX and TX payload comparison is done at <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> side.<br>&nbsp;&nbsp;&bull; <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr>-&gt;PMCI-&gt;PCIe-&gt;PMCI-&gt;<abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> ( flow of packets).</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center"></td>
<td align="center"></td>
</tr>
<tr>
<td>port_gasket_test</td>
<td>This is the unit test for pg_csr block and it's connectivity to fabric. The test issues mmio Rd/Wr requests targetting the csrs in port_gasket. This test does not do any functional testing of partial reconfiguration, user clock or remote stp.</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>qsfp_test</td>
<td>This is the unit test for QSFP contrtoller CSR access.<br><br>It covers the following test scenarios:<br>&nbsp;&nbsp;&bull; <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> read-write to common csr with 64-bit address</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>remote_stp_test</td>
<td>This is the unit test for remote stp. It covers mmio read access to remote_stp registers.</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
<tr>
<td>uart_csr</td>
<td>This is the unit test for UART CSR accesses.</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
<td align="center">&check;</td>
</tr>
</tbody>
</table>
<h3 id="31-simulation-file-generation"><strong>3.1 Simulation File Generation</strong><a class="headerlink" href="#31-simulation-file-generation" title="Permanent link">&para;</a></h3>
<p>The simulation files must be generated prior to running unit level simulations. The script to generate simulation files is in the following location:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-42-1" name="__codelineno-42-1" href="#__codelineno-42-1"></a><span class="nv">$OFS_ROOTDIR</span>/ofs-common/scripts/common/sim/gen_sim_files.sh
</code></pre></div>
<p>The usage of the <code>gen_sim_files.sh</code> script is as follows:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-43-1" name="__codelineno-43-1" href="#__codelineno-43-1"></a>gen_sim_files.sh<span class="w"> </span><span class="o">[</span>--ofss<span class="o">=</span>&lt;ip_config&gt;<span class="o">]</span><span class="w"> </span>&lt;build_target&gt;<span class="o">[</span>:&lt;fim_options&gt;<span class="o">]</span><span class="w"> </span><span class="o">[</span>&lt;device&gt;<span class="o">]</span><span class="w"> </span><span class="o">[</span>&lt;family&gt;<span class="o">]</span>
</code></pre></div>
<p>The <em>Gen Sim Files Script Options</em> table describes the options for the <code>gen_sim_files.sh</code> script.</p>
<p><em>Table: Gen Sim Files Script Options</em></p>
<table>
<thead>
<tr>
<th>Field</th>
<th>Options</th>
<th>Description</th>
<th>Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>--ofss</code></td>
<td><code>&lt;ip_config&gt;</code></td>
<td><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Settings. OFSS files are used to modify IP in the design. More than one .ofss file may be passed to the <code>--ofss</code> switch by concatenating them separated by commas. For example: <code>--ofss config_a.ofss,config_b.ofss</code>. If no OFSS files are provided, the script will default to using the <build_target>.ofss file to configure the design. You may specify <code>--ofss nodefault</code> to prevent the script from using the default OFSS configuration; the resulting build will only use the source files as-is, plus any OFSS files you specify.</td>
<td>Optional</td>
</tr>
<tr>
<td><code>&lt;build_target&gt;</code></td>
<td><code>iseries-dk</code></td>
<td>Specifies which board is being targeted.</td>
<td>Required</td>
</tr>
<tr>
<td><code>&lt;fim_options&gt;</code></td>
<td><code>null_he_lb</code> | <code>null_he_hssi</code> | <code>null_he_mem</code> | <code>null_he_mem_tg</code></td>
<td>Used to change how the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> is built.</br>&nbsp;&nbsp;- <code>null_he_lb</code> - Replaces the Host Exerciser Loopback (HE_LBK) with <code>he_null</code>.</br>&nbsp;&nbsp;- <code>null_he_hssi</code> - Replaces the Host Exerciser HSSI (HE_HSSI) with <code>he_null</code>.</br>&nbsp;&nbsp;- <code>null_he_mem</code> - Replaces the Host Exerciser Memory (HE_MEM) with <code>he_null</code>.</br>&nbsp;&nbsp;- <code>null_he_mem_tg</code> - Replaces the Host Exerciser Memory Traffic Generator with <code>he_null</code>. </br>More than one <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> option may be passed included in the <code>&lt;fim_options&gt;</code> list by concatenating them separated by commas. For example: <code>&lt;build_target&gt;:null_he_lb,null_he_hssi</code></td>
<td>Optional</td>
</tr>
<tr>
<td><code>&lt;device&gt;</code></td>
<td>string</td>
<td>Specifies the device ID for the target FPGA. If not specified, the default device is parsed from the <code>QSF</code> file for the project.</td>
<td>Optional</td>
</tr>
<tr>
<td><code>&lt;family&gt;</code></td>
<td>string</td>
<td>Specifies the family for the target FPGA. If not specified, the default family is parsed from the <code>QSF</code> file for the project.</td>
<td>Optional</td>
</tr>
</tbody>
</table>
<p>Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#321-walkthrough-running-individual-unit-level-simulation">Running Individual Unit Level Simulation</a> section for an example of the simulation files generation flow.</p>
<p>When running regression tests, you may use the <code>-g</code> command line argument to generate simulation files automatically; refer to the [Run Regression Unit Level Simulation] section for step-by-step instructions.</p>
<h3 id="32-individual-unit-tests"><strong>3.2 Individual Unit Tests</strong><a class="headerlink" href="#32-individual-unit-tests" title="Permanent link">&para;</a></h3>
<p>Each unit test may be run individually using the <code>run_sim.sh</code> script located in the following directory:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-44-1" name="__codelineno-44-1" href="#__codelineno-44-1"></a><span class="nv">$OFS_ROOTDIR</span>/ofs-common/scripts/common/sim/run_sim.sh
</code></pre></div>
<p>The usage for the <code>run_sim.sh</code> script is as follows:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-45-1" name="__codelineno-45-1" href="#__codelineno-45-1"></a>sh<span class="w"> </span>run_sim.sh<span class="w"> </span><span class="nv">TEST</span><span class="o">=</span>&lt;test&gt;<span class="w"> </span><span class="o">[</span><span class="nv">VCSMX</span><span class="o">=</span>&lt;<span class="m">0</span><span class="p">|</span><span class="m">1</span>&gt;<span class="w"> </span><span class="p">|</span><span class="w"> </span><span class="nv">MSIM</span><span class="o">=</span>&lt;<span class="m">0</span><span class="p">|</span><span class="m">1</span>&gt;<span class="o">]</span>
</code></pre></div>
<p>The <em>Run Sim Script Options</em> table describes the options for the <code>run_sim.sh</code> script.</p>
<p><em>Table: Run Sim Script Options</em></p>
<table>
<thead>
<tr>
<th>Field</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>TEST</code></td>
<td>String</td>
<td>Specify the name of the test to run, e.g. <code>dfh_walker</code></td>
</tr>
<tr>
<td><code>VCSMX</code></td>
<td><code>0</code> | <code>1</code></td>
<td>When set, the VCSMX simulator will be used</td>
</tr>
<tr>
<td><code>MSIM</code></td>
<td><code>0</code> | <code>1</code></td>
<td>When set, the QuestaSim simulator will be used</td>
</tr>
</tbody>
</table>
<blockquote>
<p><strong>Note:</strong> The default simulator is VCS if neither <code>VCSMX</code> nor <code>MSIM</code> are set.</p>
</blockquote>
<p>The log for a unit test is stored in a transcript file in the simulation directory of the test that was run.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-46-1" name="__codelineno-46-1" href="#__codelineno-46-1"></a><span class="nv">$OFS_ROOTDIR</span>/sim/unit_test/&lt;TEST_NAME&gt;/&lt;SIMULATOR&gt;/transcript
</code></pre></div>
<p>For example, the log for the DFH walker test using VCSMX would be found at:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-47-1" name="__codelineno-47-1" href="#__codelineno-47-1"></a><span class="nv">$OFS_ROOTDIR</span>/sim/unit_test/dfh_walker/sim_vcsmx/transcript
</code></pre></div>
<p>The simulation waveform database is saved as vcdplus.vpd for post simulation review.</p>
<h4 id="321-walkthrough-running-individual-unit-level-simulation"><strong>3.2.1 Walkthrough: Running Individual Unit Level Simulation</strong><a class="headerlink" href="#321-walkthrough-running-individual-unit-level-simulation" title="Permanent link">&para;</a></h4>
<p>Perform the following steps to run an individual unit test.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Navigate to the simulation directory.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-48-1" name="__codelineno-48-1" href="#__codelineno-48-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/ofs-common/scripts/common/sim
</code></pre></div>
</li>
<li>
<p>Generate the simulation files for the iseries-dk</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-49-1" name="__codelineno-49-1" href="#__codelineno-49-1"></a>./gen_sim_files.sh<span class="w"> </span>iseries-dk
</code></pre></div>
</li>
<li>
<p>Navigate to the common simulation directory
  <div class="highlight"><pre><span></span><code><a id="__codelineno-50-1" name="__codelineno-50-1" href="#__codelineno-50-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/ofs-common/scripts/common/sim
</code></pre></div></p>
</li>
<li>
<p>Run the desired unit test using your desired simulator</p>
<ul>
<li>
<p>Using VCS</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-51-1" name="__codelineno-51-1" href="#__codelineno-51-1"></a>sh<span class="w"> </span>run_sim.sh<span class="w"> </span><span class="nv">TEST</span><span class="o">=</span>&lt;test_name&gt;
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>Using VCSMX</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-52-1" name="__codelineno-52-1" href="#__codelineno-52-1"></a>sh<span class="w"> </span>run_sim.sh<span class="w"> </span><span class="nv">TEST</span><span class="o">=</span>&lt;test_name&gt;<span class="w"> </span><span class="nv">VCSMX</span><span class="o">=</span><span class="m">1</span>
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>Using QuestaSim</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-53-1" name="__codelineno-53-1" href="#__codelineno-53-1"></a>sh<span class="w"> </span>run_sim.sh<span class="w"> </span><span class="nv">TEST</span><span class="o">=</span>&lt;test_name&gt;<span class="w"> </span><span class="nv">MSIM</span><span class="o">=</span><span class="m">1</span>
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>For example, to run the DFH walker test using VCSMX:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-54-1" name="__codelineno-54-1" href="#__codelineno-54-1"></a>sh<span class="w"> </span>run_sim.sh<span class="w"> </span><span class="nv">TEST</span><span class="o">=</span>dfh_walker<span class="w"> </span><span class="nv">VCSMX</span><span class="o">=</span><span class="m">1</span>
</code></pre></div>
</li>
</ul>
</li>
<li>
<p>Once the test is complete, check the output for the simulation results. Review the log for detailed test results.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-55-1" name="__codelineno-55-1" href="#__codelineno-55-1"></a>Test<span class="w"> </span>status:<span class="w"> </span>OK
<a id="__codelineno-55-2" name="__codelineno-55-2" href="#__codelineno-55-2"></a>
<a id="__codelineno-55-3" name="__codelineno-55-3" href="#__codelineno-55-3"></a>********************
<a id="__codelineno-55-4" name="__codelineno-55-4" href="#__codelineno-55-4"></a><span class="w">  </span>Test<span class="w"> </span>summary
<a id="__codelineno-55-5" name="__codelineno-55-5" href="#__codelineno-55-5"></a>********************
<a id="__codelineno-55-6" name="__codelineno-55-6" href="#__codelineno-55-6"></a><span class="w">   </span>test_dfh_walking<span class="w"> </span><span class="o">(</span><span class="nv">id</span><span class="o">=</span><span class="m">0</span><span class="o">)</span><span class="w"> </span>-<span class="w"> </span>pass
<a id="__codelineno-55-7" name="__codelineno-55-7" href="#__codelineno-55-7"></a>Test<span class="w"> </span>passed!
<a id="__codelineno-55-8" name="__codelineno-55-8" href="#__codelineno-55-8"></a>Assertion<span class="w"> </span>count:<span class="w"> </span><span class="m">0</span>
<a id="__codelineno-55-9" name="__codelineno-55-9" href="#__codelineno-55-9"></a><span class="nv">$finish</span><span class="w"> </span>called<span class="w"> </span>from<span class="w"> </span>file<span class="w"> </span><span class="s2">&quot;/home/ofs-agx7-pcie-attach/sim/unit_test/scripts/../../bfm/rp_bfm_simple/tester.sv&quot;</span>,<span class="w"> </span>line<span class="w"> </span><span class="m">210</span>.
<a id="__codelineno-55-10" name="__codelineno-55-10" href="#__codelineno-55-10"></a><span class="nv">$finish</span><span class="w"> </span>at<span class="w"> </span>simulation<span class="w"> </span><span class="nb">time</span><span class="w">         </span><span class="m">356233750000</span>
<a id="__codelineno-55-11" name="__codelineno-55-11" href="#__codelineno-55-11"></a><span class="w">           </span>V<span class="w"> </span>C<span class="w"> </span>S<span class="w">   </span>S<span class="w"> </span>i<span class="w"> </span>m<span class="w"> </span>u<span class="w"> </span>l<span class="w"> </span>a<span class="w"> </span>t<span class="w"> </span>i<span class="w"> </span>o<span class="w"> </span>n<span class="w">   </span>R<span class="w"> </span>e<span class="w"> </span>p<span class="w"> </span>o<span class="w"> </span>r<span class="w"> </span>t
<a id="__codelineno-55-12" name="__codelineno-55-12" href="#__codelineno-55-12"></a>Time:<span class="w"> </span><span class="m">356233750000</span><span class="w"> </span>fs
<a id="__codelineno-55-13" name="__codelineno-55-13" href="#__codelineno-55-13"></a>CPU<span class="w"> </span>Time:<span class="w">     </span><span class="m">57</span>.730<span class="w"> </span>seconds<span class="p">;</span><span class="w">       </span>Data<span class="w"> </span>structure<span class="w"> </span>size:<span class="w">  </span><span class="m">47</span>.2Mb
<a id="__codelineno-55-14" name="__codelineno-55-14" href="#__codelineno-55-14"></a>Tue<span class="w"> </span>Sep<span class="w">  </span><span class="m">5</span><span class="w"> </span><span class="m">09</span>:44:19<span class="w"> </span><span class="m">2023</span>
<a id="__codelineno-55-15" name="__codelineno-55-15" href="#__codelineno-55-15"></a>run_sim.sh:<span class="w"> </span>USER_DEFINED_SIM_OPTIONS<span class="w"> </span>+vcs<span class="w"> </span>-l<span class="w"> </span>./transcript
<a id="__codelineno-55-16" name="__codelineno-55-16" href="#__codelineno-55-16"></a>run_sim.sh:<span class="w"> </span>run_sim.sh<span class="w"> </span>DONE!
</code></pre></div>
</li>
</ol>
<h3 id="33-regression-unit-tests"><strong>3.3 Regression Unit Tests</strong><a class="headerlink" href="#33-regression-unit-tests" title="Permanent link">&para;</a></h3>
<p>You may use the regression script <code>regress_run.py</code> to run some or all of the unit tests available with a single command. The regression script is in the following location:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-56-1" name="__codelineno-56-1" href="#__codelineno-56-1"></a><span class="nv">$OFS_ROOTDIR</span>/sim/unit_test/scripts/regress_run.py
</code></pre></div>
<p>The usage of the regression script is as follows:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-57-1" name="__codelineno-57-1" href="#__codelineno-57-1"></a>regress_run.py<span class="w"> </span><span class="o">[</span>-h<span class="o">]</span><span class="w"> </span><span class="o">[</span>-l<span class="o">]</span><span class="w"> </span><span class="o">[</span>-n<span class="w"> </span>&lt;num_procs&gt;<span class="o">]</span><span class="w"> </span><span class="o">[</span>-k<span class="w"> </span>&lt;test_package&gt;<span class="o">]</span><span class="w"> </span><span class="o">[</span>-s<span class="w"> </span>&lt;simulator&gt;<span class="o">]</span><span class="w"> </span><span class="o">[</span>-g<span class="o">]</span><span class="w"> </span><span class="o">[</span>--ofss<span class="w"> </span>&lt;ip_config&gt;<span class="o">]</span><span class="w"> </span><span class="o">[</span>-b<span class="w"> </span>&lt;board_name&gt;<span class="o">]</span><span class="w"> </span><span class="o">[</span>-e<span class="o">]</span>
</code></pre></div>
<p>The <em>Regression Unit Test Script Options</em> table describes the options for the <code>regress_run.py</code> script.</p>
<p><em>Table: Regression Unit Test Script Options</em></p>
<table>
<thead>
<tr>
<th>Field</th>
<th>Options</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>-h</code> | <code>--help</code></td>
<td>N/A</td>
<td>Show the help message and exit</td>
</tr>
<tr>
<td><code>-l</code> | <code>--local</code></td>
<td>N/A</td>
<td>Run regression locally</td>
</tr>
<tr>
<td><code>-n</code> | <code>--n_procs</code></td>
<td>Integer</td>
<td>Maximum number of processes/tests to run in parallel when run locally. This has no effect on farm runs.</td>
</tr>
<tr>
<td><code>-k</code> | <code>--pack</code></td>
<td><code>all</code> | <code>fme</code> | <code>he</code> | <code>hssi</code> | <code>list</code> | <code>mem</code> | <code>pmci</code></td>
<td>Test package to run during regression. The "list" option will look for a text file named "list.txt" in the "unit_test" directory for a text list of tests to run (top directory names). The default test package is <code>all</code>.</td>
</tr>
<tr>
<td><code>-s</code> | <code>--sim</code></td>
<td><code>vcs</code> | <code>vcsmx</code> | <code>msim</code></td>
<td>Specifies the simulator used for the regression tests. The default simulator is <code>vcs</code></td>
</tr>
<tr>
<td><code>-g</code> | <code>--gen_sim_files</code></td>
<td>N/A</td>
<td>Generate simulation files. This only needs to be done once per repo update. This is the equivalent of running the <code>gen_sim_files.sh</code> script.</td>
</tr>
<tr>
<td><code>-o</code> | <code>--ofss</code></td>
<td><code>&lt;ip_config&gt;.ofss</code> | <code>nodefault</code></td>
<td><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Settings. OFSS files are used to modify IP in the design. More than one .ofss file may be passed to the <code>--ofss</code> switch by concatenating them separated by commas. For example: <code>--ofss config_a.ofss,config_b.ofss</code>. If no OFSS files are provided, the script will default to using the <build_target>.ofss file to configure the design. You may specify <code>--ofss nodefault</code> to prevent the script from using the default OFSS configuration; the resulting build will only use the source files as-is, plus any OFSS files you specify.</td>
</tr>
<tr>
<td><code>-b</code> | <code>--board_name</code></td>
<td><code>iseries-dk</code></td>
<td>Specifies the board target</td>
</tr>
<tr>
<td><code>-e</code> | <code>--email_list</code></td>
<td>String</td>
<td>Specifies email list to send results to multiple recipients</td>
</tr>
</tbody>
</table>
<p>The log for each unit test that is run by the regression script is stored in a transcript file in the simulation directory of the test that was run.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-58-1" name="__codelineno-58-1" href="#__codelineno-58-1"></a><span class="nv">$OFS_ROOTDIR</span>/sim/unit_test/&lt;TEST_NAME&gt;/&lt;SIMULATOR&gt;/transcript
</code></pre></div>
<p>For example, the log for the DFH walker test using VCSMX would be found at:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-59-1" name="__codelineno-59-1" href="#__codelineno-59-1"></a><span class="nv">$OFS_ROOTDIR</span>/sim/unit_test/dfh_walker/sim_vcsmx/transcript
</code></pre></div>
<p>The simulation waveform database is saved as vcdplus.vpd for post simulation review.</p>
<h4 id="331-walkthrough-running-regression-unit-level-simulation"><strong>3.3.1 Walkthrough: Running Regression Unit Level Simulation</strong><a class="headerlink" href="#331-walkthrough-running-regression-unit-level-simulation" title="Permanent link">&para;</a></h4>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Create a test list file to only run the unit level simulations that are supported for the iseries-dk <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-60-1" name="__codelineno-60-1" href="#__codelineno-60-1"></a>touch<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/sim/unit_test/list.txt
</code></pre></div>
<p>Copy the following list into the new file. You may remove tests from this list as desired.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-61-1" name="__codelineno-61-1" href="#__codelineno-61-1"></a>./bfm_test/set_params.sh
<a id="__codelineno-61-2" name="__codelineno-61-2" href="#__codelineno-61-2"></a>./csr_test/set_params.sh
<a id="__codelineno-61-3" name="__codelineno-61-3" href="#__codelineno-61-3"></a>./dfh_walker/set_params.sh
<a id="__codelineno-61-4" name="__codelineno-61-4" href="#__codelineno-61-4"></a>./flr/set_params.sh
<a id="__codelineno-61-5" name="__codelineno-61-5" href="#__codelineno-61-5"></a>./fme_csr_access/set_params.sh
<a id="__codelineno-61-6" name="__codelineno-61-6" href="#__codelineno-61-6"></a>./fme_csr_directed/set_params.sh
<a id="__codelineno-61-7" name="__codelineno-61-7" href="#__codelineno-61-7"></a>./he_lb_test/set_params.sh
<a id="__codelineno-61-8" name="__codelineno-61-8" href="#__codelineno-61-8"></a>./he_mem_lb_test/set_params.sh
<a id="__codelineno-61-9" name="__codelineno-61-9" href="#__codelineno-61-9"></a>./he_null_test/set_params.sh
<a id="__codelineno-61-10" name="__codelineno-61-10" href="#__codelineno-61-10"></a>./hssi_csr_test/set_params.sh
<a id="__codelineno-61-11" name="__codelineno-61-11" href="#__codelineno-61-11"></a>./hssi_kpi_test/set_params.sh
<a id="__codelineno-61-12" name="__codelineno-61-12" href="#__codelineno-61-12"></a>./hssi_test/set_params.sh
<a id="__codelineno-61-13" name="__codelineno-61-13" href="#__codelineno-61-13"></a>./indirect_csr/set_params.sh
<a id="__codelineno-61-14" name="__codelineno-61-14" href="#__codelineno-61-14"></a>./mem_ss_csr_test/set_params.sh
<a id="__codelineno-61-15" name="__codelineno-61-15" href="#__codelineno-61-15"></a>./mem_ss_rst_test/set_params.sh
<a id="__codelineno-61-16" name="__codelineno-61-16" href="#__codelineno-61-16"></a>./mem_tg_test/set_params.sh
<a id="__codelineno-61-17" name="__codelineno-61-17" href="#__codelineno-61-17"></a>./pcie_ats_basic_test/set_params.sh
<a id="__codelineno-61-18" name="__codelineno-61-18" href="#__codelineno-61-18"></a>./pcie_csr_test/set_params.sh
<a id="__codelineno-61-19" name="__codelineno-61-19" href="#__codelineno-61-19"></a>./pcie_ss_axis_components/set_params.sh
<a id="__codelineno-61-20" name="__codelineno-61-20" href="#__codelineno-61-20"></a>./pf_vf_access_test/set_params.sh
<a id="__codelineno-61-21" name="__codelineno-61-21" href="#__codelineno-61-21"></a>./port_gasket_test/set_params.sh
<a id="__codelineno-61-22" name="__codelineno-61-22" href="#__codelineno-61-22"></a>./qsfp_test/set_params.sh
<a id="__codelineno-61-23" name="__codelineno-61-23" href="#__codelineno-61-23"></a>./remote_stp_test/set_params.sh
<a id="__codelineno-61-24" name="__codelineno-61-24" href="#__codelineno-61-24"></a>./uart_csr/set_params.sh
</code></pre></div>
</li>
<li>
<p>Navigate to the unit test scripts directory.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-62-1" name="__codelineno-62-1" href="#__codelineno-62-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/sim/unit_test/scripts
</code></pre></div>
</li>
<li>
<p>Run regression test with the your desired options. For example, to simulate with the options to generate simulation files, run locally, use 8 processes, run the specified test list, use VCS simulator, and target the iseries-dk:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-63-1" name="__codelineno-63-1" href="#__codelineno-63-1"></a>python<span class="w"> </span>regress_run.py<span class="w"> </span>-g<span class="w"> </span>-l<span class="w"> </span>-n<span class="w"> </span><span class="m">8</span><span class="w"> </span>-k<span class="w"> </span>list<span class="w"> </span>-s<span class="w"> </span>vcs<span class="w"> </span>-b<span class="w"> </span>iseries-dk
</code></pre></div>
<blockquote>
<p><strong>Note:</strong> You may run all available tests by using <code>-k all</code> instead of creating and using <code>-k list</code>, however not all tests are supported depending on the target board.</p>
</blockquote>
</li>
<li>
<p>Once all tests are complete, check that the tests have passed.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-64-1" name="__codelineno-64-1" href="#__codelineno-64-1"></a>Passing<span class="w"> </span>Unit<span class="w"> </span>Tests:24/24<span class="w"> </span>&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;
<a id="__codelineno-64-2" name="__codelineno-64-2" href="#__codelineno-64-2"></a><span class="w">   </span>bfm_test:...............<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:01:14.600452
<a id="__codelineno-64-3" name="__codelineno-64-3" href="#__codelineno-64-3"></a><span class="w">   </span>csr_test:...............<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:01:30.972054
<a id="__codelineno-64-4" name="__codelineno-64-4" href="#__codelineno-64-4"></a><span class="w">   </span>dfh_walker:.............<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:01:15.179127
<a id="__codelineno-64-5" name="__codelineno-64-5" href="#__codelineno-64-5"></a><span class="w">   </span>flr:....................<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:01:14.579890
<a id="__codelineno-64-6" name="__codelineno-64-6" href="#__codelineno-64-6"></a><span class="w">   </span>fme_csr_access:.........<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:00:48.545993
<a id="__codelineno-64-7" name="__codelineno-64-7" href="#__codelineno-64-7"></a><span class="w">   </span>fme_csr_directed:.......<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:00:54.702789
<a id="__codelineno-64-8" name="__codelineno-64-8" href="#__codelineno-64-8"></a><span class="w">   </span>he_lb_test:.............<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:02:11.371956
<a id="__codelineno-64-9" name="__codelineno-64-9" href="#__codelineno-64-9"></a><span class="w">   </span>he_mem_lb_test:.........<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:41:32.226191
<a id="__codelineno-64-10" name="__codelineno-64-10" href="#__codelineno-64-10"></a><span class="w">   </span>he_null_test:...........<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:01:11.791063
<a id="__codelineno-64-11" name="__codelineno-64-11" href="#__codelineno-64-11"></a><span class="w">   </span>hssi_csr_test:..........<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:44:10.611323
<a id="__codelineno-64-12" name="__codelineno-64-12" href="#__codelineno-64-12"></a><span class="w">   </span>hssi_kpi_test:..........<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:2:28:24.465424
<a id="__codelineno-64-13" name="__codelineno-64-13" href="#__codelineno-64-13"></a><span class="w">   </span>hssi_test:..............<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:2:23:52.603328
<a id="__codelineno-64-14" name="__codelineno-64-14" href="#__codelineno-64-14"></a><span class="w">   </span>indirect_csr:...........<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:01:02.535460
<a id="__codelineno-64-15" name="__codelineno-64-15" href="#__codelineno-64-15"></a><span class="w">   </span>mem_ss_csr_test:........<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:23:37.683859
<a id="__codelineno-64-16" name="__codelineno-64-16" href="#__codelineno-64-16"></a><span class="w">   </span>mem_ss_rst_test:........<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:45:19.603426
<a id="__codelineno-64-17" name="__codelineno-64-17" href="#__codelineno-64-17"></a><span class="w">   </span>mem_tg_test:............<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:28:59.823955
<a id="__codelineno-64-18" name="__codelineno-64-18" href="#__codelineno-64-18"></a><span class="w">   </span>pcie_ats_basic_test:....<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:01:10.104139
<a id="__codelineno-64-19" name="__codelineno-64-19" href="#__codelineno-64-19"></a><span class="w">   </span>pcie_csr_test:..........<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:01:10.891950
<a id="__codelineno-64-20" name="__codelineno-64-20" href="#__codelineno-64-20"></a><span class="w">   </span>pcie_ss_axis_components:<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:02:04.448343
<a id="__codelineno-64-21" name="__codelineno-64-21" href="#__codelineno-64-21"></a><span class="w">   </span>pf_vf_access_test:......<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:01:09.465886
<a id="__codelineno-64-22" name="__codelineno-64-22" href="#__codelineno-64-22"></a><span class="w">   </span>port_gasket_test:.......<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:01:11.912088
<a id="__codelineno-64-23" name="__codelineno-64-23" href="#__codelineno-64-23"></a><span class="w">   </span>qsfp_test:..............<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:05:10.887379
<a id="__codelineno-64-24" name="__codelineno-64-24" href="#__codelineno-64-24"></a><span class="w">   </span>remote_stp_test:........<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:01:14.684407
<a id="__codelineno-64-25" name="__codelineno-64-25" href="#__codelineno-64-25"></a><span class="w">   </span>uart_csr:...............<span class="w"> </span>PASS<span class="w"> </span>--<span class="w"> </span>Time<span class="w"> </span>Elapsed:0:01:34.763679
<a id="__codelineno-64-26" name="__codelineno-64-26" href="#__codelineno-64-26"></a>Failing<span class="w"> </span>Unit<span class="w"> </span>Tests:<span class="w"> </span><span class="m">0</span>/24<span class="w"> </span>&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;
<a id="__codelineno-64-27" name="__codelineno-64-27" href="#__codelineno-64-27"></a>&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;&gt;
<a id="__codelineno-64-28" name="__codelineno-64-28" href="#__codelineno-64-28"></a><span class="w">      </span>Number<span class="w"> </span>of<span class="w"> </span>Unit<span class="w"> </span><span class="nb">test</span><span class="w"> </span>results<span class="w"> </span>captured:<span class="w"> </span><span class="m">24</span>
<a id="__codelineno-64-29" name="__codelineno-64-29" href="#__codelineno-64-29"></a><span class="w">      </span>Number<span class="w"> </span>of<span class="w"> </span>Unit<span class="w"> </span><span class="nb">test</span><span class="w"> </span>results<span class="w"> </span>passing.:<span class="w"> </span><span class="m">24</span>
<a id="__codelineno-64-30" name="__codelineno-64-30" href="#__codelineno-64-30"></a><span class="w">      </span>Number<span class="w"> </span>of<span class="w"> </span>Unit<span class="w"> </span><span class="nb">test</span><span class="w"> </span>results<span class="w"> </span>failing.:<span class="w">  </span><span class="m">0</span>
</code></pre></div>
</li>
</ol>
<h2 id="4-fim-customization"><strong>4. <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Customization</strong><a class="headerlink" href="#4-fim-customization" title="Permanent link">&para;</a></h2>
<p>This section describes how to perform specific customizations of the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>, and provides step-by-step walkthroughs for these customizations. Each walkthrough can be done independently. These walkthroughs require a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment. The <em><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Customization Walkthroughs</em> table lists the walkthroughs that are provided in this section. Some walkthroughs include steps for testing on hardware. Testing on hardware requires that you have a deployment environment set up. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/user_guides/ug_qs_ofs_iseries/ug_qs_ofs_iseries/">Getting Started Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 PCIe Attach FPGAs (I-Series Development Kit (2xR-Tile, 1xF-Tile))</a> for instructions on setting up a deployment environment.</p>
<p><em>Table: <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Customization Walkthroughs</em></p>
<table>
<thead>
<tr>
<th>Customization Walkthrough Name</th>
</tr>
</thead>
<tbody>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#412-walkthrough-add-a-new-module-to-the-ofs-fim">Add a new module to the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#413-walkthrough-modify-and-run-unit-tests-for-a-fim-that-has-a-new-module">Modify and run unit tests for a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that has a new module</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#414-walkthrough-hardware-test-a-fim-that-has-a-new-module">Hardware test a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that has a new module</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#415-walkthrough-debug-the-fim-with-signal-tap">Debug the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with Signal Tap</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#421-walkthrough-compile-the-fim-in-preparation-for-designing-your-afu">Compile the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> in preparation for designing your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#431-walkthrough-resize-the-partial-reconfiguration-region">Resize the Partial Reconfiguration Region</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#4431-walkthrough-modify-the-pcie-sub-system-and-pfvf-mux-configuration-using-ofss">Modify the PCIe Sub-System and PF/VF MUX Configuration Using OFSS</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#4441-walkthrough-modify-pcie-configuration-using-ip-presets">Modify PCIe Configuration Using IP Presets</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#461-walkthrough-migrate-to-a-different-agilex-device-number">Migrate to a Different Agilex Device Number</a></td>
</tr>
<tr>
<td><a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#471-walkthrough-modify-the-ethernet-sub-system-to-1x400gbe">Modify the Ethernet Sub-System to 1x400GbE</a></td>
</tr>
</tbody>
</table>
<h3 id="41-adding-a-new-module-to-the-fim"><strong>4.1 Adding a new module to the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#41-adding-a-new-module-to-the-fim" title="Permanent link">&para;</a></h3>
<p>This section provides a information for adding a custom module to the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>, simulating the new design, compiling the new design, implementing and testing the new design on hardware, and debugging the new design on hardware.</p>
<h4 id="411-hello-fim-theory-of-operation"><strong>4.1.1 Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Theory of Operation</strong><a class="headerlink" href="#411-hello-fim-theory-of-operation" title="Permanent link">&para;</a></h4>
<p>If you intend to add a new module to the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> area, then you will need to inform the host software of the new module. The <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> exposes its functionalities to host software through a set of CSR registers that are mapped to an <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> region (Memory Mapped IO). This set of CSR registers and their operation is described in <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> Regions.</p>
<p>See FPGA Device Feature List (<abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr>) Framework Overview for a description of the software process to read and process the linked list of Device Feature Header (DFH) CSRs within a FPGA.</p>
<p>This example will add a <code>hello_fim</code> module to the design. The Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> example adds a simple DFH register and 64bit scratchpad register connected to the Board Peripheral Fabric (BPF) that can be accessed by the Host. You can use this example as the basis for adding a new feature to your <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<p>For the purposes of this example, the <code>hello_fim</code> module instantiation sets the DFH feature ID (<code>FEAT_ID</code>) to 0x100 which is not currently defined. Using an undefined feature ID will result in no driver being used. Normally, a defined feature ID will be used to associate a specific driver with the FPGA module. Refer to the <a href="https://github.com/OFS/dfl-feature-id/blob/main/dfl-feature-ids.rst">Device Feature List Feature IDs</a> for a list of <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr> feature types and IDs. If you are adding a new module to your design, make sure the Type/ID pair does not conflict with existing Type/ID pairs. You may reserve Type/ID pairs by submitting a pull request at the link above.</p>
<p>The Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design can be verified by Unit Level simulation, Universal Verification Methodology (<abbr title="Universal Verification Methodology, A modular, reusable, and scalable testbench structure via an API framework.">UVM</abbr>) simulation, and running in hardware on the iseries-dk card. The process for these are described in this section.</p>
<h5 id="4111-hello-fim-board-peripheral-fabric-bpf"><strong>4.1.1.1 Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Board Peripheral Fabric (BPF)</strong><a class="headerlink" href="#4111-hello-fim-board-peripheral-fabric-bpf" title="Permanent link">&para;</a></h5>
<p>The Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module will be connected to the Board Peripheral Fabric (BPF), and will be connected such that it can be mastered by the Host. The BPF is an interconnect generated by Platform Designer. The <em>Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> BPF Interface Diagram</em> figure shows the APF/BPF Master/Slave interactions, as well as the added Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module.</p>
<p><em>Figure: Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> BPF Interface Diagram</em></p>
<p><a class="glightbox" href="../images/hello_fim_apf_bpf.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="hello_fim_apf_bpf" src="../images/hello_fim_apf_bpf.png" /></a></p>
<p>The BPF fabric is defined in <code>$OFS_ROOTDIR/src/pd_qsys/fabric/bpf.txt</code>.</p>
<p>We will add the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module to an un-used address space in the <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> region. The <em>Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> Address Layout</em> table below shows the <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> region for the Host with the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module added at base address 0x16000.</p>
<p><em>Table: Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> Address Layout</em></p>
<table>
<thead>
<tr>
<th align="left">Offset</th>
<th align="left">Feature CSR set</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left">0x00000</td>
<td align="left"><abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></td>
</tr>
<tr>
<td align="left">0x10000</td>
<td align="left">PCIe Interface</td>
</tr>
<tr>
<td align="left">0x12000</td>
<td align="left">QSFP Controller 0</td>
</tr>
<tr>
<td align="left">0x13000</td>
<td align="left">QSFP Controller 1</td>
</tr>
<tr>
<td align="left">0x14000</td>
<td align="left">HSSI Interface</td>
</tr>
<tr>
<td align="left">0x15000</td>
<td align="left">EMIF Interface</td>
</tr>
<tr>
<td align="left"><strong>0x16000</strong></td>
<td align="left"><strong>Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong></td>
</tr>
</tbody>
</table>
<h5 id="4112-hello-fim-csr"><strong>4.1.1.2 Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> CSR</strong><a class="headerlink" href="#4112-hello-fim-csr" title="Permanent link">&para;</a></h5>
<p>The Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> CSR will consist of the three registers shown in the <em>Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> CSR</em> table below. The DFH and Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> ID registers are read-only. The Scratchpad register supports read and write accesses.</p>
<p><em>Table: Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> CSR</em></p>
<table>
<thead>
<tr>
<th align="left">Offset</th>
<th align="left">Attribute</th>
<th align="left">Description</th>
<th align="left">Default Value</th>
</tr>
</thead>
<tbody>
<tr>
<td align="left">0x016000</td>
<td align="left">RO</td>
<td align="left">DFH(Device Feature Headers) register</td>
<td align="left">0x30000006a0000100</td>
</tr>
<tr>
<td align="left">0x016030</td>
<td align="left">RW</td>
<td align="left">Scrachpad register</td>
<td align="left">0x0</td>
</tr>
<tr>
<td align="left">0x016038</td>
<td align="left">RO</td>
<td align="left">Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> ID register</td>
<td align="left">0x6626070150000034</td>
</tr>
</tbody>
</table>
<h4 id="412-walkthrough-add-a-new-module-to-the-ofs-fim"><strong>4.1.2 Walkthrough: Add a new module to the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#412-walkthrough-add-a-new-module-to-the-ofs-fim" title="Permanent link">&para;</a></h4>
<p>Perform the following steps to add a new module to the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that can be accessed by the Host.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Make hello_fim source directory</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-65-1" name="__codelineno-65-1" href="#__codelineno-65-1"></a>mkdir<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/src/hello_fim
</code></pre></div>
</li>
<li>
<p>Create <code>hello_fim_top.sv</code> file.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-66-1" name="__codelineno-66-1" href="#__codelineno-66-1"></a>touch<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/src/hello_fim/hello_fim_top.sv
</code></pre></div>
<p>Copy the following code into <code>hello_fim_top.sv</code>:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-67-1" name="__codelineno-67-1" href="#__codelineno-67-1"></a><span class="c1">// ***************************************************************************</span>
<a id="__codelineno-67-2" name="__codelineno-67-2" href="#__codelineno-67-2"></a><span class="c1">//                               INTEL CONFIDENTIAL</span>
<a id="__codelineno-67-3" name="__codelineno-67-3" href="#__codelineno-67-3"></a><span class="c1">//</span>
<a id="__codelineno-67-4" name="__codelineno-67-4" href="#__codelineno-67-4"></a><span class="c1">//        Copyright (C) 2023 Intel Corporation All Rights Reserved.</span>
<a id="__codelineno-67-5" name="__codelineno-67-5" href="#__codelineno-67-5"></a><span class="c1">//</span>
<a id="__codelineno-67-6" name="__codelineno-67-6" href="#__codelineno-67-6"></a><span class="c1">// The source code contained or described herein and all  documents related to</span>
<a id="__codelineno-67-7" name="__codelineno-67-7" href="#__codelineno-67-7"></a><span class="c1">// the  source  code  (&quot;Material&quot;)  are  owned  by  Intel  Corporation  or its</span>
<a id="__codelineno-67-8" name="__codelineno-67-8" href="#__codelineno-67-8"></a><span class="c1">// suppliers  or  licensors.    Title  to  the  Material  remains  with  Intel</span>
<a id="__codelineno-67-9" name="__codelineno-67-9" href="#__codelineno-67-9"></a><span class="c1">// Corporation or  its suppliers  and licensors.  The Material  contains trade</span>
<a id="__codelineno-67-10" name="__codelineno-67-10" href="#__codelineno-67-10"></a><span class="c1">// secrets  and  proprietary  and  confidential  information  of  Intel or its</span>
<a id="__codelineno-67-11" name="__codelineno-67-11" href="#__codelineno-67-11"></a><span class="c1">// suppliers and licensors.  The Material is protected  by worldwide copyright</span>
<a id="__codelineno-67-12" name="__codelineno-67-12" href="#__codelineno-67-12"></a><span class="c1">// and trade secret laws and treaty provisions. No part of the Material may be</span>
<a id="__codelineno-67-13" name="__codelineno-67-13" href="#__codelineno-67-13"></a><span class="c1">// used,   copied,   reproduced,   modified,   published,   uploaded,  posted,</span>
<a id="__codelineno-67-14" name="__codelineno-67-14" href="#__codelineno-67-14"></a><span class="c1">// transmitted,  distributed,  or  disclosed  in any way without Intel&#39;s prior</span>
<a id="__codelineno-67-15" name="__codelineno-67-15" href="#__codelineno-67-15"></a><span class="c1">// express written permission.</span>
<a id="__codelineno-67-16" name="__codelineno-67-16" href="#__codelineno-67-16"></a><span class="c1">//</span>
<a id="__codelineno-67-17" name="__codelineno-67-17" href="#__codelineno-67-17"></a><span class="c1">// No license under any patent,  copyright, trade secret or other intellectual</span>
<a id="__codelineno-67-18" name="__codelineno-67-18" href="#__codelineno-67-18"></a><span class="c1">// property  right  is  granted  to  or  conferred  upon  you by disclosure or</span>
<a id="__codelineno-67-19" name="__codelineno-67-19" href="#__codelineno-67-19"></a><span class="c1">// delivery  of  the  Materials, either expressly, by implication, inducement,</span>
<a id="__codelineno-67-20" name="__codelineno-67-20" href="#__codelineno-67-20"></a><span class="c1">// estoppel or otherwise.  Any license under such intellectual property rights</span>
<a id="__codelineno-67-21" name="__codelineno-67-21" href="#__codelineno-67-21"></a><span class="c1">// must be express and approved by Intel in writing.</span>
<a id="__codelineno-67-22" name="__codelineno-67-22" href="#__codelineno-67-22"></a><span class="c1">//</span>
<a id="__codelineno-67-23" name="__codelineno-67-23" href="#__codelineno-67-23"></a><span class="c1">// You will not, and will not allow any third party to modify, adapt, enhance, </span>
<a id="__codelineno-67-24" name="__codelineno-67-24" href="#__codelineno-67-24"></a><span class="c1">// disassemble, decompile, reverse engineer, change or create derivative works </span>
<a id="__codelineno-67-25" name="__codelineno-67-25" href="#__codelineno-67-25"></a><span class="c1">// from the Software except and only to the extent as specifically required by </span>
<a id="__codelineno-67-26" name="__codelineno-67-26" href="#__codelineno-67-26"></a><span class="c1">// mandatory applicable laws or any applicable third party license terms </span>
<a id="__codelineno-67-27" name="__codelineno-67-27" href="#__codelineno-67-27"></a><span class="c1">// accompanying the Software.</span>
<a id="__codelineno-67-28" name="__codelineno-67-28" href="#__codelineno-67-28"></a><span class="c1">//</span>
<a id="__codelineno-67-29" name="__codelineno-67-29" href="#__codelineno-67-29"></a><span class="c1">// -----------------------------------------------------------------------------</span>
<a id="__codelineno-67-30" name="__codelineno-67-30" href="#__codelineno-67-30"></a><span class="c1">// Engineer     : </span>
<a id="__codelineno-67-31" name="__codelineno-67-31" href="#__codelineno-67-31"></a><span class="c1">// Create Date  : September 2023</span>
<a id="__codelineno-67-32" name="__codelineno-67-32" href="#__codelineno-67-32"></a><span class="c1">// Module Name  : hello_fim_top.sv</span>
<a id="__codelineno-67-33" name="__codelineno-67-33" href="#__codelineno-67-33"></a><span class="c1">// Project      : OFS</span>
<a id="__codelineno-67-34" name="__codelineno-67-34" href="#__codelineno-67-34"></a><span class="c1">// -----------------------------------------------------------------------------</span>
<a id="__codelineno-67-35" name="__codelineno-67-35" href="#__codelineno-67-35"></a><span class="c1">//</span>
<a id="__codelineno-67-36" name="__codelineno-67-36" href="#__codelineno-67-36"></a><span class="c1">// Description: </span>
<a id="__codelineno-67-37" name="__codelineno-67-37" href="#__codelineno-67-37"></a><span class="c1">// This is a simple module that implements DFH registers and </span>
<a id="__codelineno-67-38" name="__codelineno-67-38" href="#__codelineno-67-38"></a><span class="c1">// AVMM address decoding logic.</span>
<a id="__codelineno-67-39" name="__codelineno-67-39" href="#__codelineno-67-39"></a>
<a id="__codelineno-67-40" name="__codelineno-67-40" href="#__codelineno-67-40"></a><span class="k">module</span><span class="w"> </span><span class="n">hello_fim_top</span><span class="w">  </span><span class="p">#(</span>
<a id="__codelineno-67-41" name="__codelineno-67-41" href="#__codelineno-67-41"></a><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="n">ADDR_WIDTH</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">12</span><span class="p">,</span><span class="w"> </span>
<a id="__codelineno-67-42" name="__codelineno-67-42" href="#__codelineno-67-42"></a><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="n">DATA_WIDTH</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">64</span><span class="p">,</span><span class="w"> </span>
<a id="__codelineno-67-43" name="__codelineno-67-43" href="#__codelineno-67-43"></a><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="kt">bit</span><span class="w"> </span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">FEAT_ID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">12&#39;h100</span><span class="p">,</span>
<a id="__codelineno-67-44" name="__codelineno-67-44" href="#__codelineno-67-44"></a><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="kt">bit</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">FEAT_VER</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">4&#39;h0</span><span class="p">,</span>
<a id="__codelineno-67-45" name="__codelineno-67-45" href="#__codelineno-67-45"></a><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="kt">bit</span><span class="w"> </span><span class="p">[</span><span class="mh">23</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">NEXT_DFH_OFFSET</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">24&#39;h1000</span><span class="p">,</span>
<a id="__codelineno-67-46" name="__codelineno-67-46" href="#__codelineno-67-46"></a><span class="w">   </span><span class="k">parameter</span><span class="w"> </span><span class="kt">bit</span><span class="w"> </span><span class="n">END_OF_LIST</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span>
<a id="__codelineno-67-47" name="__codelineno-67-47" href="#__codelineno-67-47"></a><span class="p">)(</span>
<a id="__codelineno-67-48" name="__codelineno-67-48" href="#__codelineno-67-48"></a><span class="w">   </span><span class="k">input</span><span class="w">  </span><span class="kt">logic</span><span class="w">    </span><span class="n">clk</span><span class="p">,</span>
<a id="__codelineno-67-49" name="__codelineno-67-49" href="#__codelineno-67-49"></a><span class="w">   </span><span class="k">input</span><span class="w">  </span><span class="kt">logic</span><span class="w">    </span><span class="n">reset</span><span class="p">,</span>
<a id="__codelineno-67-50" name="__codelineno-67-50" href="#__codelineno-67-50"></a><span class="c1">// -----------------------------------------------------------</span>
<a id="__codelineno-67-51" name="__codelineno-67-51" href="#__codelineno-67-51"></a><span class="c1">//  AXI4LITE Interface</span>
<a id="__codelineno-67-52" name="__codelineno-67-52" href="#__codelineno-67-52"></a><span class="c1">// -----------------------------------------------------------</span>
<a id="__codelineno-67-53" name="__codelineno-67-53" href="#__codelineno-67-53"></a><span class="w">   </span><span class="n">ofs_fim_axi_lite_if</span><span class="p">.</span><span class="n">slave</span><span class="w">   </span><span class="n">csr_lite_if</span>
<a id="__codelineno-67-54" name="__codelineno-67-54" href="#__codelineno-67-54"></a><span class="p">);</span>
<a id="__codelineno-67-55" name="__codelineno-67-55" href="#__codelineno-67-55"></a>
<a id="__codelineno-67-56" name="__codelineno-67-56" href="#__codelineno-67-56"></a><span class="kn">import</span> <span class="nn">ofs_fim_cfg_pkg::*</span><span class="p">;</span>
<a id="__codelineno-67-57" name="__codelineno-67-57" href="#__codelineno-67-57"></a><span class="kn">import</span> <span class="nn">ofs_csr_pkg::*</span><span class="p">;</span>
<a id="__codelineno-67-58" name="__codelineno-67-58" href="#__codelineno-67-58"></a>
<a id="__codelineno-67-59" name="__codelineno-67-59" href="#__codelineno-67-59"></a><span class="c1">//-------------------------------------</span>
<a id="__codelineno-67-60" name="__codelineno-67-60" href="#__codelineno-67-60"></a><span class="c1">// Signals</span>
<a id="__codelineno-67-61" name="__codelineno-67-61" href="#__codelineno-67-61"></a><span class="c1">//-------------------------------------</span>
<a id="__codelineno-67-62" name="__codelineno-67-62" href="#__codelineno-67-62"></a><span class="w">   </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">              </span><span class="n">csr_waddr</span><span class="p">;</span>
<a id="__codelineno-67-63" name="__codelineno-67-63" href="#__codelineno-67-63"></a><span class="w">   </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">              </span><span class="n">csr_wdata</span><span class="p">;</span>
<a id="__codelineno-67-64" name="__codelineno-67-64" href="#__codelineno-67-64"></a><span class="w">   </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">/</span><span class="mh">8</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">            </span><span class="n">csr_wstrb</span><span class="p">;</span>
<a id="__codelineno-67-65" name="__codelineno-67-65" href="#__codelineno-67-65"></a><span class="w">   </span><span class="kt">logic</span><span class="w">                               </span><span class="n">csr_write</span><span class="p">;</span>
<a id="__codelineno-67-66" name="__codelineno-67-66" href="#__codelineno-67-66"></a><span class="w">   </span><span class="kt">logic</span><span class="w">                               </span><span class="n">csr_slv_wready</span><span class="p">;</span>
<a id="__codelineno-67-67" name="__codelineno-67-67" href="#__codelineno-67-67"></a><span class="w">   </span><span class="n">csr_access_type_t</span><span class="w">                   </span><span class="n">csr_write_type</span><span class="p">;</span>
<a id="__codelineno-67-68" name="__codelineno-67-68" href="#__codelineno-67-68"></a>
<a id="__codelineno-67-69" name="__codelineno-67-69" href="#__codelineno-67-69"></a><span class="w">   </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">              </span><span class="n">csr_raddr</span><span class="p">;</span>
<a id="__codelineno-67-70" name="__codelineno-67-70" href="#__codelineno-67-70"></a><span class="w">   </span><span class="kt">logic</span><span class="w">                               </span><span class="n">csr_read</span><span class="p">;</span>
<a id="__codelineno-67-71" name="__codelineno-67-71" href="#__codelineno-67-71"></a><span class="w">   </span><span class="kt">logic</span><span class="w">                               </span><span class="n">csr_read_32b</span><span class="p">;</span>
<a id="__codelineno-67-72" name="__codelineno-67-72" href="#__codelineno-67-72"></a><span class="w">   </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">DATA_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">              </span><span class="n">csr_readdata</span><span class="p">;</span>
<a id="__codelineno-67-73" name="__codelineno-67-73" href="#__codelineno-67-73"></a><span class="w">   </span><span class="kt">logic</span><span class="w">                               </span><span class="n">csr_readdata_valid</span><span class="p">;</span>
<a id="__codelineno-67-74" name="__codelineno-67-74" href="#__codelineno-67-74"></a><span class="w">   </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="n">ADDR_WIDTH</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">              </span><span class="n">csr_addr</span><span class="p">;</span>
<a id="__codelineno-67-75" name="__codelineno-67-75" href="#__codelineno-67-75"></a>
<a id="__codelineno-67-76" name="__codelineno-67-76" href="#__codelineno-67-76"></a><span class="w">   </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">                        </span><span class="n">com_csr_writedata</span><span class="p">;</span>
<a id="__codelineno-67-77" name="__codelineno-67-77" href="#__codelineno-67-77"></a><span class="w">   </span><span class="kt">logic</span><span class="w">                               </span><span class="n">com_csr_read</span><span class="p">;</span>
<a id="__codelineno-67-78" name="__codelineno-67-78" href="#__codelineno-67-78"></a><span class="w">   </span><span class="kt">logic</span><span class="w">                               </span><span class="n">com_csr_write</span><span class="p">;</span>
<a id="__codelineno-67-79" name="__codelineno-67-79" href="#__codelineno-67-79"></a><span class="w">   </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">                        </span><span class="n">com_csr_readdata</span><span class="p">;</span>
<a id="__codelineno-67-80" name="__codelineno-67-80" href="#__codelineno-67-80"></a><span class="w">   </span><span class="kt">logic</span><span class="w">                               </span><span class="n">com_csr_readdatavalid</span><span class="p">;</span>
<a id="__codelineno-67-81" name="__codelineno-67-81" href="#__codelineno-67-81"></a><span class="w">   </span><span class="kt">logic</span><span class="w"> </span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">                         </span><span class="n">com_csr_address</span><span class="p">;</span>
<a id="__codelineno-67-82" name="__codelineno-67-82" href="#__codelineno-67-82"></a>
<a id="__codelineno-67-83" name="__codelineno-67-83" href="#__codelineno-67-83"></a><span class="c1">// AXI-M CSR interfaces</span>
<a id="__codelineno-67-84" name="__codelineno-67-84" href="#__codelineno-67-84"></a><span class="n">ofs_fim_axi_mmio_if</span><span class="w"> </span><span class="p">#(</span>
<a id="__codelineno-67-85" name="__codelineno-67-85" href="#__codelineno-67-85"></a><span class="w">   </span><span class="p">.</span><span class="n">AWID_WIDTH</span><span class="w">   </span><span class="p">(</span><span class="n">ofs_fim_cfg_pkg</span><span class="o">::</span><span class="n">MMIO_TID_WIDTH</span><span class="p">),</span>
<a id="__codelineno-67-86" name="__codelineno-67-86" href="#__codelineno-67-86"></a><span class="w">   </span><span class="p">.</span><span class="n">AWADDR_WIDTH</span><span class="w"> </span><span class="p">(</span><span class="n">ADDR_WIDTH</span><span class="p">),</span>
<a id="__codelineno-67-87" name="__codelineno-67-87" href="#__codelineno-67-87"></a><span class="w">   </span><span class="p">.</span><span class="n">WDATA_WIDTH</span><span class="w">  </span><span class="p">(</span><span class="n">ofs_fim_cfg_pkg</span><span class="o">::</span><span class="n">MMIO_DATA_WIDTH</span><span class="p">),</span>
<a id="__codelineno-67-88" name="__codelineno-67-88" href="#__codelineno-67-88"></a><span class="w">   </span><span class="p">.</span><span class="n">ARID_WIDTH</span><span class="w">   </span><span class="p">(</span><span class="n">ofs_fim_cfg_pkg</span><span class="o">::</span><span class="n">MMIO_TID_WIDTH</span><span class="p">),</span>
<a id="__codelineno-67-89" name="__codelineno-67-89" href="#__codelineno-67-89"></a><span class="w">   </span><span class="p">.</span><span class="n">ARADDR_WIDTH</span><span class="w"> </span><span class="p">(</span><span class="n">ADDR_WIDTH</span><span class="p">),</span>
<a id="__codelineno-67-90" name="__codelineno-67-90" href="#__codelineno-67-90"></a><span class="w">   </span><span class="p">.</span><span class="n">RDATA_WIDTH</span><span class="w">  </span><span class="p">(</span><span class="n">ofs_fim_cfg_pkg</span><span class="o">::</span><span class="n">MMIO_DATA_WIDTH</span><span class="p">)</span>
<a id="__codelineno-67-91" name="__codelineno-67-91" href="#__codelineno-67-91"></a><span class="p">)</span><span class="w"> </span><span class="n">csr_if</span><span class="p">();</span>
<a id="__codelineno-67-92" name="__codelineno-67-92" href="#__codelineno-67-92"></a>
<a id="__codelineno-67-93" name="__codelineno-67-93" href="#__codelineno-67-93"></a><span class="c1">// AXI4-lite to AXI-M adapter</span>
<a id="__codelineno-67-94" name="__codelineno-67-94" href="#__codelineno-67-94"></a><span class="n">axi_lite2mmio</span><span class="w"> </span><span class="n">axi_lite2mmio</span><span class="w"> </span><span class="p">(</span>
<a id="__codelineno-67-95" name="__codelineno-67-95" href="#__codelineno-67-95"></a><span class="w">   </span><span class="p">.</span><span class="n">clk</span><span class="w">       </span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
<a id="__codelineno-67-96" name="__codelineno-67-96" href="#__codelineno-67-96"></a><span class="w">   </span><span class="p">.</span><span class="n">rst_n</span><span class="w">     </span><span class="p">(</span><span class="o">~</span><span class="n">reset</span><span class="p">),</span>
<a id="__codelineno-67-97" name="__codelineno-67-97" href="#__codelineno-67-97"></a><span class="w">   </span><span class="p">.</span><span class="n">lite_if</span><span class="w">   </span><span class="p">(</span><span class="n">csr_lite_if</span><span class="p">),</span>
<a id="__codelineno-67-98" name="__codelineno-67-98" href="#__codelineno-67-98"></a><span class="w">   </span><span class="p">.</span><span class="n">mmio_if</span><span class="w">   </span><span class="p">(</span><span class="n">csr_if</span><span class="p">)</span>
<a id="__codelineno-67-99" name="__codelineno-67-99" href="#__codelineno-67-99"></a><span class="p">);</span>
<a id="__codelineno-67-100" name="__codelineno-67-100" href="#__codelineno-67-100"></a>
<a id="__codelineno-67-101" name="__codelineno-67-101" href="#__codelineno-67-101"></a><span class="c1">//---------------------------------</span>
<a id="__codelineno-67-102" name="__codelineno-67-102" href="#__codelineno-67-102"></a><span class="c1">// Map AXI write/read request to CSR write/read,</span>
<a id="__codelineno-67-103" name="__codelineno-67-103" href="#__codelineno-67-103"></a><span class="c1">// and send the write/read response back</span>
<a id="__codelineno-67-104" name="__codelineno-67-104" href="#__codelineno-67-104"></a><span class="c1">//---------------------------------</span>
<a id="__codelineno-67-105" name="__codelineno-67-105" href="#__codelineno-67-105"></a><span class="n">ofs_fim_axi_csr_slave</span><span class="w"> </span><span class="p">#(</span>
<a id="__codelineno-67-106" name="__codelineno-67-106" href="#__codelineno-67-106"></a><span class="w">   </span><span class="p">.</span><span class="n">ADDR_WIDTH</span><span class="w"> </span><span class="p">(</span><span class="n">ADDR_WIDTH</span><span class="p">),</span>
<a id="__codelineno-67-107" name="__codelineno-67-107" href="#__codelineno-67-107"></a><span class="w">   </span><span class="p">.</span><span class="n">USE_SLV_READY</span><span class="w"> </span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">)</span>
<a id="__codelineno-67-108" name="__codelineno-67-108" href="#__codelineno-67-108"></a>
<a id="__codelineno-67-109" name="__codelineno-67-109" href="#__codelineno-67-109"></a><span class="w">   </span><span class="p">)</span><span class="w"> </span><span class="n">csr_slave</span><span class="w"> </span><span class="p">(</span>
<a id="__codelineno-67-110" name="__codelineno-67-110" href="#__codelineno-67-110"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_if</span><span class="w">             </span><span class="p">(</span><span class="n">csr_if</span><span class="p">),</span>
<a id="__codelineno-67-111" name="__codelineno-67-111" href="#__codelineno-67-111"></a>
<a id="__codelineno-67-112" name="__codelineno-67-112" href="#__codelineno-67-112"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_write</span><span class="w">          </span><span class="p">(</span><span class="n">csr_write</span><span class="p">),</span>
<a id="__codelineno-67-113" name="__codelineno-67-113" href="#__codelineno-67-113"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_waddr</span><span class="w">          </span><span class="p">(</span><span class="n">csr_waddr</span><span class="p">),</span>
<a id="__codelineno-67-114" name="__codelineno-67-114" href="#__codelineno-67-114"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_write_type</span><span class="w">     </span><span class="p">(</span><span class="n">csr_write_type</span><span class="p">),</span>
<a id="__codelineno-67-115" name="__codelineno-67-115" href="#__codelineno-67-115"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_wdata</span><span class="w">          </span><span class="p">(</span><span class="n">csr_wdata</span><span class="p">),</span>
<a id="__codelineno-67-116" name="__codelineno-67-116" href="#__codelineno-67-116"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_wstrb</span><span class="w">          </span><span class="p">(</span><span class="n">csr_wstrb</span><span class="p">),</span>
<a id="__codelineno-67-117" name="__codelineno-67-117" href="#__codelineno-67-117"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_slv_wready</span><span class="w">     </span><span class="p">(</span><span class="n">csr_slv_wready</span><span class="p">),</span>
<a id="__codelineno-67-118" name="__codelineno-67-118" href="#__codelineno-67-118"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_read</span><span class="w">           </span><span class="p">(</span><span class="n">csr_read</span><span class="p">),</span>
<a id="__codelineno-67-119" name="__codelineno-67-119" href="#__codelineno-67-119"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_raddr</span><span class="w">          </span><span class="p">(</span><span class="n">csr_raddr</span><span class="p">),</span>
<a id="__codelineno-67-120" name="__codelineno-67-120" href="#__codelineno-67-120"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_read_32b</span><span class="w">       </span><span class="p">(</span><span class="n">csr_read_32b</span><span class="p">),</span>
<a id="__codelineno-67-121" name="__codelineno-67-121" href="#__codelineno-67-121"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_readdata</span><span class="w">       </span><span class="p">(</span><span class="n">csr_readdata</span><span class="p">),</span>
<a id="__codelineno-67-122" name="__codelineno-67-122" href="#__codelineno-67-122"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_readdata_valid</span><span class="w"> </span><span class="p">(</span><span class="n">csr_readdata_valid</span><span class="p">)</span>
<a id="__codelineno-67-123" name="__codelineno-67-123" href="#__codelineno-67-123"></a><span class="p">);</span>
<a id="__codelineno-67-124" name="__codelineno-67-124" href="#__codelineno-67-124"></a>
<a id="__codelineno-67-125" name="__codelineno-67-125" href="#__codelineno-67-125"></a><span class="c1">// Address mapping</span>
<a id="__codelineno-67-126" name="__codelineno-67-126" href="#__codelineno-67-126"></a><span class="k">assign</span><span class="w"> </span><span class="n">csr_addr</span><span class="w">             </span><span class="o">=</span><span class="w"> </span><span class="n">csr_write</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">csr_waddr</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">csr_raddr</span><span class="p">;</span>
<a id="__codelineno-67-127" name="__codelineno-67-127" href="#__codelineno-67-127"></a><span class="k">assign</span><span class="w"> </span><span class="n">com_csr_address</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="n">csr_addr</span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span><span class="w">  </span><span class="c1">// byte address</span>
<a id="__codelineno-67-128" name="__codelineno-67-128" href="#__codelineno-67-128"></a><span class="k">assign</span><span class="w"> </span><span class="n">csr_slv_wready</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="w"> </span><span class="p">;</span>
<a id="__codelineno-67-129" name="__codelineno-67-129" href="#__codelineno-67-129"></a><span class="c1">// Write data mapping</span>
<a id="__codelineno-67-130" name="__codelineno-67-130" href="#__codelineno-67-130"></a><span class="k">assign</span><span class="w"> </span><span class="n">com_csr_writedata</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="n">csr_wdata</span><span class="p">;</span>
<a id="__codelineno-67-131" name="__codelineno-67-131" href="#__codelineno-67-131"></a>
<a id="__codelineno-67-132" name="__codelineno-67-132" href="#__codelineno-67-132"></a><span class="c1">// Read-Write mapping</span>
<a id="__codelineno-67-133" name="__codelineno-67-133" href="#__codelineno-67-133"></a><span class="k">always_comb</span>
<a id="__codelineno-67-134" name="__codelineno-67-134" href="#__codelineno-67-134"></a><span class="k">begin</span>
<a id="__codelineno-67-135" name="__codelineno-67-135" href="#__codelineno-67-135"></a><span class="w">   </span><span class="n">com_csr_read</span><span class="w">             </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a id="__codelineno-67-136" name="__codelineno-67-136" href="#__codelineno-67-136"></a><span class="w">   </span><span class="n">com_csr_write</span><span class="w">            </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a id="__codelineno-67-137" name="__codelineno-67-137" href="#__codelineno-67-137"></a><span class="w">   </span><span class="k">casez</span><span class="w"> </span><span class="p">(</span><span class="n">csr_addr</span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">6</span><span class="p">])</span>
<a id="__codelineno-67-138" name="__codelineno-67-138" href="#__codelineno-67-138"></a><span class="w">      </span><span class="mh">6&#39;h00</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span><span class="c1">// Common CSR</span>
<a id="__codelineno-67-139" name="__codelineno-67-139" href="#__codelineno-67-139"></a><span class="w">         </span><span class="n">com_csr_read</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="n">csr_read</span><span class="p">;</span>
<a id="__codelineno-67-140" name="__codelineno-67-140" href="#__codelineno-67-140"></a><span class="w">         </span><span class="n">com_csr_write</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="n">csr_write</span><span class="p">;</span>
<a id="__codelineno-67-141" name="__codelineno-67-141" href="#__codelineno-67-141"></a><span class="w">      </span><span class="k">end</span><span class="w">   </span>
<a id="__codelineno-67-142" name="__codelineno-67-142" href="#__codelineno-67-142"></a><span class="w">      </span><span class="k">default</span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-67-143" name="__codelineno-67-143" href="#__codelineno-67-143"></a><span class="w">         </span><span class="n">com_csr_read</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a id="__codelineno-67-144" name="__codelineno-67-144" href="#__codelineno-67-144"></a><span class="w">         </span><span class="n">com_csr_write</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a id="__codelineno-67-145" name="__codelineno-67-145" href="#__codelineno-67-145"></a><span class="w">      </span><span class="k">end</span>
<a id="__codelineno-67-146" name="__codelineno-67-146" href="#__codelineno-67-146"></a><span class="w">   </span><span class="k">endcase</span>
<a id="__codelineno-67-147" name="__codelineno-67-147" href="#__codelineno-67-147"></a><span class="k">end</span>
<a id="__codelineno-67-148" name="__codelineno-67-148" href="#__codelineno-67-148"></a>
<a id="__codelineno-67-149" name="__codelineno-67-149" href="#__codelineno-67-149"></a><span class="c1">// Read data mapping</span>
<a id="__codelineno-67-150" name="__codelineno-67-150" href="#__codelineno-67-150"></a><span class="k">always_comb</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-67-151" name="__codelineno-67-151" href="#__codelineno-67-151"></a><span class="w">   </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">com_csr_readdatavalid</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-67-152" name="__codelineno-67-152" href="#__codelineno-67-152"></a><span class="w">      </span><span class="n">csr_readdata</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="n">com_csr_readdata</span><span class="p">;</span>
<a id="__codelineno-67-153" name="__codelineno-67-153" href="#__codelineno-67-153"></a><span class="w">      </span><span class="n">csr_readdata_valid</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span>
<a id="__codelineno-67-154" name="__codelineno-67-154" href="#__codelineno-67-154"></a><span class="w">   </span><span class="k">end</span>
<a id="__codelineno-67-155" name="__codelineno-67-155" href="#__codelineno-67-155"></a><span class="w">   </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-67-156" name="__codelineno-67-156" href="#__codelineno-67-156"></a><span class="w">      </span><span class="n">csr_readdata</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="m">&#39;0</span><span class="p">;</span>
<a id="__codelineno-67-157" name="__codelineno-67-157" href="#__codelineno-67-157"></a><span class="w">      </span><span class="n">csr_readdata_valid</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a id="__codelineno-67-158" name="__codelineno-67-158" href="#__codelineno-67-158"></a><span class="w">   </span><span class="k">end</span>
<a id="__codelineno-67-159" name="__codelineno-67-159" href="#__codelineno-67-159"></a><span class="k">end</span>
<a id="__codelineno-67-160" name="__codelineno-67-160" href="#__codelineno-67-160"></a>
<a id="__codelineno-67-161" name="__codelineno-67-161" href="#__codelineno-67-161"></a><span class="n">hello_fim_com</span><span class="w">  </span><span class="p">#(</span>
<a id="__codelineno-67-162" name="__codelineno-67-162" href="#__codelineno-67-162"></a><span class="w">   </span><span class="p">.</span><span class="n">FEAT_ID</span><span class="w">          </span><span class="p">(</span><span class="n">FEAT_ID</span><span class="p">),</span>
<a id="__codelineno-67-163" name="__codelineno-67-163" href="#__codelineno-67-163"></a><span class="w">   </span><span class="p">.</span><span class="n">FEAT_VER</span><span class="w">         </span><span class="p">(</span><span class="n">FEAT_VER</span><span class="p">),</span>
<a id="__codelineno-67-164" name="__codelineno-67-164" href="#__codelineno-67-164"></a><span class="w">   </span><span class="p">.</span><span class="n">NEXT_DFH_OFFSET</span><span class="w">  </span><span class="p">(</span><span class="n">NEXT_DFH_OFFSET</span><span class="p">),</span>
<a id="__codelineno-67-165" name="__codelineno-67-165" href="#__codelineno-67-165"></a><span class="w">   </span><span class="p">.</span><span class="n">END_OF_LIST</span><span class="w">      </span><span class="p">(</span><span class="n">END_OF_LIST</span><span class="p">)</span>
<a id="__codelineno-67-166" name="__codelineno-67-166" href="#__codelineno-67-166"></a><span class="p">)</span><span class="w"> </span><span class="n">hello_fim_com_inst</span><span class="w"> </span><span class="p">(</span>
<a id="__codelineno-67-167" name="__codelineno-67-167" href="#__codelineno-67-167"></a><span class="w">   </span><span class="p">.</span><span class="n">clk</span><span class="w">                   </span><span class="p">(</span><span class="n">clk</span><span class="w">                     </span><span class="p">),</span>
<a id="__codelineno-67-168" name="__codelineno-67-168" href="#__codelineno-67-168"></a><span class="w">   </span><span class="p">.</span><span class="n">reset</span><span class="w">                 </span><span class="p">(</span><span class="n">reset</span><span class="w">                   </span><span class="p">),</span>
<a id="__codelineno-67-169" name="__codelineno-67-169" href="#__codelineno-67-169"></a><span class="w">   </span><span class="p">.</span><span class="n">writedata</span><span class="w">             </span><span class="p">(</span><span class="n">com_csr_writedata</span><span class="w">       </span><span class="p">),</span>
<a id="__codelineno-67-170" name="__codelineno-67-170" href="#__codelineno-67-170"></a><span class="w">   </span><span class="p">.</span><span class="n">read</span><span class="w">                  </span><span class="p">(</span><span class="n">com_csr_read</span><span class="w">            </span><span class="p">),</span>
<a id="__codelineno-67-171" name="__codelineno-67-171" href="#__codelineno-67-171"></a><span class="w">   </span><span class="p">.</span><span class="n">write</span><span class="w">                 </span><span class="p">(</span><span class="n">com_csr_write</span><span class="w">           </span><span class="p">),</span>
<a id="__codelineno-67-172" name="__codelineno-67-172" href="#__codelineno-67-172"></a><span class="w">   </span><span class="p">.</span><span class="n">byteenable</span><span class="w">            </span><span class="p">(</span><span class="mh">4&#39;hF</span><span class="w">                    </span><span class="p">),</span>
<a id="__codelineno-67-173" name="__codelineno-67-173" href="#__codelineno-67-173"></a><span class="w">   </span><span class="p">.</span><span class="n">readdata</span><span class="w">              </span><span class="p">(</span><span class="n">com_csr_readdata</span><span class="w">        </span><span class="p">),</span>
<a id="__codelineno-67-174" name="__codelineno-67-174" href="#__codelineno-67-174"></a><span class="w">   </span><span class="p">.</span><span class="n">readdatavalid</span><span class="w">         </span><span class="p">(</span><span class="n">com_csr_readdatavalid</span><span class="w">   </span><span class="p">),</span>
<a id="__codelineno-67-175" name="__codelineno-67-175" href="#__codelineno-67-175"></a><span class="w">   </span><span class="p">.</span><span class="n">address</span><span class="w">               </span><span class="p">(</span><span class="n">com_csr_address</span><span class="w">         </span><span class="p">)</span>
<a id="__codelineno-67-176" name="__codelineno-67-176" href="#__codelineno-67-176"></a><span class="w">   </span><span class="p">);</span>
<a id="__codelineno-67-177" name="__codelineno-67-177" href="#__codelineno-67-177"></a><span class="k">endmodule</span>
</code></pre></div>
</li>
<li>
<p>Create <code>hello_fim_com.sv</code> file.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-68-1" name="__codelineno-68-1" href="#__codelineno-68-1"></a>touch<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/src/hello_fim/hello_fim_com.sv
</code></pre></div>
<p>Copy the following code to <code>hello_fim_com.sv</code>:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-69-1" name="__codelineno-69-1" href="#__codelineno-69-1"></a><span class="k">module</span><span class="w"> </span><span class="n">hello_fim_com</span><span class="w"> </span><span class="p">#(</span>
<a id="__codelineno-69-2" name="__codelineno-69-2" href="#__codelineno-69-2"></a><span class="w">  </span><span class="k">parameter</span><span class="w"> </span><span class="kt">bit</span><span class="w"> </span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">FEAT_ID</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">12&#39;h100</span><span class="p">,</span>
<a id="__codelineno-69-3" name="__codelineno-69-3" href="#__codelineno-69-3"></a><span class="w">  </span><span class="k">parameter</span><span class="w"> </span><span class="kt">bit</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="n">FEAT_VER</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">4&#39;h0</span><span class="p">,</span>
<a id="__codelineno-69-4" name="__codelineno-69-4" href="#__codelineno-69-4"></a><span class="w">  </span><span class="k">parameter</span><span class="w"> </span><span class="kt">bit</span><span class="w"> </span><span class="p">[</span><span class="mh">23</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">NEXT_DFH_OFFSET</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">24&#39;h1000</span><span class="p">,</span>
<a id="__codelineno-69-5" name="__codelineno-69-5" href="#__codelineno-69-5"></a><span class="w">  </span><span class="k">parameter</span><span class="w"> </span><span class="kt">bit</span><span class="w"> </span><span class="n">END_OF_LIST</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span>
<a id="__codelineno-69-6" name="__codelineno-69-6" href="#__codelineno-69-6"></a><span class="p">)(</span>
<a id="__codelineno-69-7" name="__codelineno-69-7" href="#__codelineno-69-7"></a><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span>
<a id="__codelineno-69-8" name="__codelineno-69-8" href="#__codelineno-69-8"></a><span class="k">input</span><span class="w"> </span><span class="n">reset</span><span class="p">,</span>
<a id="__codelineno-69-9" name="__codelineno-69-9" href="#__codelineno-69-9"></a><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">writedata</span><span class="p">,</span>
<a id="__codelineno-69-10" name="__codelineno-69-10" href="#__codelineno-69-10"></a><span class="k">input</span><span class="w"> </span><span class="n">read</span><span class="p">,</span>
<a id="__codelineno-69-11" name="__codelineno-69-11" href="#__codelineno-69-11"></a><span class="k">input</span><span class="w"> </span><span class="n">write</span><span class="p">,</span>
<a id="__codelineno-69-12" name="__codelineno-69-12" href="#__codelineno-69-12"></a><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">3</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">byteenable</span><span class="p">,</span>
<a id="__codelineno-69-13" name="__codelineno-69-13" href="#__codelineno-69-13"></a><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">readdata</span><span class="p">,</span>
<a id="__codelineno-69-14" name="__codelineno-69-14" href="#__codelineno-69-14"></a><span class="k">output</span><span class="w"> </span><span class="kt">reg</span><span class="w"> </span><span class="n">readdatavalid</span><span class="p">,</span>
<a id="__codelineno-69-15" name="__codelineno-69-15" href="#__codelineno-69-15"></a><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">address</span>
<a id="__codelineno-69-16" name="__codelineno-69-16" href="#__codelineno-69-16"></a><span class="p">);</span>
<a id="__codelineno-69-17" name="__codelineno-69-17" href="#__codelineno-69-17"></a>
<a id="__codelineno-69-18" name="__codelineno-69-18" href="#__codelineno-69-18"></a><span class="kt">wire</span><span class="w"> </span><span class="n">reset_n</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="o">!</span><span class="n">reset</span><span class="p">;</span><span class="w">  </span>
<a id="__codelineno-69-19" name="__codelineno-69-19" href="#__codelineno-69-19"></a><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">rdata_comb</span><span class="p">;</span>
<a id="__codelineno-69-20" name="__codelineno-69-20" href="#__codelineno-69-20"></a><span class="kt">reg</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">scratch_reg</span><span class="p">;</span>
<a id="__codelineno-69-21" name="__codelineno-69-21" href="#__codelineno-69-21"></a>
<a id="__codelineno-69-22" name="__codelineno-69-22" href="#__codelineno-69-22"></a><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">reset_n</span><span class="w"> </span><span class="p">,</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w">  </span>
<a id="__codelineno-69-23" name="__codelineno-69-23" href="#__codelineno-69-23"></a><span class="w">   </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">reset_n</span><span class="p">)</span><span class="w"> </span><span class="n">readdata</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">64&#39;h0</span><span class="p">;</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="n">readdata</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">rdata_comb</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a id="__codelineno-69-24" name="__codelineno-69-24" href="#__codelineno-69-24"></a>
<a id="__codelineno-69-25" name="__codelineno-69-25" href="#__codelineno-69-25"></a><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">negedge</span><span class="w"> </span><span class="n">reset_n</span><span class="w"> </span><span class="p">,</span><span class="w"> </span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span>
<a id="__codelineno-69-26" name="__codelineno-69-26" href="#__codelineno-69-26"></a><span class="w">   </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">reset_n</span><span class="p">)</span><span class="w"> </span><span class="n">readdatavalid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="n">readdatavalid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">read</span><span class="p">;</span>
<a id="__codelineno-69-27" name="__codelineno-69-27" href="#__codelineno-69-27"></a>
<a id="__codelineno-69-28" name="__codelineno-69-28" href="#__codelineno-69-28"></a><span class="kt">wire</span><span class="w"> </span><span class="n">wr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">write</span><span class="p">;</span>
<a id="__codelineno-69-29" name="__codelineno-69-29" href="#__codelineno-69-29"></a><span class="kt">wire</span><span class="w"> </span><span class="n">re</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">read</span><span class="p">;</span>
<a id="__codelineno-69-30" name="__codelineno-69-30" href="#__codelineno-69-30"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">addr</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">address</span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a id="__codelineno-69-31" name="__codelineno-69-31" href="#__codelineno-69-31"></a><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">din</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">writedata</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
<a id="__codelineno-69-32" name="__codelineno-69-32" href="#__codelineno-69-32"></a><span class="kt">wire</span><span class="w"> </span><span class="n">wr_scratch_reg</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">wr</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="p">(</span><span class="n">addr</span><span class="p">[</span><span class="mh">5</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">  </span><span class="o">==</span><span class="w"> </span><span class="mh">6&#39;h30</span><span class="p">)</span><span class="o">?</span><span class="w"> </span><span class="n">byteenable</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span><span class="o">:</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
<a id="__codelineno-69-33" name="__codelineno-69-33" href="#__codelineno-69-33"></a>
<a id="__codelineno-69-34" name="__codelineno-69-34" href="#__codelineno-69-34"></a><span class="c1">// 64 bit scratch register</span>
<a id="__codelineno-69-35" name="__codelineno-69-35" href="#__codelineno-69-35"></a><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="w"> </span><span class="k">negedge</span><span class="w">  </span><span class="n">reset_n</span><span class="p">,</span><span class="w">  </span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span>
<a id="__codelineno-69-36" name="__codelineno-69-36" href="#__codelineno-69-36"></a><span class="w">   </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">reset_n</span><span class="p">)</span><span class="w">  </span><span class="k">begin</span>
<a id="__codelineno-69-37" name="__codelineno-69-37" href="#__codelineno-69-37"></a><span class="w">      </span><span class="n">scratch_reg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">64&#39;h0</span><span class="p">;</span>
<a id="__codelineno-69-38" name="__codelineno-69-38" href="#__codelineno-69-38"></a><span class="w">   </span><span class="k">end</span>
<a id="__codelineno-69-39" name="__codelineno-69-39" href="#__codelineno-69-39"></a><span class="w">   </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-69-40" name="__codelineno-69-40" href="#__codelineno-69-40"></a><span class="w">   </span><span class="k">if</span><span class="w"> </span><span class="p">(</span><span class="n">wr_scratch_reg</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"> </span>
<a id="__codelineno-69-41" name="__codelineno-69-41" href="#__codelineno-69-41"></a><span class="w">      </span><span class="n">scratch_reg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w">  </span><span class="n">din</span><span class="p">;</span><span class="w">  </span>
<a id="__codelineno-69-42" name="__codelineno-69-42" href="#__codelineno-69-42"></a><span class="w">   </span><span class="k">end</span>
<a id="__codelineno-69-43" name="__codelineno-69-43" href="#__codelineno-69-43"></a><span class="k">end</span>
<a id="__codelineno-69-44" name="__codelineno-69-44" href="#__codelineno-69-44"></a>
<a id="__codelineno-69-45" name="__codelineno-69-45" href="#__codelineno-69-45"></a><span class="k">always</span><span class="w"> </span><span class="p">@</span><span class="w"> </span><span class="p">(</span><span class="o">*</span><span class="p">)</span>
<a id="__codelineno-69-46" name="__codelineno-69-46" href="#__codelineno-69-46"></a><span class="k">begin</span>
<a id="__codelineno-69-47" name="__codelineno-69-47" href="#__codelineno-69-47"></a><span class="n">rdata_comb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h0000000000000000</span><span class="p">;</span>
<a id="__codelineno-69-48" name="__codelineno-69-48" href="#__codelineno-69-48"></a><span class="w">   </span><span class="k">if</span><span class="p">(</span><span class="n">re</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-69-49" name="__codelineno-69-49" href="#__codelineno-69-49"></a><span class="w">      </span><span class="k">case</span><span class="w"> </span><span class="p">(</span><span class="n">addr</span><span class="p">)</span><span class="w">  </span>
<a id="__codelineno-69-50" name="__codelineno-69-50" href="#__codelineno-69-50"></a><span class="w">        </span><span class="mh">6&#39;h00</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-69-51" name="__codelineno-69-51" href="#__codelineno-69-51"></a><span class="w">                </span><span class="n">rdata_comb</span><span class="w"> </span><span class="p">[</span><span class="mh">11</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="n">FEAT_ID</span><span class="w"> </span><span class="p">;</span><span class="w">  </span><span class="c1">// dfh_feature_id  is reserved or a constant value, a read access gives the reset value</span>
<a id="__codelineno-69-52" name="__codelineno-69-52" href="#__codelineno-69-52"></a><span class="w">                </span><span class="n">rdata_comb</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">12</span><span class="p">]</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">FEAT_VER</span><span class="w"> </span><span class="p">;</span><span class="w">  </span><span class="c1">// dfh_feature_rev    is reserved or a constant value, a read access gives the reset value</span>
<a id="__codelineno-69-53" name="__codelineno-69-53" href="#__codelineno-69-53"></a><span class="w">                </span><span class="n">rdata_comb</span><span class="w"> </span><span class="p">[</span><span class="mh">39</span><span class="o">:</span><span class="mh">16</span><span class="p">]</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">NEXT_DFH_OFFSET</span><span class="w"> </span><span class="p">;</span><span class="w">  </span><span class="c1">// dfh_dfh_ofst is reserved or a constant value, a read access gives the reset value</span>
<a id="__codelineno-69-54" name="__codelineno-69-54" href="#__codelineno-69-54"></a><span class="w">                </span><span class="n">rdata_comb</span><span class="w"> </span><span class="p">[</span><span class="mh">40</span><span class="p">]</span><span class="w">     </span><span class="o">=</span><span class="w"> </span><span class="n">END_OF_LIST</span><span class="w"> </span><span class="p">;</span><span class="w">        </span><span class="c1">//dfh_end_of_list</span>
<a id="__codelineno-69-55" name="__codelineno-69-55" href="#__codelineno-69-55"></a><span class="w">                </span><span class="n">rdata_comb</span><span class="w"> </span><span class="p">[</span><span class="mh">59</span><span class="o">:</span><span class="mh">40</span><span class="p">]</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">20&#39;h00000</span><span class="w"> </span><span class="p">;</span><span class="w">  </span><span class="c1">// dfh_rsvd1     is reserved or a constant value, a read access gives the reset value</span>
<a id="__codelineno-69-56" name="__codelineno-69-56" href="#__codelineno-69-56"></a><span class="w">                </span><span class="n">rdata_comb</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">60</span><span class="p">]</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">4&#39;h3</span><span class="w"> </span><span class="p">;</span><span class="w">  </span><span class="c1">// dfh_feat_type  is reserved or a constant value, a read access gives the reset value</span>
<a id="__codelineno-69-57" name="__codelineno-69-57" href="#__codelineno-69-57"></a><span class="w">        </span><span class="k">end</span>
<a id="__codelineno-69-58" name="__codelineno-69-58" href="#__codelineno-69-58"></a><span class="w">        </span><span class="mh">6&#39;h30</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-69-59" name="__codelineno-69-59" href="#__codelineno-69-59"></a><span class="w">                </span><span class="n">rdata_comb</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="n">scratch_reg</span><span class="p">;</span><span class="w"> </span>
<a id="__codelineno-69-60" name="__codelineno-69-60" href="#__codelineno-69-60"></a><span class="w">        </span><span class="k">end</span>
<a id="__codelineno-69-61" name="__codelineno-69-61" href="#__codelineno-69-61"></a><span class="w">        </span><span class="mh">6&#39;h38</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-69-62" name="__codelineno-69-62" href="#__codelineno-69-62"></a><span class="w">                </span><span class="n">rdata_comb</span><span class="w"> </span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h6626</span><span class="n">_0701_5000_0034</span><span class="p">;</span>
<a id="__codelineno-69-63" name="__codelineno-69-63" href="#__codelineno-69-63"></a><span class="w">        </span><span class="k">end</span>
<a id="__codelineno-69-64" name="__codelineno-69-64" href="#__codelineno-69-64"></a><span class="w">        </span><span class="k">default</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
<a id="__codelineno-69-65" name="__codelineno-69-65" href="#__codelineno-69-65"></a><span class="w">                </span><span class="n">rdata_comb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h0000000000000000</span><span class="p">;</span>
<a id="__codelineno-69-66" name="__codelineno-69-66" href="#__codelineno-69-66"></a><span class="w">        </span><span class="k">end</span>
<a id="__codelineno-69-67" name="__codelineno-69-67" href="#__codelineno-69-67"></a><span class="w">      </span><span class="k">endcase</span>
<a id="__codelineno-69-68" name="__codelineno-69-68" href="#__codelineno-69-68"></a><span class="w">   </span><span class="k">end</span>
<a id="__codelineno-69-69" name="__codelineno-69-69" href="#__codelineno-69-69"></a><span class="k">end</span>
<a id="__codelineno-69-70" name="__codelineno-69-70" href="#__codelineno-69-70"></a>
<a id="__codelineno-69-71" name="__codelineno-69-71" href="#__codelineno-69-71"></a><span class="k">endmodule</span>
</code></pre></div>
</li>
<li>
<p>Create <code>hello_fim_design_files.tcl</code> file.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-70-1" name="__codelineno-70-1" href="#__codelineno-70-1"></a>touch<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/src/hello_fim/hello_fim_design_files.tcl
</code></pre></div>
<p>Copy the following code into <code>hello_fim_design_files.tcl</code></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-71-1" name="__codelineno-71-1" href="#__codelineno-71-1"></a><span class="c"># Copyright 2023 Intel Corporation.</span>
<a id="__codelineno-71-2" name="__codelineno-71-2" href="#__codelineno-71-2"></a><span class="c">#</span>
<a id="__codelineno-71-3" name="__codelineno-71-3" href="#__codelineno-71-3"></a><span class="c"># THIS SOFTWARE MAY CONTAIN PREPRODUCTION CODE AND IS PROVIDED BY THE</span>
<a id="__codelineno-71-4" name="__codelineno-71-4" href="#__codelineno-71-4"></a><span class="c"># COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED</span>
<a id="__codelineno-71-5" name="__codelineno-71-5" href="#__codelineno-71-5"></a><span class="c"># WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span>
<a id="__codelineno-71-6" name="__codelineno-71-6" href="#__codelineno-71-6"></a><span class="c"># MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span>
<a id="__codelineno-71-7" name="__codelineno-71-7" href="#__codelineno-71-7"></a><span class="c"># DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span>
<a id="__codelineno-71-8" name="__codelineno-71-8" href="#__codelineno-71-8"></a><span class="c"># LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<a id="__codelineno-71-9" name="__codelineno-71-9" href="#__codelineno-71-9"></a><span class="c"># CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<a id="__codelineno-71-10" name="__codelineno-71-10" href="#__codelineno-71-10"></a><span class="c"># SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR</span>
<a id="__codelineno-71-11" name="__codelineno-71-11" href="#__codelineno-71-11"></a><span class="c"># BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span>
<a id="__codelineno-71-12" name="__codelineno-71-12" href="#__codelineno-71-12"></a><span class="c"># WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE</span>
<a id="__codelineno-71-13" name="__codelineno-71-13" href="#__codelineno-71-13"></a><span class="c"># OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span>
<a id="__codelineno-71-14" name="__codelineno-71-14" href="#__codelineno-71-14"></a><span class="c"># EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a id="__codelineno-71-15" name="__codelineno-71-15" href="#__codelineno-71-15"></a><span class="c">#</span>
<a id="__codelineno-71-16" name="__codelineno-71-16" href="#__codelineno-71-16"></a><span class="c"># Hello FIM Files</span>
<a id="__codelineno-71-17" name="__codelineno-71-17" href="#__codelineno-71-17"></a><span class="c">#--------------------</span>
<a id="__codelineno-71-18" name="__codelineno-71-18" href="#__codelineno-71-18"></a><span class="nv">set_global_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>SYSTEMVERILOG_FILE<span class="w"> </span><span class="nv">$::env</span><span class="k">(</span><span class="nv">BUILD_ROOT_REL</span><span class="k">)</span><span class="o">/</span>src<span class="o">/</span>hello_fim<span class="o">/</span>hello_fim_com.sv
<a id="__codelineno-71-19" name="__codelineno-71-19" href="#__codelineno-71-19"></a><span class="nv">set_global_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>SYSTEMVERILOG_FILE<span class="w"> </span><span class="nv">$::env</span><span class="k">(</span><span class="nv">BUILD_ROOT_REL</span><span class="k">)</span><span class="o">/</span>src<span class="o">/</span>hello_fim<span class="o">/</span>hello_fim_top.sv
</code></pre></div>
</li>
<li>
<p>Modify <code>$OFS_ROOTDIR/syn/board/iseries-dk/syn_top/ofs_top.qsf</code> to include Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-72-1" name="__codelineno-72-1" href="#__codelineno-72-1"></a><span class="c">######################################################</span>
<a id="__codelineno-72-2" name="__codelineno-72-2" href="#__codelineno-72-2"></a><span class="c"># Verilog Macros</span>
<a id="__codelineno-72-3" name="__codelineno-72-3" href="#__codelineno-72-3"></a><span class="c">######################################################</span>
<a id="__codelineno-72-4" name="__codelineno-72-4" href="#__codelineno-72-4"></a><span class="nv">.....</span>
<a id="__codelineno-72-5" name="__codelineno-72-5" href="#__codelineno-72-5"></a><span class="nv">set_global_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>VERILOG_MACRO<span class="w"> </span><span class="s2">&quot;INCLUDE_HELLO_FIM&quot;</span><span class="w">     </span><span class="err">#</span><span class="w"> </span>Includes<span class="w"> </span>Hello<span class="w"> </span>FIM
</code></pre></div>
</li>
<li>
<p>Modify <code>$OFS_ROOTDIR/syn/board/iseries-dk/syn_top/ofs_top_sources.tcl</code> to include Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design files</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-73-1" name="__codelineno-73-1" href="#__codelineno-73-1"></a><span class="c">############################################</span>
<a id="__codelineno-73-2" name="__codelineno-73-2" href="#__codelineno-73-2"></a><span class="c"># Design Files</span>
<a id="__codelineno-73-3" name="__codelineno-73-3" href="#__codelineno-73-3"></a><span class="c">############################################</span>
<a id="__codelineno-73-4" name="__codelineno-73-4" href="#__codelineno-73-4"></a><span class="nv">...</span>
<a id="__codelineno-73-5" name="__codelineno-73-5" href="#__codelineno-73-5"></a><span class="c"># Subsystems</span>
<a id="__codelineno-73-6" name="__codelineno-73-6" href="#__codelineno-73-6"></a><span class="nv">...</span>
<a id="__codelineno-73-7" name="__codelineno-73-7" href="#__codelineno-73-7"></a><span class="nv">set_global_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>SOURCE_TCL_SCRIPT_FILE<span class="w"> </span><span class="nv">$::env</span><span class="k">(</span><span class="nv">BUILD_ROOT_REL</span><span class="k">)</span><span class="o">/</span>src<span class="o">/</span>hello_fim<span class="o">/</span>hello_fim_design_files.tcl
</code></pre></div>
</li>
<li>
<p>Modify <code>$OFS_ROOTDIR/src/pd_qsys/fabric/fabric_design_files.tcl</code> to include BPF Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Slave IP.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-74-1" name="__codelineno-74-1" href="#__codelineno-74-1"></a><span class="c">#--------------------</span>
<a id="__codelineno-74-2" name="__codelineno-74-2" href="#__codelineno-74-2"></a><span class="c"># BPF</span>
<a id="__codelineno-74-3" name="__codelineno-74-3" href="#__codelineno-74-3"></a><span class="c">#--------------------</span>
<a id="__codelineno-74-4" name="__codelineno-74-4" href="#__codelineno-74-4"></a><span class="nv">...</span>
<a id="__codelineno-74-5" name="__codelineno-74-5" href="#__codelineno-74-5"></a><span class="nv">set_global_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>IP_FILE<span class="w">   </span><span class="nv">$::env</span><span class="k">(</span><span class="nv">BUILD_ROOT_REL</span><span class="k">)</span><span class="o">/</span>src<span class="o">/</span>pd_qsys<span class="o">/</span>fabric<span class="o">/</span>ip<span class="o">/</span>bpf<span class="o">/</span>bpf_hello_fim_slv.ip
</code></pre></div>
</li>
<li>
<p>Modify <code>$OFS_ROOTDIR/src/includes/fabric_width_pkg.sv</code> to add Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> slave information and update EMIF slave next offset.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-75-1" name="__codelineno-75-1" href="#__codelineno-75-1"></a><span class="k">localparam</span><span class="w"> </span><span class="n">bpf_hello_fim_slv_baseaddress</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">&#39;h16000</span><span class="p">;</span><span class="w">    </span><span class="c1">// New</span>
<a id="__codelineno-75-2" name="__codelineno-75-2" href="#__codelineno-75-2"></a><span class="k">localparam</span><span class="w"> </span><span class="n">bpf_hello_fim_slv_address_width</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">12</span><span class="p">;</span><span class="w">       </span><span class="c1">// New</span>
<a id="__codelineno-75-3" name="__codelineno-75-3" href="#__codelineno-75-3"></a><span class="k">localparam</span><span class="w"> </span><span class="n">bpf_emif_slv_next_dfh_offset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">&#39;h1000</span><span class="p">;</span><span class="w">      </span><span class="c1">// Old value: &#39;hB000</span>
<a id="__codelineno-75-4" name="__codelineno-75-4" href="#__codelineno-75-4"></a><span class="k">localparam</span><span class="w"> </span><span class="n">bpf_hello_fim_slv_next_dfh_offset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">&#39;hA000</span><span class="p">;</span><span class="w"> </span><span class="c1">// New</span>
<a id="__codelineno-75-5" name="__codelineno-75-5" href="#__codelineno-75-5"></a><span class="k">localparam</span><span class="w"> </span><span class="n">bpf_hello_fim_slv_eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mb">&#39;b0</span><span class="p">;</span><span class="w">                </span><span class="c1">// New</span>
</code></pre></div>
</li>
<li>
<p>Modify <code>$OFS_ROOTDIR/src/top/top.sv</code></p>
<ol>
<li>
<p>Add <code>bpf_hello_fim_slv_if</code> to AXI interfaces</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-76-1" name="__codelineno-76-1" href="#__codelineno-76-1"></a><span class="c1">// AXI4-lite interfaces</span>
<a id="__codelineno-76-2" name="__codelineno-76-2" href="#__codelineno-76-2"></a><span class="p">...</span>
<a id="__codelineno-76-3" name="__codelineno-76-3" href="#__codelineno-76-3"></a><span class="n">ofs_fim_axi_lite_if</span><span class="w"> </span><span class="p">#(.</span><span class="n">AWADDR_WIDTH</span><span class="p">(</span><span class="n">fabric_width_pkg</span><span class="o">::</span><span class="n">bpf_hello_fim_slv_address_width</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">ARADDR_WIDTH</span><span class="p">(</span><span class="n">fabric_width_pkg</span><span class="o">::</span><span class="n">bpf_hello_fim_slv_address_width</span><span class="p">))</span><span class="w"> </span><span class="n">bpf_hello_fim_slv_if</span><span class="p">();</span>
</code></pre></div>
</li>
<li>
<p>Add Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> instantiation</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-77-1" name="__codelineno-77-1" href="#__codelineno-77-1"></a><span class="c1">//*******************************</span>
<a id="__codelineno-77-2" name="__codelineno-77-2" href="#__codelineno-77-2"></a><span class="c1">// Hello FIM Subsystem</span>
<a id="__codelineno-77-3" name="__codelineno-77-3" href="#__codelineno-77-3"></a><span class="c1">//*******************************</span>
<a id="__codelineno-77-4" name="__codelineno-77-4" href="#__codelineno-77-4"></a>
<a id="__codelineno-77-5" name="__codelineno-77-5" href="#__codelineno-77-5"></a><span class="no">`ifdef</span><span class="w"> </span><span class="n">INCLUDE_HELLO_FIM</span>
<a id="__codelineno-77-6" name="__codelineno-77-6" href="#__codelineno-77-6"></a><span class="n">hello_fim_top</span><span class="w"> </span><span class="p">#(</span>
<a id="__codelineno-77-7" name="__codelineno-77-7" href="#__codelineno-77-7"></a><span class="w">   </span><span class="p">.</span><span class="n">ADDR_WIDTH</span><span class="w">       </span><span class="p">(</span><span class="n">fabric_width_pkg</span><span class="o">::</span><span class="n">bpf_hello_fim_slv_address_width</span><span class="p">),</span>
<a id="__codelineno-77-8" name="__codelineno-77-8" href="#__codelineno-77-8"></a><span class="w">   </span><span class="p">.</span><span class="n">DATA_WIDTH</span><span class="w">       </span><span class="p">(</span><span class="mh">64</span><span class="p">),</span>
<a id="__codelineno-77-9" name="__codelineno-77-9" href="#__codelineno-77-9"></a><span class="w">   </span><span class="p">.</span><span class="n">FEAT_ID</span><span class="w">          </span><span class="p">(</span><span class="mh">12&#39;h100</span><span class="p">),</span>
<a id="__codelineno-77-10" name="__codelineno-77-10" href="#__codelineno-77-10"></a><span class="w">   </span><span class="p">.</span><span class="n">FEAT_VER</span><span class="w">         </span><span class="p">(</span><span class="mh">4&#39;h0</span><span class="p">),</span>
<a id="__codelineno-77-11" name="__codelineno-77-11" href="#__codelineno-77-11"></a><span class="w">   </span><span class="p">.</span><span class="n">NEXT_DFH_OFFSET</span><span class="w">  </span><span class="p">(</span><span class="n">fabric_width_pkg</span><span class="o">::</span><span class="n">bpf_hello_fim_slv_next_dfh_offset</span><span class="p">),</span>
<a id="__codelineno-77-12" name="__codelineno-77-12" href="#__codelineno-77-12"></a><span class="w">   </span><span class="p">.</span><span class="n">END_OF_LIST</span><span class="w">      </span><span class="p">(</span><span class="n">fabric_width_pkg</span><span class="o">::</span><span class="n">bpf_hello_fim_slv_eol</span><span class="p">)</span>
<a id="__codelineno-77-13" name="__codelineno-77-13" href="#__codelineno-77-13"></a><span class="p">)</span><span class="w"> </span><span class="n">hello_fim_top_inst</span><span class="w"> </span><span class="p">(</span>
<a id="__codelineno-77-14" name="__codelineno-77-14" href="#__codelineno-77-14"></a><span class="w">    </span><span class="p">.</span><span class="n">clk</span><span class="w"> </span><span class="p">(</span><span class="n">clk_csr</span><span class="p">),</span>
<a id="__codelineno-77-15" name="__codelineno-77-15" href="#__codelineno-77-15"></a><span class="w">    </span><span class="p">.</span><span class="n">reset</span><span class="p">(</span><span class="o">~</span><span class="n">rst_n_csr</span><span class="p">),</span>
<a id="__codelineno-77-16" name="__codelineno-77-16" href="#__codelineno-77-16"></a><span class="w">    </span><span class="p">.</span><span class="n">csr_lite_if</span><span class="w">    </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">)</span>
<a id="__codelineno-77-17" name="__codelineno-77-17" href="#__codelineno-77-17"></a><span class="p">);</span>
<a id="__codelineno-77-18" name="__codelineno-77-18" href="#__codelineno-77-18"></a><span class="no">`else</span>
<a id="__codelineno-77-19" name="__codelineno-77-19" href="#__codelineno-77-19"></a><span class="n">dummy_csr</span><span class="w"> </span><span class="p">#(</span>
<a id="__codelineno-77-20" name="__codelineno-77-20" href="#__codelineno-77-20"></a><span class="w">   </span><span class="p">.</span><span class="n">FEAT_ID</span><span class="w">          </span><span class="p">(</span><span class="mh">12&#39;h100</span><span class="p">),</span>
<a id="__codelineno-77-21" name="__codelineno-77-21" href="#__codelineno-77-21"></a><span class="w">   </span><span class="p">.</span><span class="n">FEAT_VER</span><span class="w">         </span><span class="p">(</span><span class="mh">4&#39;h0</span><span class="p">),</span>
<a id="__codelineno-77-22" name="__codelineno-77-22" href="#__codelineno-77-22"></a><span class="w">   </span><span class="p">.</span><span class="n">NEXT_DFH_OFFSET</span><span class="w">  </span><span class="p">(</span><span class="n">fabric_width_pkg</span><span class="o">::</span><span class="n">bpf_hello_fim_slv_next_dfh_offset</span><span class="p">),</span>
<a id="__codelineno-77-23" name="__codelineno-77-23" href="#__codelineno-77-23"></a><span class="w">   </span><span class="p">.</span><span class="n">END_OF_LIST</span><span class="w">      </span><span class="p">(</span><span class="n">fabric_width_pkg</span><span class="o">::</span><span class="n">bpf_hello_fim_slv_eol</span><span class="p">)</span>
<a id="__codelineno-77-24" name="__codelineno-77-24" href="#__codelineno-77-24"></a><span class="p">)</span><span class="w"> </span><span class="n">hello_fim_dummy</span><span class="w"> </span><span class="p">(</span>
<a id="__codelineno-77-25" name="__codelineno-77-25" href="#__codelineno-77-25"></a><span class="w">   </span><span class="p">.</span><span class="n">clk</span><span class="w">         </span><span class="p">(</span><span class="n">clk_csr</span><span class="p">),</span>
<a id="__codelineno-77-26" name="__codelineno-77-26" href="#__codelineno-77-26"></a><span class="w">   </span><span class="p">.</span><span class="n">rst_n</span><span class="w">       </span><span class="p">(</span><span class="n">rst_n_csr</span><span class="p">),</span>
<a id="__codelineno-77-27" name="__codelineno-77-27" href="#__codelineno-77-27"></a><span class="w">   </span><span class="p">.</span><span class="n">csr_lite_if</span><span class="w"> </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">)</span>
<a id="__codelineno-77-28" name="__codelineno-77-28" href="#__codelineno-77-28"></a><span class="p">);</span>
<a id="__codelineno-77-29" name="__codelineno-77-29" href="#__codelineno-77-29"></a>
<a id="__codelineno-77-30" name="__codelineno-77-30" href="#__codelineno-77-30"></a><span class="no">`endif</span>
</code></pre></div>
</li>
<li>
<p>Add interfaces for Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> slv to bpf instantiation</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-78-1" name="__codelineno-78-1" href="#__codelineno-78-1"></a><span class="n">bpf</span><span class="w"> </span><span class="n">bpf</span><span class="w"> </span><span class="p">(</span>
<a id="__codelineno-78-2" name="__codelineno-78-2" href="#__codelineno-78-2"></a><span class="p">...</span>
<a id="__codelineno-78-3" name="__codelineno-78-3" href="#__codelineno-78-3"></a><span class="w">  </span><span class="p">.</span><span class="n">bpf_hello_fim_slv_awaddr</span><span class="w">   </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">awaddr</span><span class="w">  </span><span class="p">),</span>
<a id="__codelineno-78-4" name="__codelineno-78-4" href="#__codelineno-78-4"></a><span class="w">  </span><span class="p">.</span><span class="n">bpf_hello_fim_slv_awprot</span><span class="w">   </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">awprot</span><span class="w">  </span><span class="p">),</span>
<a id="__codelineno-78-5" name="__codelineno-78-5" href="#__codelineno-78-5"></a><span class="w">  </span><span class="p">.</span><span class="n">bpf_hello_fim_slv_awvalid</span><span class="w">  </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">awvalid</span><span class="w"> </span><span class="p">),</span>
<a id="__codelineno-78-6" name="__codelineno-78-6" href="#__codelineno-78-6"></a><span class="w">  </span><span class="p">.</span><span class="n">bpf_hello_fim_slv_awready</span><span class="w">  </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">awready</span><span class="w"> </span><span class="p">),</span>
<a id="__codelineno-78-7" name="__codelineno-78-7" href="#__codelineno-78-7"></a><span class="w">  </span><span class="p">.</span><span class="n">bpf_hello_fim_slv_wdata</span><span class="w">    </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">wdata</span><span class="w">   </span><span class="p">),</span>
<a id="__codelineno-78-8" name="__codelineno-78-8" href="#__codelineno-78-8"></a><span class="w">  </span><span class="p">.</span><span class="n">bpf_hello_fim_slv_wstrb</span><span class="w">    </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">wstrb</span><span class="w">   </span><span class="p">),</span>
<a id="__codelineno-78-9" name="__codelineno-78-9" href="#__codelineno-78-9"></a><span class="w">  </span><span class="p">.</span><span class="n">bpf_hello_fim_slv_wvalid</span><span class="w">   </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">wvalid</span><span class="w">  </span><span class="p">),</span>
<a id="__codelineno-78-10" name="__codelineno-78-10" href="#__codelineno-78-10"></a><span class="w">  </span><span class="p">.</span><span class="n">bpf_hello_fim_slv_wready</span><span class="w">   </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">wready</span><span class="w">  </span><span class="p">),</span>
<a id="__codelineno-78-11" name="__codelineno-78-11" href="#__codelineno-78-11"></a><span class="w">  </span><span class="p">.</span><span class="n">bpf_hello_fim_slv_bresp</span><span class="w">    </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">bresp</span><span class="w">   </span><span class="p">),</span>
<a id="__codelineno-78-12" name="__codelineno-78-12" href="#__codelineno-78-12"></a><span class="w">  </span><span class="p">.</span><span class="n">bpf_hello_fim_slv_bvalid</span><span class="w">   </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">bvalid</span><span class="w">  </span><span class="p">),</span>
<a id="__codelineno-78-13" name="__codelineno-78-13" href="#__codelineno-78-13"></a><span class="w">  </span><span class="p">.</span><span class="n">bpf_hello_fim_slv_bready</span><span class="w">   </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">bready</span><span class="w">  </span><span class="p">),</span>
<a id="__codelineno-78-14" name="__codelineno-78-14" href="#__codelineno-78-14"></a><span class="w">  </span><span class="p">.</span><span class="n">bpf_hello_fim_slv_araddr</span><span class="w">   </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">araddr</span><span class="w">  </span><span class="p">),</span>
<a id="__codelineno-78-15" name="__codelineno-78-15" href="#__codelineno-78-15"></a><span class="w">  </span><span class="p">.</span><span class="n">bpf_hello_fim_slv_arprot</span><span class="w">   </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">arprot</span><span class="w">  </span><span class="p">),</span>
<a id="__codelineno-78-16" name="__codelineno-78-16" href="#__codelineno-78-16"></a><span class="w">  </span><span class="p">.</span><span class="n">bpf_hello_fim_slv_arvalid</span><span class="w">  </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">arvalid</span><span class="w"> </span><span class="p">),</span>
<a id="__codelineno-78-17" name="__codelineno-78-17" href="#__codelineno-78-17"></a><span class="w">  </span><span class="p">.</span><span class="n">bpf_hello_fim_slv_arready</span><span class="w">  </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">arready</span><span class="w"> </span><span class="p">),</span>
<a id="__codelineno-78-18" name="__codelineno-78-18" href="#__codelineno-78-18"></a><span class="w">  </span><span class="p">.</span><span class="n">bpf_hello_fim_slv_rdata</span><span class="w">    </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">rdata</span><span class="w">   </span><span class="p">),</span>
<a id="__codelineno-78-19" name="__codelineno-78-19" href="#__codelineno-78-19"></a><span class="w">  </span><span class="p">.</span><span class="n">bpf_hello_fim_slv_rresp</span><span class="w">    </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">rresp</span><span class="w">   </span><span class="p">),</span>
<a id="__codelineno-78-20" name="__codelineno-78-20" href="#__codelineno-78-20"></a><span class="w">  </span><span class="p">.</span><span class="n">bpf_hello_fim_slv_rvalid</span><span class="w">   </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">rvalid</span><span class="w">  </span><span class="p">),</span>
<a id="__codelineno-78-21" name="__codelineno-78-21" href="#__codelineno-78-21"></a><span class="w">  </span><span class="p">.</span><span class="n">bpf_hello_fim_slv_rready</span><span class="w">   </span><span class="p">(</span><span class="n">bpf_hello_fim_slv_if</span><span class="p">.</span><span class="n">rready</span><span class="w">  </span><span class="p">),</span>
<a id="__codelineno-78-22" name="__codelineno-78-22" href="#__codelineno-78-22"></a><span class="p">...</span>
<a id="__codelineno-78-23" name="__codelineno-78-23" href="#__codelineno-78-23"></a><span class="p">);</span>
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Modify <code>$OFS_ROOTDIR/src/pd_qsys/fabric/bpf.txt</code> to add the <code>hello_fim</code> module as a slave to the <code>apf</code>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-79-1" name="__codelineno-79-1" href="#__codelineno-79-1"></a># NAME   FABRIC      BASEADDRESS    ADDRESS_WIDTH SLAVES
<a id="__codelineno-79-2" name="__codelineno-79-2" href="#__codelineno-79-2"></a>apf         mst     n/a             18            fme,pcie,pmci,qsfp0,qsfp1,emif,hssi,hello_fim
<a id="__codelineno-79-3" name="__codelineno-79-3" href="#__codelineno-79-3"></a>...
<a id="__codelineno-79-4" name="__codelineno-79-4" href="#__codelineno-79-4"></a>hello_fim   slv     0x16000         12            n/a
</code></pre></div>
</li>
<li>
<p>Execute helper script to generate BPF design files</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-80-1" name="__codelineno-80-1" href="#__codelineno-80-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/src/pd_qsys/fabric/
<a id="__codelineno-80-2" name="__codelineno-80-2" href="#__codelineno-80-2"></a>
<a id="__codelineno-80-3" name="__codelineno-80-3" href="#__codelineno-80-3"></a>sh<span class="w"> </span>gen_fabrics.sh
</code></pre></div>
</li>
<li>
<p>Once the script completes, the following new IP is created: <code>$OFS_ROOTDIR/src/pd_qsys/fabric/ip/bpf/bpf_hello_fim_slv.ip</code>.</p>
</li>
<li>
<p>[OPTIONAL] You may verify the BPF changes have been made correctly by opening <code>bpf.qsys</code> to analyze the BPF.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-81-1" name="__codelineno-81-1" href="#__codelineno-81-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/src/pd_qsys/fabric
<a id="__codelineno-81-2" name="__codelineno-81-2" href="#__codelineno-81-2"></a>
<a id="__codelineno-81-3" name="__codelineno-81-3" href="#__codelineno-81-3"></a>qsys-edit<span class="w"> </span>bpf.qsys<span class="w"> </span>--quartus-project<span class="o">=</span><span class="nv">$OFS_ROOTDIR</span>/syn/board/iseries-dk/syn_top/ofs_top.qpf
</code></pre></div>
<p>Find the <code>bpf_hello_fim_slv</code> instance:</p>
<p><a class="glightbox" href="../images/hello_fim_bpf_qsys.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="hello_fim_bpf_qsys" src="../images/hello_fim_bpf_qsys.png" /></a></p>
</li>
<li>
<p>Compile the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-82-1" name="__codelineno-82-1" href="#__codelineno-82-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-82-2" name="__codelineno-82-2" href="#__codelineno-82-2"></a>
<a id="__codelineno-82-3" name="__codelineno-82-3" href="#__codelineno-82-3"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>iseries-dk<span class="w"> </span>work_iseries-dk_hello_fim
</code></pre></div>
</li>
</ol>
<h4 id="413-walkthrough-modify-and-run-unit-tests-for-a-fim-that-has-a-new-module"><strong>4.1.3 Walkthrough: Modify and run unit tests for a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that has a new module</strong><a class="headerlink" href="#413-walkthrough-modify-and-run-unit-tests-for-a-fim-that-has-a-new-module" title="Permanent link">&para;</a></h4>
<p>Perform the following steps to modify the unit test files to support a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that has had a new module added to it.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<ul>
<li>This walkthrough uses a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design that has had a Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module added to it. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#412-walkthrough-add-a-new-module-to-the-ofs-fim">Add a new module to the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> section for step-by-step instructions for creating a Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design. You do not need to compile the design in order to simulate.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Modify <code>$OFS_ROOTDIR/sim/unit_test/dfh_walker/test_csr_defs.sv</code></p>
<ol>
<li>
<p>Add <code>HELLO_FIM_IDX</code> entry to <code>t_dfh_idx</code> enumeration.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-83-1" name="__codelineno-83-1" href="#__codelineno-83-1"></a><span class="p">...</span>
<a id="__codelineno-83-2" name="__codelineno-83-2" href="#__codelineno-83-2"></a><span class="k">typedef</span><span class="w"> </span><span class="k">enum</span><span class="w"> </span><span class="p">{</span>
<a id="__codelineno-83-3" name="__codelineno-83-3" href="#__codelineno-83-3"></a><span class="w">    </span><span class="n">FME_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-83-4" name="__codelineno-83-4" href="#__codelineno-83-4"></a><span class="w">    </span><span class="n">THERM_MNGM_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-83-5" name="__codelineno-83-5" href="#__codelineno-83-5"></a><span class="w">    </span><span class="n">GLBL_PERF_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-83-6" name="__codelineno-83-6" href="#__codelineno-83-6"></a><span class="w">    </span><span class="n">GLBL_ERROR_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-83-7" name="__codelineno-83-7" href="#__codelineno-83-7"></a><span class="w">    </span><span class="n">QSFP0_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-83-8" name="__codelineno-83-8" href="#__codelineno-83-8"></a><span class="w">    </span><span class="n">QSFP1_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-83-9" name="__codelineno-83-9" href="#__codelineno-83-9"></a><span class="w">    </span><span class="n">HSSI_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-83-10" name="__codelineno-83-10" href="#__codelineno-83-10"></a><span class="w">    </span><span class="n">EMIF_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-83-11" name="__codelineno-83-11" href="#__codelineno-83-11"></a><span class="w">    </span><span class="n">HELLO_FIM_DFH_IDX</span><span class="p">,</span><span class="w">  </span><span class="c1">// New</span>
<a id="__codelineno-83-12" name="__codelineno-83-12" href="#__codelineno-83-12"></a><span class="w">    </span><span class="n">PMCI_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-83-13" name="__codelineno-83-13" href="#__codelineno-83-13"></a><span class="w">    </span><span class="n">ST2MM_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-83-14" name="__codelineno-83-14" href="#__codelineno-83-14"></a><span class="w">    </span><span class="n">VUART_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-83-15" name="__codelineno-83-15" href="#__codelineno-83-15"></a><span class="w">    </span><span class="n">PG_PR_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-83-16" name="__codelineno-83-16" href="#__codelineno-83-16"></a><span class="w">    </span><span class="n">PG_PORT_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-83-17" name="__codelineno-83-17" href="#__codelineno-83-17"></a><span class="w">    </span><span class="n">PG_USER_CLK_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-83-18" name="__codelineno-83-18" href="#__codelineno-83-18"></a><span class="w">    </span><span class="n">PG_REMOTE_STP_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-83-19" name="__codelineno-83-19" href="#__codelineno-83-19"></a><span class="w">    </span><span class="n">AFU_ERR_DFH_IDX</span><span class="p">,</span>
<a id="__codelineno-83-20" name="__codelineno-83-20" href="#__codelineno-83-20"></a><span class="w">    </span><span class="n">MAX_DFH_IDX</span>
<a id="__codelineno-83-21" name="__codelineno-83-21" href="#__codelineno-83-21"></a><span class="p">}</span><span class="w"> </span><span class="n">t_dfh_idx</span><span class="p">;</span>
<a id="__codelineno-83-22" name="__codelineno-83-22" href="#__codelineno-83-22"></a><span class="p">...</span>
</code></pre></div>
</li>
<li>
<p>Add <code>HELLO_FIM_DFH</code> to <code>get_dfh_names</code> function.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-84-1" name="__codelineno-84-1" href="#__codelineno-84-1"></a><span class="p">...</span>
<a id="__codelineno-84-2" name="__codelineno-84-2" href="#__codelineno-84-2"></a><span class="k">function</span><span class="w"> </span><span class="k">automatic</span><span class="w"> </span><span class="n">dfh_name</span><span class="p">[</span><span class="n">MAX_DFH_IDX</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">get_dfh_names</span><span class="p">();</span>
<a id="__codelineno-84-3" name="__codelineno-84-3" href="#__codelineno-84-3"></a><span class="p">...</span>
<a id="__codelineno-84-4" name="__codelineno-84-4" href="#__codelineno-84-4"></a><span class="w">  </span><span class="n">dfh_names</span><span class="p">[</span><span class="n">PMCI_DFH_IDX</span><span class="p">]</span><span class="w">        </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;PMCI_DFH&quot;</span><span class="p">;</span>
<a id="__codelineno-84-5" name="__codelineno-84-5" href="#__codelineno-84-5"></a><span class="w">  </span><span class="n">dfh_names</span><span class="p">[</span><span class="n">HELLO_FIM_DFH_IDX</span><span class="p">]</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;HELLO_FIM_DFH&quot;</span><span class="p">;</span><span class="w">  </span><span class="c1">// New</span>
<a id="__codelineno-84-6" name="__codelineno-84-6" href="#__codelineno-84-6"></a><span class="w">  </span><span class="n">dfh_names</span><span class="p">[</span><span class="n">ST2MM_DFH_IDX</span><span class="p">]</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;ST2MM_DFH&quot;</span><span class="p">;</span>
<a id="__codelineno-84-7" name="__codelineno-84-7" href="#__codelineno-84-7"></a><span class="p">...</span>
<a id="__codelineno-84-8" name="__codelineno-84-8" href="#__codelineno-84-8"></a><span class="k">return</span><span class="w"> </span><span class="n">dfh_names</span><span class="p">;</span>
<a id="__codelineno-84-9" name="__codelineno-84-9" href="#__codelineno-84-9"></a><span class="p">...</span>
</code></pre></div>
</li>
<li>
<p>Add expected DFH value for Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> to the <code>get_dfh_values</code> function.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-85-1" name="__codelineno-85-1" href="#__codelineno-85-1"></a><span class="p">...</span>
<a id="__codelineno-85-2" name="__codelineno-85-2" href="#__codelineno-85-2"></a><span class="k">function</span><span class="w"> </span><span class="k">automatic</span><span class="w"> </span><span class="p">[</span><span class="n">MAX_DFH_IDX</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">][</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">get_dfh_values</span><span class="p">();</span>
<a id="__codelineno-85-3" name="__codelineno-85-3" href="#__codelineno-85-3"></a><span class="p">...</span>
<a id="__codelineno-85-4" name="__codelineno-85-4" href="#__codelineno-85-4"></a><span class="w">  </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">PMCI_DFH_IDX</span><span class="p">]</span><span class="w">       </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h3</span><span class="n">_00000_xxxxxx_1012</span><span class="p">;</span>
<a id="__codelineno-85-5" name="__codelineno-85-5" href="#__codelineno-85-5"></a><span class="w">  </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">PMCI_DFH_IDX</span><span class="p">][</span><span class="mh">39</span><span class="o">:</span><span class="mh">16</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">fabric_width_pkg</span><span class="o">::</span><span class="n">bpf_pmci_slv_next_dfh_offset</span><span class="p">;</span>
<a id="__codelineno-85-6" name="__codelineno-85-6" href="#__codelineno-85-6"></a>
<a id="__codelineno-85-7" name="__codelineno-85-7" href="#__codelineno-85-7"></a><span class="w">  </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">HELLO_FIM_DFH_IDX</span><span class="p">]</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h3</span><span class="n">_00000_xxxxxx_0100</span><span class="p">;</span><span class="w">  </span><span class="c1">// New</span>
<a id="__codelineno-85-8" name="__codelineno-85-8" href="#__codelineno-85-8"></a><span class="w">  </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">HELLO_FIM_DFH_IDX</span><span class="p">][</span><span class="mh">39</span><span class="o">:</span><span class="mh">16</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">fabric_width_pkg</span><span class="o">::</span><span class="n">bpf_hello_fim_slv_next_dfh_offset</span><span class="p">;</span><span class="w"> </span><span class="c1">// New</span>
<a id="__codelineno-85-9" name="__codelineno-85-9" href="#__codelineno-85-9"></a>
<a id="__codelineno-85-10" name="__codelineno-85-10" href="#__codelineno-85-10"></a><span class="w">  </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">ST2MM_DFH_IDX</span><span class="p">]</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="mh">64&#39;h3</span><span class="n">_00000_xxxxxx_0014</span><span class="p">;</span>
<a id="__codelineno-85-11" name="__codelineno-85-11" href="#__codelineno-85-11"></a><span class="w">  </span><span class="n">dfh_values</span><span class="p">[</span><span class="n">ST2MM_DFH_IDX</span><span class="p">][</span><span class="mh">39</span><span class="o">:</span><span class="mh">16</span><span class="p">]</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">fabric_width_pkg</span><span class="o">::</span><span class="n">apf_st2mm_slv_next_dfh_offset</span><span class="p">;</span>
<a id="__codelineno-85-12" name="__codelineno-85-12" href="#__codelineno-85-12"></a><span class="p">...</span>
<a id="__codelineno-85-13" name="__codelineno-85-13" href="#__codelineno-85-13"></a><span class="k">return</span><span class="w"> </span><span class="n">dfh_values</span><span class="p">;</span>
<a id="__codelineno-85-14" name="__codelineno-85-14" href="#__codelineno-85-14"></a><span class="p">...</span>
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Generate simulation files</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-86-1" name="__codelineno-86-1" href="#__codelineno-86-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/ofs-common/scripts/common/sim
<a id="__codelineno-86-2" name="__codelineno-86-2" href="#__codelineno-86-2"></a>
<a id="__codelineno-86-3" name="__codelineno-86-3" href="#__codelineno-86-3"></a>./gen_sim_files.sh<span class="w"> </span>iseries-dk
</code></pre></div>
</li>
<li>
<p>Run DFH Walker Simulation
  <div class="highlight"><pre><span></span><code><a id="__codelineno-87-1" name="__codelineno-87-1" href="#__codelineno-87-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/ofs-common/scripts/common/sim
<a id="__codelineno-87-2" name="__codelineno-87-2" href="#__codelineno-87-2"></a>
<a id="__codelineno-87-3" name="__codelineno-87-3" href="#__codelineno-87-3"></a>sh<span class="w"> </span>run_sim.sh<span class="w"> </span><span class="nv">TEST</span><span class="o">=</span>dfh_walker
</code></pre></div></p>
</li>
<li>
<p>Verify that the test passes, and that the output shows the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> in the DFH sequence</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-88-1" name="__codelineno-88-1" href="#__codelineno-88-1"></a>********************************************
<a id="__codelineno-88-2" name="__codelineno-88-2" href="#__codelineno-88-2"></a><span class="w"> </span>Running<span class="w"> </span>TEST<span class="o">(</span><span class="m">0</span><span class="o">)</span><span class="w"> </span>:<span class="w"> </span>test_dfh_walking
<a id="__codelineno-88-3" name="__codelineno-88-3" href="#__codelineno-88-3"></a>********************************************
<a id="__codelineno-88-4" name="__codelineno-88-4" href="#__codelineno-88-4"></a>
<a id="__codelineno-88-5" name="__codelineno-88-5" href="#__codelineno-88-5"></a>...
<a id="__codelineno-88-6" name="__codelineno-88-6" href="#__codelineno-88-6"></a>
<a id="__codelineno-88-7" name="__codelineno-88-7" href="#__codelineno-88-7"></a>TX:<span class="w"> </span>Tag<span class="w"> </span>Search<span class="w"> </span>Comparison:<span class="w"> </span>CPLD<span class="w"> </span>Tag:<span class="w"> </span>00a<span class="w">   </span>Active<span class="w"> </span>Tag:<span class="w"> </span>00a
<a id="__codelineno-88-8" name="__codelineno-88-8" href="#__codelineno-88-8"></a>TX:<span class="w"> </span>PU<span class="w"> </span>Completion<span class="w"> </span>ADDED<span class="w"> </span>to<span class="w"> </span>transaction!
<a id="__codelineno-88-9" name="__codelineno-88-9" href="#__codelineno-88-9"></a>TX:<span class="w"> </span>Match<span class="w"> </span>found<span class="w"> </span><span class="k">for</span><span class="w"> </span>PU<span class="w"> </span>CPLD!
<a id="__codelineno-88-10" name="__codelineno-88-10" href="#__codelineno-88-10"></a>Read64<span class="w">  </span>Method<span class="w"> </span>Data<span class="w"> </span>Transaction:<span class="w"> </span>Address:<span class="w"> </span>0000_0000_0001_5000<span class="w">   </span>Data:<span class="w"> </span>3000_0000_1000_1009
<a id="__codelineno-88-11" name="__codelineno-88-11" href="#__codelineno-88-11"></a>EMIF_DFH
<a id="__codelineno-88-12" name="__codelineno-88-12" href="#__codelineno-88-12"></a><span class="w">   </span>Address<span class="w">   </span><span class="o">(</span>0x15000<span class="o">)</span>
<a id="__codelineno-88-13" name="__codelineno-88-13" href="#__codelineno-88-13"></a><span class="w">   </span>DFH<span class="w"> </span>value<span class="w"> </span><span class="o">(</span>0x3000000010001009<span class="o">)</span>
<a id="__codelineno-88-14" name="__codelineno-88-14" href="#__codelineno-88-14"></a>
<a id="__codelineno-88-15" name="__codelineno-88-15" href="#__codelineno-88-15"></a>TX:<span class="w"> </span>Tag<span class="w"> </span>Search<span class="w"> </span>Comparison:<span class="w"> </span>CPLD<span class="w"> </span>Tag:<span class="w"> </span>00b<span class="w">   </span>Active<span class="w"> </span>Tag:<span class="w"> </span>00b
<a id="__codelineno-88-16" name="__codelineno-88-16" href="#__codelineno-88-16"></a>TX:<span class="w"> </span>PU<span class="w"> </span>Completion<span class="w"> </span>ADDED<span class="w"> </span>to<span class="w"> </span>transaction!
<a id="__codelineno-88-17" name="__codelineno-88-17" href="#__codelineno-88-17"></a>TX:<span class="w"> </span>Match<span class="w"> </span>found<span class="w"> </span><span class="k">for</span><span class="w"> </span>PU<span class="w"> </span>CPLD!
<a id="__codelineno-88-18" name="__codelineno-88-18" href="#__codelineno-88-18"></a>Read64<span class="w">  </span>Method<span class="w"> </span>Data<span class="w"> </span>Transaction:<span class="w"> </span>Address:<span class="w"> </span>0000_0000_0001_6000<span class="w">   </span>Data:<span class="w"> </span>3000_0000_a000_0100
<a id="__codelineno-88-19" name="__codelineno-88-19" href="#__codelineno-88-19"></a>HELLO_FIM_DFH
<a id="__codelineno-88-20" name="__codelineno-88-20" href="#__codelineno-88-20"></a><span class="w">   </span>Address<span class="w">   </span><span class="o">(</span>0x16000<span class="o">)</span>
<a id="__codelineno-88-21" name="__codelineno-88-21" href="#__codelineno-88-21"></a><span class="w">   </span>DFH<span class="w"> </span>value<span class="w"> </span><span class="o">(</span>0x30000000a0000100<span class="o">)</span>
<a id="__codelineno-88-22" name="__codelineno-88-22" href="#__codelineno-88-22"></a>
<a id="__codelineno-88-23" name="__codelineno-88-23" href="#__codelineno-88-23"></a>TX:<span class="w"> </span>Tag<span class="w"> </span>Search<span class="w"> </span>Comparison:<span class="w"> </span>CPLD<span class="w"> </span>Tag:<span class="w"> </span>00c<span class="w">   </span>Active<span class="w"> </span>Tag:<span class="w"> </span>00c
<a id="__codelineno-88-24" name="__codelineno-88-24" href="#__codelineno-88-24"></a>TX:<span class="w"> </span>PU<span class="w"> </span>Completion<span class="w"> </span>ADDED<span class="w"> </span>to<span class="w"> </span>transaction!
<a id="__codelineno-88-25" name="__codelineno-88-25" href="#__codelineno-88-25"></a>TX:<span class="w"> </span>Match<span class="w"> </span>found<span class="w"> </span><span class="k">for</span><span class="w"> </span>PU<span class="w"> </span>CPLD!
<a id="__codelineno-88-26" name="__codelineno-88-26" href="#__codelineno-88-26"></a>Read64<span class="w">  </span>Method<span class="w"> </span>Data<span class="w"> </span>Transaction:<span class="w"> </span>Address:<span class="w"> </span>0000_0000_0002_0000<span class="w">   </span>Data:<span class="w"> </span>3000_0002_0000_1012
<a id="__codelineno-88-27" name="__codelineno-88-27" href="#__codelineno-88-27"></a>PMCI_DFH
<a id="__codelineno-88-28" name="__codelineno-88-28" href="#__codelineno-88-28"></a><span class="w">   </span>Address<span class="w">   </span><span class="o">(</span>0x20000<span class="o">)</span>
<a id="__codelineno-88-29" name="__codelineno-88-29" href="#__codelineno-88-29"></a><span class="w">   </span>DFH<span class="w"> </span>value<span class="w"> </span><span class="o">(</span>0x3000000200001012<span class="o">)</span>
<a id="__codelineno-88-30" name="__codelineno-88-30" href="#__codelineno-88-30"></a>
<a id="__codelineno-88-31" name="__codelineno-88-31" href="#__codelineno-88-31"></a>...
<a id="__codelineno-88-32" name="__codelineno-88-32" href="#__codelineno-88-32"></a>
<a id="__codelineno-88-33" name="__codelineno-88-33" href="#__codelineno-88-33"></a>Test<span class="w"> </span>status:<span class="w"> </span>OK
<a id="__codelineno-88-34" name="__codelineno-88-34" href="#__codelineno-88-34"></a>
<a id="__codelineno-88-35" name="__codelineno-88-35" href="#__codelineno-88-35"></a>********************
<a id="__codelineno-88-36" name="__codelineno-88-36" href="#__codelineno-88-36"></a><span class="w">  </span>Test<span class="w"> </span>summary
<a id="__codelineno-88-37" name="__codelineno-88-37" href="#__codelineno-88-37"></a>********************
<a id="__codelineno-88-38" name="__codelineno-88-38" href="#__codelineno-88-38"></a><span class="w">   </span>test_dfh_walking<span class="w"> </span><span class="o">(</span><span class="nv">id</span><span class="o">=</span><span class="m">0</span><span class="o">)</span><span class="w"> </span>-<span class="w"> </span>pass
<a id="__codelineno-88-39" name="__codelineno-88-39" href="#__codelineno-88-39"></a>Test<span class="w"> </span>passed!
<a id="__codelineno-88-40" name="__codelineno-88-40" href="#__codelineno-88-40"></a><span class="nv">$finish</span><span class="w"> </span>called<span class="w"> </span>from<span class="w"> </span>file<span class="w"> </span><span class="s2">&quot;/home/applications.fpga.ofs.fim-n6001/sim/unit_test/dfh_walker/unit_test.sv&quot;</span>,<span class="w"> </span>line<span class="w"> </span><span class="m">236</span>.
<a id="__codelineno-88-41" name="__codelineno-88-41" href="#__codelineno-88-41"></a><span class="nv">$finish</span><span class="w"> </span>at<span class="w"> </span>simulation<span class="w"> </span><span class="nb">time</span><span class="w"> </span><span class="m">13720</span>.141ns
<a id="__codelineno-88-42" name="__codelineno-88-42" href="#__codelineno-88-42"></a><span class="w">           </span>V<span class="w"> </span>C<span class="w"> </span>S<span class="w">   </span>S<span class="w"> </span>i<span class="w"> </span>m<span class="w"> </span>u<span class="w"> </span>l<span class="w"> </span>a<span class="w"> </span>t<span class="w"> </span>i<span class="w"> </span>o<span class="w"> </span>n<span class="w">   </span>R<span class="w"> </span>e<span class="w"> </span>p<span class="w"> </span>o<span class="w"> </span>r<span class="w"> </span>t
<a id="__codelineno-88-43" name="__codelineno-88-43" href="#__codelineno-88-43"></a>Time:<span class="w"> </span><span class="m">13720141000</span><span class="w"> </span>fs
<a id="__codelineno-88-44" name="__codelineno-88-44" href="#__codelineno-88-44"></a>CPU<span class="w"> </span>Time:<span class="w">      </span><span class="m">3</span>.290<span class="w"> </span>seconds<span class="p">;</span><span class="w">       </span>Data<span class="w"> </span>structure<span class="w"> </span>size:<span class="w">   </span><span class="m">5</span>.8Mb
<a id="__codelineno-88-45" name="__codelineno-88-45" href="#__codelineno-88-45"></a>Mon<span class="w"> </span>Dec<span class="w">  </span><span class="m">4</span><span class="w"> </span><span class="m">09</span>:27:50<span class="w"> </span><span class="m">2023</span>
<a id="__codelineno-88-46" name="__codelineno-88-46" href="#__codelineno-88-46"></a>Total<span class="w"> </span>of<span class="w"> </span><span class="m">5</span><span class="w"> </span>minutes<span class="w"> </span>elapsed<span class="w"> </span><span class="k">for</span><span class="w"> </span>dfh_walker
<a id="__codelineno-88-47" name="__codelineno-88-47" href="#__codelineno-88-47"></a>run_sim.sh:<span class="w"> </span>USER_DEFINED_SIM_OPTIONS<span class="w"> </span>+vcs<span class="w"> </span>-l<span class="w"> </span>./transcript
<a id="__codelineno-88-48" name="__codelineno-88-48" href="#__codelineno-88-48"></a>run_sim.sh:<span class="w"> </span>run_sim.sh<span class="w"> </span>DONE!
</code></pre></div>
</li>
</ol>
<h4 id="414-walkthrough-hardware-test-a-fim-that-has-a-new-module"><strong>4.1.4 Walkthrough: Hardware test a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that has a new module</strong><a class="headerlink" href="#414-walkthrough-hardware-test-a-fim-that-has-a-new-module" title="Permanent link">&para;</a></h4>
<p>Perform the following steps to program and hardware test a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> that has had a new module added to it.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach deployment environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/user_guides/ug_qs_ofs_iseries/ug_qs_ofs_iseries/">Getting Started Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 PCIe Attach FPGAs (I-Series Development Kit (2xR-Tile, 1xF-Tile))</a> for instructions on setting up a deployment environment.</li>
</ul>
<ul>
<li>This walkthrough uses a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design that has been generated with a Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module added to it. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#412-walkthrough-add-a-new-module-to-the-ofs-fim">Add a new module to the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> section for step-by-step instructions for generating a Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>[OPTIONAL] In the work directory where the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> was compiled, determine the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> Interface ID of your design. You can use this value at the end of the walkthrough to verify that the design has been configured to the FPGA.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-89-1" name="__codelineno-89-1" href="#__codelineno-89-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/&lt;work_directory&gt;/syn/board/iseries-dk/syn_top/
<a id="__codelineno-89-2" name="__codelineno-89-2" href="#__codelineno-89-2"></a>
<a id="__codelineno-89-3" name="__codelineno-89-3" href="#__codelineno-89-3"></a>cat<span class="w"> </span>fme-ifc-id.txt
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-90-1" name="__codelineno-90-1" href="#__codelineno-90-1"></a>b7855572-6ca9-58b8-bd11-44e1f1ab329f
</code></pre></div>
</li>
<li>
<p>Switch to your deployment environment.</p>
</li>
<li>
<p>Program the FPGA with the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> image. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#52-walkthrough-program-the-fpga-via-jtag">Program the FPGA via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></a> Section for step-by-step programming instructions.</p>
</li>
<li>
<p>Run <code>fpgainfo</code> to determine the PCIe B:D.F of your board, and to verify the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> Interface ID matches the ID you found in Step 1.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-91-1" name="__codelineno-91-1" href="#__codelineno-91-1"></a>fpgainfo<span class="w"> </span>fme
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-92-1" name="__codelineno-92-1" href="#__codelineno-92-1"></a>Intel<span class="w"> </span>Acceleration<span class="w"> </span>JTAG<span class="w"> </span>PCI<span class="w"> </span>Development<span class="w"> </span>Kit
<a id="__codelineno-92-2" name="__codelineno-92-2" href="#__codelineno-92-2"></a>//******<span class="w"> </span>FME<span class="w"> </span>******//
<a id="__codelineno-92-3" name="__codelineno-92-3" href="#__codelineno-92-3"></a>Interface<span class="w">                        </span>:<span class="w"> </span>DFL
<a id="__codelineno-92-4" name="__codelineno-92-4" href="#__codelineno-92-4"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xF100000
<a id="__codelineno-92-5" name="__codelineno-92-5" href="#__codelineno-92-5"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:B1:00.0
<a id="__codelineno-92-6" name="__codelineno-92-6" href="#__codelineno-92-6"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-92-7" name="__codelineno-92-7" href="#__codelineno-92-7"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-92-8" name="__codelineno-92-8" href="#__codelineno-92-8"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-92-9" name="__codelineno-92-9" href="#__codelineno-92-9"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x0001
<a id="__codelineno-92-10" name="__codelineno-92-10" href="#__codelineno-92-10"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-92-11" name="__codelineno-92-11" href="#__codelineno-92-11"></a>Ports<span class="w"> </span>Num<span class="w">                        </span>:<span class="w"> </span><span class="m">01</span>
<a id="__codelineno-92-12" name="__codelineno-92-12" href="#__codelineno-92-12"></a>Bitstream<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span><span class="m">360571656856467345</span><span class="w"> </span>
<a id="__codelineno-92-13" name="__codelineno-92-13" href="#__codelineno-92-13"></a>Bitstream<span class="w"> </span>Version<span class="w">                </span>:<span class="w"> </span><span class="m">5</span>.0.1
<a id="__codelineno-92-14" name="__codelineno-92-14" href="#__codelineno-92-14"></a>Pr<span class="w"> </span>Interface<span class="w"> </span>Id<span class="w">                  </span>:<span class="w"> </span>b7855572-6ca9-58b8-bd11-44e1f1ab329f
<a id="__codelineno-92-15" name="__codelineno-92-15" href="#__codelineno-92-15"></a>Boot<span class="w"> </span>Page<span class="w">                        </span>:<span class="w"> </span>user
</code></pre></div>
</li>
<li>
<p>Initialize opae.io</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-93-1" name="__codelineno-93-1" href="#__codelineno-93-1"></a>sudo<span class="w"> </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span>&lt;B:D.F&gt;
</code></pre></div>
<p>For example:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-94-1" name="__codelineno-94-1" href="#__codelineno-94-1"></a>sudo<span class="w"> </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span>b1:00.0
</code></pre></div>
</li>
<li>
<p>Run DFH walker. Note the value read back from offset <code>0x16000</code> indicates the DFH ID is <code>0x100</code> which matches the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-95-1" name="__codelineno-95-1" href="#__codelineno-95-1"></a>sudo<span class="w"> </span>opae.io<span class="w"> </span>walk<span class="w"> </span>-d<span class="w"> </span>&lt;B:D.F&gt;
</code></pre></div>
<p>For example:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-96-1" name="__codelineno-96-1" href="#__codelineno-96-1"></a>sudo<span class="w"> </span>opae.io<span class="w"> </span>walk<span class="w"> </span>-d<span class="w"> </span>b1:00.0
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-97-1" name="__codelineno-97-1" href="#__codelineno-97-1"></a>...
<a id="__codelineno-97-2" name="__codelineno-97-2" href="#__codelineno-97-2"></a>offset:<span class="w"> </span>0x15000,<span class="w"> </span>value:<span class="w"> </span>0x3000000010001009
<a id="__codelineno-97-3" name="__codelineno-97-3" href="#__codelineno-97-3"></a><span class="w">    </span>dfh:<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x9,<span class="w"> </span><span class="nv">rev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1,<span class="w"> </span><span class="nv">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1000,<span class="w"> </span><span class="nv">eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">reserved</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">feature_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x3
<a id="__codelineno-97-4" name="__codelineno-97-4" href="#__codelineno-97-4"></a>offset:<span class="w"> </span>0x16000,<span class="w"> </span>value:<span class="w"> </span>0x30000000a0000100
<a id="__codelineno-97-5" name="__codelineno-97-5" href="#__codelineno-97-5"></a><span class="w">    </span>dfh:<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x100,<span class="w"> </span><span class="nv">rev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0xa000,<span class="w"> </span><span class="nv">eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">reserved</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">feature_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x3
<a id="__codelineno-97-6" name="__codelineno-97-6" href="#__codelineno-97-6"></a>offset:<span class="w"> </span>0x20000,<span class="w"> </span>value:<span class="w"> </span>0x3000000200001012
<a id="__codelineno-97-7" name="__codelineno-97-7" href="#__codelineno-97-7"></a><span class="w">    </span>dfh:<span class="w"> </span><span class="nv">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x12,<span class="w"> </span><span class="nv">rev</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x1,<span class="w"> </span><span class="nv">next</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x20000,<span class="w"> </span><span class="nv">eol</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">reserved</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x0,<span class="w"> </span><span class="nv">feature_type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>0x3
<a id="__codelineno-97-8" name="__codelineno-97-8" href="#__codelineno-97-8"></a>...
</code></pre></div>
</li>
<li>
<p>Read all of the registers in the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module</p>
<ol>
<li>
<p>Read the DFH Register</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-98-1" name="__codelineno-98-1" href="#__codelineno-98-1"></a>opae.io<span class="w"> </span>-d<span class="w"> </span>b1:00.0<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>peek<span class="w"> </span>0x16000
</code></pre></div>
<p>Example Output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-99-1" name="__codelineno-99-1" href="#__codelineno-99-1"></a>0x30000006a0000100
</code></pre></div>
</li>
<li>
<p>Read the Scratchpad Register</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-100-1" name="__codelineno-100-1" href="#__codelineno-100-1"></a>opae.io<span class="w"> </span>-d<span class="w"> </span>b1:00.0<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>peek<span class="w"> </span>0x16030
</code></pre></div>
<p>Example Output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-101-1" name="__codelineno-101-1" href="#__codelineno-101-1"></a>0x0
</code></pre></div>
</li>
<li>
<p>Read the ID Register</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-102-1" name="__codelineno-102-1" href="#__codelineno-102-1"></a>opae.io<span class="w"> </span>-d<span class="w"> </span>b1:00.0<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>peek<span class="w"> </span>0x16038
</code></pre></div>
<p>Example Output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-103-1" name="__codelineno-103-1" href="#__codelineno-103-1"></a>0x6626070150000034
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Verify the scratchpad register at 0x16030 by writing and reading back from it.</p>
<ol>
<li>
<p>Write to Scratchpad register</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-104-1" name="__codelineno-104-1" href="#__codelineno-104-1"></a>opae.io<span class="w"> </span>-d<span class="w"> </span>b1:00.0<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>poke<span class="w"> </span>0x16030<span class="w"> </span>0x123456789abcdef
</code></pre></div>
</li>
<li>
<p>Read from Scratchpad register</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-105-1" name="__codelineno-105-1" href="#__codelineno-105-1"></a>opae.io<span class="w"> </span>-d<span class="w"> </span>b1:00.0<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>peek<span class="w"> </span>0x16030
</code></pre></div>
<p>Expected output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-106-1" name="__codelineno-106-1" href="#__codelineno-106-1"></a>0x123456789abcdef
</code></pre></div>
</li>
<li>
<p>Write to Scratchpad register</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-107-1" name="__codelineno-107-1" href="#__codelineno-107-1"></a>opae.io<span class="w"> </span>-d<span class="w"> </span>b1:00.0<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>poke<span class="w"> </span>0x16030<span class="w"> </span>0xfedcba9876543210
</code></pre></div>
</li>
<li>
<p>Read from Scratchpad register</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-108-1" name="__codelineno-108-1" href="#__codelineno-108-1"></a>opae.io<span class="w"> </span>-d<span class="w"> </span>b1:00.0<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>peek<span class="w"> </span>0x16030
</code></pre></div>
<p>Expected output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-109-1" name="__codelineno-109-1" href="#__codelineno-109-1"></a>0xfedcba9876543210
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Release the opae.io tool</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-110-1" name="__codelineno-110-1" href="#__codelineno-110-1"></a>opae.io<span class="w"> </span>release<span class="w"> </span>-d<span class="w"> </span>b1:00.0
</code></pre></div>
</li>
<li>
<p>Confirm the driver has been set back to <code>dfl-pci</code></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-111-1" name="__codelineno-111-1" href="#__codelineno-111-1"></a>opae.io<span class="w"> </span>ls
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-112-1" name="__codelineno-112-1" href="#__codelineno-112-1"></a><span class="o">[</span><span class="m">0000</span>:b1:00.0<span class="o">]</span><span class="w"> </span><span class="o">(</span>0x8086:0xbcce<span class="w"> </span>0x8086:0x1771<span class="o">)</span><span class="w"> </span>Intel<span class="w"> </span>Acceleration<span class="w"> </span>JTAG<span class="w"> </span>PCI<span class="w"> </span>Development<span class="w"> </span>Kit<span class="w"> </span><span class="o">(</span>Driver:<span class="w"> </span>dfl-pci<span class="o">)</span>
</code></pre></div>
</li>
</ol>
<h4 id="415-walkthrough-debug-the-fim-with-signal-tap"><strong>4.1.5 Walkthrough: Debug the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with Signal Tap</strong><a class="headerlink" href="#415-walkthrough-debug-the-fim-with-signal-tap" title="Permanent link">&para;</a></h4>
<p>The following steps guide you through the process of adding a Signal Tap instance to your design. The added Signal Tap instance provides hardware to capture the desired internal signals and connect the stored trace information via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr>. Please be aware that the added Signal Tap hardware will consume FPGA resources and may require additional floorplanning steps to accommodate these resources. Some areas of the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> use logic lock regions and these regions may need to be re-sized.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<ul>
<li>This walkthrough requires an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach deployment environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/user_guides/ug_qs_ofs_iseries/ug_qs_ofs_iseries/">Getting Started Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 PCIe Attach FPGAs (I-Series Development Kit (2xR-Tile, 1xF-Tile))</a> for instructions on setting up a deployment environment.</li>
</ul>
<ul>
<li>This walkthrough uses a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design that has had a Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module added to it. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#412-walkthrough-add-a-new-module-to-the-ofs-fim">Add a new module to the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> section for step-by-step instructions for creating a Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design. You do not need to compile the design.</li>
</ul>
<p>Perform the following steps in your development environment:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Synthesize the design using the <code>-e</code> build script option. You may skip this step if you are using a pre-synthesized design.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-113-1" name="__codelineno-113-1" href="#__codelineno-113-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-113-2" name="__codelineno-113-2" href="#__codelineno-113-2"></a>
<a id="__codelineno-113-3" name="__codelineno-113-3" href="#__codelineno-113-3"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-e<span class="w"> </span>iseries-dk<span class="w"> </span>work_hello_fim_with_stp
</code></pre></div>
</li>
<li>
<p>Open the design in Quartus. The <strong>Compilation Dashboard</strong> should show that the <code>Analysis &amp; Synthesis</code> step has completed.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-114-1" name="__codelineno-114-1" href="#__codelineno-114-1"></a>quartus<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/work_hello_fim_with_stp/syn/board/iseries-dk/syn_top/ofs_top.qpf
</code></pre></div>
<p><a class="glightbox" href="../images/synthesis_compilation_dashboard.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="synthesis_compilation_dashboard" src="../images/synthesis_compilation_dashboard.png" /></a></p>
</li>
<li>
<p>Open <strong>Tools -&gt; Signal Tap Logic Analyzer</strong></p>
<p><a class="glightbox" href="../images/tools_signal_tap.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="tools_signal_tap" src="../images/tools_signal_tap.png" /></a></p>
<ol>
<li>
<p>Select the <code>Default</code> template and click <strong>Create</strong></p>
</li>
<li>
<p>Assign the clock for sampling the Signal Tap instrumented signals of interest. Note that the clock selected should correspond to the signals you want to view for best trace fidelity. Different clocks can be used, however, there maybe issues with trace inaccuracy due to sampling time differences. This example instruments the hello_fim_top module previously intetegrated into the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. If unfamiliar with code, it is helpful to use the Quartus Project Navigator to find the block of interest and open the design instance for review.</p>
<ol>
<li>
<p>In the <strong>Signal Configuration -&gt; Clock</strong> box of the <strong>Signal Tap Logic Analyzer</strong> window, click the "<strong>...</strong>" button</p>
<p><a class="glightbox" href="../images/stp_hello_fim_clk_search.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_hello_fim_clk_search.png" /></a></p>
</li>
<li>
<p>In the <strong>Node Finder</strong> tool that opens, type <code>clock</code> into the <strong>Named</strong> field, and select <code>hello_fim_top_inst</code> in the <strong>Look in</strong> field, then click <strong>Search</strong>. Select the <code>hello_fim_top_inst|clk</code> signal from the <strong>Matching Nodes</strong> box and click the <strong>"&gt;"</strong> button to move it to the <strong>Nodes Found</strong> box. Click <strong>OK</strong> to close the Node Finder dialog.</p>
<p><a class="glightbox" href="../images/stp_node_finder_hello_fim.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_node_finder_hello_fim.png" /></a></p>
</li>
</ol>
</li>
<li>
<p>Update the sample depth and other Signal Tap settings as needed for your debugging criteria.</p>
<p><a class="glightbox" href="../images/STP_Configs_hello_fim.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/STP_Configs_hello_fim.png" /></a></p>
</li>
<li>
<p>In the Signal Tap GUI add the nodes to be instrumented by double-clicking on the "Double-click to add nodes" legend.</p>
<p><a class="glightbox" href="../images/STP_Add_Nodes_hello_fim.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/STP_Add_Nodes_hello_fim.png" /></a></p>
</li>
<li>
<p>This brings up the Node Finder to add the signals to be traced. In this example we will monitor the memory mapped interface to the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. </p>
<ol>
<li>
<p>In the <strong>Named</strong> field, enter <code>csr_lite_if*</code>. In the <strong>Look In</strong> field, select <code>hello_fim_top_inst</code>.</p>
</li>
<li>
<p>Select the nets that appear in the <strong>Matching Nodes</strong> box. Click the <strong>&gt;</strong> button to add them to the <strong>Nodes Found</strong> box.</p>
<p><a class="glightbox" href="../images/stp_traced_signals_hello_fim_nets.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_traced_signals_hello_fim_nets.png" /></a></p>
</li>
<li>
<p>Click Insert and close the Node Finder dialog.</p>
</li>
</ol>
</li>
<li>
<p>To provide a unique name for your Signal Tap instance, select "auto_signaltap_0", right-click, and select <strong>Rename Instance (F2)</strong>. Provide a descriptive name for your instance, for example, <code>stp_for_hello_fim</code>.</p>
<p><a class="glightbox" href="../images/stp_rename_instance_hello_fim.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_rename_instance_hello_fim.png" /></a></p>
</li>
<li>
<p>Save the newly created Signal Tap file, in the <code>$OFS_ROOTDIR/work_hello_fim_with_stp/syn/board/iseries-dk/syn_top/</code> directory, and give it the same name as the instance. Ensure that the <strong>Add file to current project</strong> checkbox is ticked.</p>
<p><a class="glightbox" href="../images/save_STP_hello_fim.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/save_STP_hello_fim.png" /></a></p>
</li>
<li>
<p>In the dialog that pops up, click "Yes" to add the newly created Signal Tap file to the project settings files.</p>
<p><a class="glightbox" href="../images/add_STP_Project_hello_fim.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/add_STP_Project_hello_fim.png" /></a></p>
<p>This will aurtomatically add the following lines to <code>$OFS_ROOTDIR/work_hello_fim_with_stp/syn/board/iseries-dk/syn_top/ofs_top.qsf</code>:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-115-1" name="__codelineno-115-1" href="#__codelineno-115-1"></a><span class="nv">set_global_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>ENABLE_SIGNALTAP<span class="w"> </span>ON
<a id="__codelineno-115-2" name="__codelineno-115-2" href="#__codelineno-115-2"></a><span class="nv">set_global_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>USE_SIGNALTAP_FILE<span class="w"> </span>STP_For_Hello_FIM.stp
<a id="__codelineno-115-3" name="__codelineno-115-3" href="#__codelineno-115-3"></a><span class="nv">set_global_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>SIGNALTAP_FILE<span class="w"> </span>STP_For_Hello_FIM.stp
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Close all Quartus GUIs.</p>
</li>
<li>
<p>Compile the project with the Signal Tap file added to the project. Use the <strong>-k</strong> switch to perform the compilation using the files in a specified working directory and not the original ones from the cloned repository. </p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-116-1" name="__codelineno-116-1" href="#__codelineno-116-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>-k<span class="w"> </span>iseries-dk<span class="w"> </span>work_hello_fim_with_stp
</code></pre></div>
</li>
<li>
<p>Ensure that the compile completes successfully and meets timing:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-117-1" name="__codelineno-117-1" href="#__codelineno-117-1"></a>***********************************
<a id="__codelineno-117-2" name="__codelineno-117-2" href="#__codelineno-117-2"></a>***
<a id="__codelineno-117-3" name="__codelineno-117-3" href="#__codelineno-117-3"></a>***<span class="w">        </span>OFS_PROJECT:<span class="w"> </span>ofs-agx7-pcie-attach
<a id="__codelineno-117-4" name="__codelineno-117-4" href="#__codelineno-117-4"></a>***<span class="w">        </span>OFS_BOARD:<span class="w"> </span>iseries-dk
<a id="__codelineno-117-5" name="__codelineno-117-5" href="#__codelineno-117-5"></a>***<span class="w">        </span>Q_PROJECT:<span class="w">  </span>ofs_top
<a id="__codelineno-117-6" name="__codelineno-117-6" href="#__codelineno-117-6"></a>***<span class="w">        </span>Q_REVISION:<span class="w"> </span>ofs_top
<a id="__codelineno-117-7" name="__codelineno-117-7" href="#__codelineno-117-7"></a>***<span class="w">        </span>SEED:<span class="w"> </span><span class="m">1</span>
<a id="__codelineno-117-8" name="__codelineno-117-8" href="#__codelineno-117-8"></a>***<span class="w">        </span>Build<span class="w"> </span>Complete
<a id="__codelineno-117-9" name="__codelineno-117-9" href="#__codelineno-117-9"></a>***<span class="w">        </span>Timing<span class="w"> </span>Passed!
<a id="__codelineno-117-10" name="__codelineno-117-10" href="#__codelineno-117-10"></a>***
<a id="__codelineno-117-11" name="__codelineno-117-11" href="#__codelineno-117-11"></a>***********************************
</code></pre></div>
</li>
<li>
<p>Set up a <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> connection to the iseries-dk. Refer to <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#51-walkthrough-set-up-jtag">Set up <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></a> section for step-by-step instructions.</p>
</li>
<li>
<p>Copy the <code>ofs_top.sof</code> and <code>stp_for_hello_fim.stp</code> files to the machine which is connected to the iseries-dk via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr>.</p>
</li>
<li>
<p>From the <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> connected machine, program the <code>$OFS_ROOTDIR/work_hello_fim_with_stp/syn/board/iseries-dk/syn_top/output_files/ofs_top.sof</code> image to the iseries-dk FPGA. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#52-walkthrough-program-the-fpga-via-jtag">Program the FPGA via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></a> section for step-by-step programming instructions.</p>
</li>
<li>
<p>Open the Quartus Signal Tap GUI</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-118-1" name="__codelineno-118-1" href="#__codelineno-118-1"></a><span class="nv">$QUARTUS_ROOTDIR</span>/bin/quartus_stpw
</code></pre></div>
</li>
<li>
<p>In the Signal Tap Logic Analyzer window, select <strong>File -&gt; Open</strong>, and choose the <code>stp_for_hello_fim.stp</code> file.</p>
<p><a class="glightbox" href="../images/stp_open_STP_For_Hello_FIM.stp.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_open_STP_For_Hello_FIM.stp.png" /></a></p>
</li>
<li>
<p>In the right pane of the Signal Tap GUI, in the <strong>Hardware:</strong> selection box select the cable for the iseries-dk. In the <strong>Device:</strong> selection box select the Agilex device.</p>
<p><a class="glightbox" href="../images/stp_select_usbBlasterII_hardware.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_select_usbBlasterII_hardware.png" /></a></p>
</li>
<li>
<p>If the Agilex Device is not displayed in the <strong>Device:</strong> list, click the <strong>'Scan Chain'</strong> button to re-scan the <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> device chain.</p>
</li>
<li>
<p>Create the trigger conditions. In this example, we will capture data on a rising edge of the Read Address Valid signal.</p>
<p><a class="glightbox" href="../images/stp_set_trigger_conditions.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_set_trigger_conditions.png" /></a></p>
</li>
<li>
<p>Start analysis by selecting the <strong>'stp_for_hello_fim'</strong> instance and pressing <strong>'F5'</strong> or clicking the <strong>Run Analysis</strong> icon in the toolbar. You should see a green message indicating the Acquisition is in progress. Then, move to the <strong>Data</strong> Tab to observe the signals captured.</p>
<p><a class="glightbox" href="../images/stp_start_signal_capture.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_start_signal_capture.png" /></a></p>
</li>
<li>
<p>To generate traffic in the <strong>csr_lite_if</strong> signals of the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> module, walk the DFH list or peek/poke the Hello <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> registers.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-119-1" name="__codelineno-119-1" href="#__codelineno-119-1"></a>opae.io init -d 0000:b1:00.0
<a id="__codelineno-119-2" name="__codelineno-119-2" href="#__codelineno-119-2"></a>opae.io walk -d 0000:b1:00.0
<a id="__codelineno-119-3" name="__codelineno-119-3" href="#__codelineno-119-3"></a>opae.io release -d 0000:b1:00.0
</code></pre></div>
<p>The signals should be captured on the rising edge of <code>arvalid</code> in this example. Zoom in to get a better view of the signals.</p>
<p><a class="glightbox" href="../images/stp_captured_csr_lite_if_traces.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/stp_captured_csr_lite_if_traces.png" /></a></p>
</li>
</ol>
<h3 id="42-preparing-fim-for-afu-development"><strong>4.2 Preparing <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> for <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Development</strong><a class="headerlink" href="#42-preparing-fim-for-afu-development" title="Permanent link">&para;</a></h3>
<p>In the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build, the standard AFUs in the port gasket can be replaced with <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>-based AFUs, wrapped by the ofs_plat_afu() top-level module. Before invoking build_top.sh, set the environment variable AFU_WITH_PIM to the path of a sources text file -- the same sources file from examples such as sources.txt in hello_world:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-120-1" name="__codelineno-120-1" href="#__codelineno-120-1"></a><span class="nb">export</span><span class="w"> </span><span class="nv">AFU_WITH_PIM</span><span class="o">=</span>&lt;path<span class="w"> </span>to&gt;/tutorial/afu_types/01_pim_ifc/hello_world/hw/rtl/axi/sources.txt
</code></pre></div>
<p>When set during the build_top.sh setup stage, the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build is configured to load the specified <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> will continue to work, if enabled. The only difference with AFU_WITH_PIM is the change to the AFUs present at power-on. Keep in mind that the default exercisers were chosen to attach to all devices and force reasonable routing decisions during the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build across the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> boundary. AFU_WITH_PIM is best used for FIMs that disable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr>.</p>
<p>Configuration of the user clock from an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>'s JSON file is ignored in a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build.</p>
<p>The AFU_WITH_PIM setting matters only during the setup stage of build_top.sh. It is not consumed by later stages.</p>
<h4 id="422-compiling-the-fim-in-preparation-for-designing-your-afu"><strong>4.2.2 Compiling the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> in preparation for designing your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></strong><a class="headerlink" href="#422-compiling-the-fim-in-preparation-for-designing-your-afu" title="Permanent link">&para;</a></h4>
<p>To save area, the default Host Excercisers in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> can be replaced by a "he_null" blocks. There are a few things to note:</p>
<ul>
<li>"he_null" is a minimal block with registers that responds to PCIe <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> request. <abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr> responses are required to keep PCIe alive (end points enabled in PCIe-SS needs service downstream requests).</li>
<li>If an exerciser with other I/O connections such as "he_mem" or "he_hssi" is replaced, then then those I/O ports are simply tied off.</li>
<li>The options supported are <code>null_he_lb</code>, <code>null_he_hssi</code>, <code>null_he_mem</code> and <code>null_he_mem_tg</code>. Any combination, order or all can be enabled at the same time. </li>
<li>Finer grain control is provided for you to, for example, turn off only the exercisers in the Static Region in order to save area.</li>
</ul>
<h4 id="4221-walkthrough-compile-the-fim-in-preparation-for-designing-your-afu"><strong>4.2.2.1 Walkthrough: Compile the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> in preparation for designing your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></strong><a class="headerlink" href="#4221-walkthrough-compile-the-fim-in-preparation-for-designing-your-afu" title="Permanent link">&para;</a></h4>
<p>Perform the following steps to compile a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> for where the exercisers are removed and replaced with an he_null module while keeping the PF/VF multiplexor connections.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Compile the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with the HE_NULL compile options</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-121-1" name="__codelineno-121-1" href="#__codelineno-121-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-121-2" name="__codelineno-121-2" href="#__codelineno-121-2"></a>
<a id="__codelineno-121-3" name="__codelineno-121-3" href="#__codelineno-121-3"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>iseries-dk:null_he_lb,null_he_hssi,null_he_mem,null_he_mem_tg<span class="w"> </span>work_iseries-dk
</code></pre></div>
</li>
</ol>
<h3 id="43-partial-reconfiguration-region"><strong>4.3 Partial Reconfiguration Region</strong><a class="headerlink" href="#43-partial-reconfiguration-region" title="Permanent link">&para;</a></h3>
<p>To take advantage of the available resources in the Agilex® 7 FPGA for an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> design, you can adjust the size of the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> partition. An example reason for the changing the size of <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region is if you add more logic to the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> region, then you may need to adjust the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region to fit the additional logic into the static region.  Similarly, if you reduce logic in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> region, then you can adjust the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region to provide more logic resources for the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</p>
<p>After the compilation of the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>, the resources usage broken down by partitions as reported in the following file:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-122-1" name="__codelineno-122-1" href="#__codelineno-122-1"></a><span class="nv">$OFS_ROOTDIR</span>/&lt;WORDK_DIRECTORY&gt;/syn/board/iseries-dk/syn_top/output_files/ofs_top.fit.rpt
</code></pre></div>
<p>An example report of the resources usage by partitions defined for the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> is shown as follows:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-123-1" name="__codelineno-123-1" href="#__codelineno-123-1"></a><span class="o">+</span><span class="nv">------------------------------------------------------------------------------------------</span><span class="o">+</span>
<a id="__codelineno-123-2" name="__codelineno-123-2" href="#__codelineno-123-2"></a><span class="err">;</span><span class="w"> </span><span class="nv">Logic</span><span class="w"> </span>Lock<span class="w"> </span>Region<span class="w"> </span>Constraints<span class="w">                                                            </span><span class="k">;</span>
<a id="__codelineno-123-3" name="__codelineno-123-3" href="#__codelineno-123-3"></a><span class="o">+</span><span class="nv">--------------------------------------</span><span class="o">+-------------------------+-------------------------+</span>
<a id="__codelineno-123-4" name="__codelineno-123-4" href="#__codelineno-123-4"></a><span class="err">;</span><span class="w"> </span><span class="nv">Name</span><span class="w">                                 </span><span class="k">;</span><span class="w"> </span><span class="nv">Place</span><span class="w"> </span>Region<span class="w"> </span>Constraint<span class="w"> </span><span class="k">;</span><span class="w"> </span><span class="nv">Route</span><span class="w"> </span>Region<span class="w"> </span>Constraint<span class="w"> </span><span class="k">;</span>
<a id="__codelineno-123-5" name="__codelineno-123-5" href="#__codelineno-123-5"></a><span class="o">+</span><span class="nv">--------------------------------------</span><span class="o">+-------------------------+-------------------------+</span>
<a id="__codelineno-123-6" name="__codelineno-123-6" href="#__codelineno-123-6"></a><span class="err">;</span><span class="w"> </span><span class="nv">afu_top</span><span class="o">|</span>port_gasket<span class="o">|</span>pr_slot<span class="o">|</span>afu_main<span class="w"> </span><span class="k">;</span><span class="w"> </span><span class="k">(</span><span class="nv">90</span>,<span class="w"> </span><span class="mi">40</span><span class="k">)</span><span class="w"> </span><span class="nv">to</span><span class="w"> </span><span class="k">(</span><span class="nv">350</span>,<span class="w"> </span><span class="mi">220</span><span class="k">)</span><span class="w">  </span><span class="k">;</span><span class="w"> </span><span class="k">(</span><span class="nv">0</span>,<span class="w"> </span><span class="mi">0</span><span class="k">)</span><span class="w"> </span><span class="nv">to</span><span class="w"> </span><span class="k">(</span><span class="nv">385</span>,<span class="w"> </span><span class="mi">329</span><span class="k">)</span><span class="w">    </span><span class="k">;</span>
<a id="__codelineno-123-7" name="__codelineno-123-7" href="#__codelineno-123-7"></a><span class="o">+</span><span class="nv">--------------------------------------</span><span class="o">+-------------------------+-------------------------+</span>
<a id="__codelineno-123-8" name="__codelineno-123-8" href="#__codelineno-123-8"></a>
<a id="__codelineno-123-9" name="__codelineno-123-9" href="#__codelineno-123-9"></a>
<a id="__codelineno-123-10" name="__codelineno-123-10" href="#__codelineno-123-10"></a><span class="o">+</span><span class="nv">----------------------------------------------------------------------------------------------</span><span class="o">+</span>
<a id="__codelineno-123-11" name="__codelineno-123-11" href="#__codelineno-123-11"></a><span class="err">;</span><span class="w"> </span><span class="nv">Logic</span><span class="w"> </span>Lock<span class="w"> </span>Region<span class="w"> </span>Usage<span class="w"> </span>Summary<span class="w">                                                              </span><span class="k">;</span>
<a id="__codelineno-123-12" name="__codelineno-123-12" href="#__codelineno-123-12"></a><span class="o">+</span><span class="nv">-------------------------------------------------------</span><span class="o">+--------------------------------------+</span>
<a id="__codelineno-123-13" name="__codelineno-123-13" href="#__codelineno-123-13"></a><span class="err">;</span><span class="w"> </span><span class="nv">Statistic</span><span class="w">                                             </span><span class="k">;</span><span class="w"> </span><span class="nv">afu_top</span><span class="o">|</span>port_gasket<span class="o">|</span>pr_slot<span class="o">|</span>afu_main<span class="w"> </span><span class="k">;</span>
<a id="__codelineno-123-14" name="__codelineno-123-14" href="#__codelineno-123-14"></a><span class="o">+</span><span class="nv">-------------------------------------------------------</span><span class="o">+--------------------------------------+</span>
<a id="__codelineno-123-15" name="__codelineno-123-15" href="#__codelineno-123-15"></a><span class="err">;</span><span class="w"> </span><span class="nv">ALMs</span><span class="w"> </span>needed<span class="w"> </span><span class="k">[</span><span class="err">=</span><span class="nv">A-B</span><span class="o">+</span>C<span class="k">]</span><span class="w">                                  </span><span class="k">;</span><span class="w"> </span><span class="nv">48011.2</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mi">351140</span><span class="w"> </span><span class="k">(</span><span class="w"> </span><span class="nv">13</span><span class="w"> </span><span class="o">%</span><span class="w"> </span><span class="k">)</span><span class="w">            </span><span class="k">;</span>
<a id="__codelineno-123-16" name="__codelineno-123-16" href="#__codelineno-123-16"></a><span class="err">;</span><span class="w">     </span><span class="k">[</span><span class="nv">A</span><span class="k">]</span><span class="w"> </span><span class="nv">ALMs</span><span class="w"> </span>used<span class="w"> </span><span class="ow">in</span><span class="w"> </span>final<span class="w"> </span>placement<span class="w">                  </span><span class="k">;</span><span class="w"> </span><span class="nv">53324.4</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mi">351140</span><span class="w"> </span><span class="k">(</span><span class="w"> </span><span class="nv">15</span><span class="w"> </span><span class="o">%</span><span class="w"> </span><span class="k">)</span><span class="w">            </span><span class="k">;</span>
<a id="__codelineno-123-17" name="__codelineno-123-17" href="#__codelineno-123-17"></a><span class="err">;</span><span class="w">     </span><span class="k">[</span><span class="nv">B</span><span class="k">]</span><span class="w"> </span><span class="nv">Estimate</span><span class="w"> </span>of<span class="w"> </span>ALMs<span class="w"> </span>recoverable<span class="w"> </span>by<span class="w"> </span>dense<span class="w"> </span>packing<span class="w"> </span><span class="k">;</span><span class="w"> </span><span class="nv">5452.3</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mi">351140</span><span class="w"> </span><span class="k">(</span><span class="w"> </span><span class="nv">1</span><span class="w"> </span><span class="o">%</span><span class="w"> </span><span class="k">)</span><span class="w">              </span><span class="k">;</span>
<a id="__codelineno-123-18" name="__codelineno-123-18" href="#__codelineno-123-18"></a><span class="err">;</span><span class="w">     </span><span class="k">[</span><span class="nv">C</span><span class="k">]</span><span class="w"> </span><span class="nv">Estimate</span><span class="w"> </span>of<span class="w"> </span>ALMs<span class="w"> </span>unavailable<span class="w">                  </span><span class="k">;</span><span class="w"> </span><span class="nv">139.0</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mi">351140</span><span class="w"> </span><span class="k">(</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="nv">1</span><span class="w"> </span><span class="o">%</span><span class="w"> </span><span class="k">)</span><span class="w">             </span><span class="k">;</span>
<a id="__codelineno-123-19" name="__codelineno-123-19" href="#__codelineno-123-19"></a><span class="err">;</span><span class="w"> </span><span class="nv">ALMs</span><span class="w"> </span>used<span class="w"> </span>for<span class="w"> </span>memory<span class="w">                                  </span><span class="k">;</span><span class="w"> </span><span class="nv">450.0</span><span class="w">                                </span><span class="k">;</span>
<a id="__codelineno-123-20" name="__codelineno-123-20" href="#__codelineno-123-20"></a><span class="err">;</span><span class="w"> </span><span class="nv">Combinational</span><span class="w"> </span>ALUTs<span class="w">                                   </span><span class="k">;</span><span class="w"> </span><span class="nv">67166</span><span class="w">                                </span><span class="k">;</span>
<a id="__codelineno-123-21" name="__codelineno-123-21" href="#__codelineno-123-21"></a><span class="err">;</span><span class="w"> </span><span class="nv">Dedicated</span><span class="w"> </span>Logic<span class="w"> </span>Registers<span class="w">                             </span><span class="k">;</span><span class="w"> </span><span class="nv">87533</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mi">1404560</span><span class="w"> </span><span class="k">(</span><span class="w"> </span><span class="nv">6</span><span class="w"> </span><span class="o">%</span><span class="w"> </span><span class="k">)</span><span class="w">              </span><span class="k">;</span>
<a id="__codelineno-123-22" name="__codelineno-123-22" href="#__codelineno-123-22"></a><span class="err">;</span><span class="w"> </span><span class="nv">I</span><span class="o">/</span>O<span class="w"> </span>Registers<span class="w">                                         </span><span class="k">;</span><span class="w"> </span><span class="nv">0</span><span class="w">                                    </span><span class="k">;</span>
<a id="__codelineno-123-23" name="__codelineno-123-23" href="#__codelineno-123-23"></a><span class="err">;</span><span class="w"> </span><span class="nv">Block</span><span class="w"> </span>Memory<span class="w"> </span>Bits<span class="w">                                     </span><span class="k">;</span><span class="w"> </span><span class="nv">1737568</span><span class="w">                              </span><span class="k">;</span>
<a id="__codelineno-123-24" name="__codelineno-123-24" href="#__codelineno-123-24"></a><span class="err">;</span><span class="w"> </span><span class="nv">M20Ks</span><span class="w">                                                 </span><span class="k">;</span><span class="w"> </span><span class="nv">137</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mi">5049</span><span class="w"> </span><span class="k">(</span><span class="w"> </span><span class="nv">2</span><span class="w"> </span><span class="o">%</span><span class="w"> </span><span class="k">)</span><span class="w">                   </span><span class="k">;</span>
<a id="__codelineno-123-25" name="__codelineno-123-25" href="#__codelineno-123-25"></a><span class="err">;</span><span class="w"> </span><span class="nv">DSP</span><span class="w"> </span>Blocks<span class="w"> </span>needed<span class="w"> </span><span class="k">[</span><span class="err">=</span><span class="nv">A-B</span><span class="k">]</span><span class="w">                              </span><span class="k">;</span><span class="w"> </span><span class="nv">0</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mi">3439</span><span class="w"> </span><span class="k">(</span><span class="w"> </span><span class="nv">0</span><span class="w"> </span><span class="o">%</span><span class="w"> </span><span class="k">)</span><span class="w">                     </span><span class="k">;</span>
<a id="__codelineno-123-26" name="__codelineno-123-26" href="#__codelineno-123-26"></a><span class="err">;</span><span class="w">     </span><span class="k">[</span><span class="nv">A</span><span class="k">]</span><span class="w"> </span><span class="nv">DSP</span><span class="w"> </span>Blocks<span class="w"> </span>used<span class="w"> </span><span class="ow">in</span><span class="w"> </span>final<span class="w"> </span>placement<span class="w">            </span><span class="k">;</span><span class="w"> </span><span class="nv">0</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mi">3439</span><span class="w"> </span><span class="k">(</span><span class="w"> </span><span class="nv">0</span><span class="w"> </span><span class="o">%</span><span class="w"> </span><span class="k">)</span><span class="w">                     </span><span class="k">;</span>
<a id="__codelineno-123-27" name="__codelineno-123-27" href="#__codelineno-123-27"></a><span class="err">;</span><span class="w">     </span><span class="k">[</span><span class="nv">B</span><span class="k">]</span><span class="w"> </span><span class="nv">Estimate</span><span class="w"> </span>of<span class="w"> </span>DSPs<span class="w"> </span>recoverable<span class="w"> </span>by<span class="w"> </span>dense<span class="w"> </span>merging<span class="w"> </span><span class="k">;</span><span class="w"> </span><span class="nv">0</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mi">3439</span><span class="w"> </span><span class="k">(</span><span class="w"> </span><span class="nv">0</span><span class="w"> </span><span class="o">%</span><span class="w"> </span><span class="k">)</span><span class="w">                     </span><span class="k">;</span>
<a id="__codelineno-123-28" name="__codelineno-123-28" href="#__codelineno-123-28"></a><span class="err">;</span><span class="w"> </span><span class="nv">Pins</span><span class="w">                                                  </span><span class="k">;</span><span class="w"> </span><span class="nv">0</span><span class="w">                                    </span><span class="k">;</span>
<a id="__codelineno-123-29" name="__codelineno-123-29" href="#__codelineno-123-29"></a><span class="err">;</span><span class="w"> </span><span class="nv">IOPLLs</span><span class="w">                                                </span><span class="k">;</span><span class="w"> </span><span class="nv">0</span><span class="w">                                    </span><span class="k">;</span>
<a id="__codelineno-123-30" name="__codelineno-123-30" href="#__codelineno-123-30"></a><span class="err">;</span><span class="w">                                                       </span><span class="err">;</span><span class="w">                                      </span><span class="err">;</span>
<a id="__codelineno-123-31" name="__codelineno-123-31" href="#__codelineno-123-31"></a><span class="err">;</span><span class="w"> </span><span class="nv">Region</span><span class="w"> </span>Placement<span class="w">                                      </span><span class="k">;</span><span class="w"> </span><span class="k">(</span><span class="nv">90</span>,<span class="w"> </span><span class="mi">40</span><span class="k">)</span><span class="w"> </span><span class="nv">to</span><span class="w"> </span><span class="k">(</span><span class="nv">350</span>,<span class="w"> </span><span class="mi">220</span><span class="k">)</span><span class="w">               </span><span class="k">;</span>
<a id="__codelineno-123-32" name="__codelineno-123-32" href="#__codelineno-123-32"></a><span class="o">+</span><span class="nv">-------------------------------------------------------</span><span class="o">+--------------------------------------+</span>
</code></pre></div>
<p>In this case, the default size for the <code>afu_top|port_gasket|pr_slot|afu_main</code> <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> partition is large enough to hold the logic of the default <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>, which is mainly occupied by the Host Exercisers. However, larger designs might require additional resources.</p>
<h4 id="431-walkthrough-resize-the-partial-reconfiguration-region"><strong>4.3.1 Walkthrough: Resize the Partial Reconfiguration Region</strong><a class="headerlink" href="#431-walkthrough-resize-the-partial-reconfiguration-region" title="Permanent link">&para;</a></h4>
<p>Perform the following steps to first analyze the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> logic lock regions in a default <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design, then resize the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region:</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> flow provides the TCL file <code>$OFS_ROOTDIR/syn/board/iseries-dk/setup/pr_assignments.tcl</code> which defines the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> partition where the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> is allocated. Each region is a rectangle defined by the origin coordinate (X0, Y0) and the top right corner coordinate (X1, Y1).</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-124-1" name="__codelineno-124-1" href="#__codelineno-124-1"></a><span class="c">#####################################################</span>
<a id="__codelineno-124-2" name="__codelineno-124-2" href="#__codelineno-124-2"></a><span class="c"># Main PR Partition -- green_region</span>
<a id="__codelineno-124-3" name="__codelineno-124-3" href="#__codelineno-124-3"></a><span class="c">#####################################################</span>
<a id="__codelineno-124-4" name="__codelineno-124-4" href="#__codelineno-124-4"></a><span class="nv">set_instance_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>PARTITION<span class="w"> </span>green_region<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>afu_top<span class="o">|</span>pg_afu.port_gasket<span class="o">|</span>pr_slot<span class="o">|</span>afu_main
<a id="__codelineno-124-5" name="__codelineno-124-5" href="#__codelineno-124-5"></a><span class="nv">set_instance_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>CORE_ONLY_PLACE_REGION<span class="w"> </span>ON<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>afu_top<span class="o">|</span>pg_afu.port_gasket<span class="o">|</span>pr_slot<span class="o">|</span>afu_main
<a id="__codelineno-124-6" name="__codelineno-124-6" href="#__codelineno-124-6"></a><span class="nv">set_instance_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>RESERVE_PLACE_REGION<span class="w"> </span>ON<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>afu_top<span class="o">|</span>pg_afu.port_gasket<span class="o">|</span>pr_slot<span class="o">|</span>afu_main
<a id="__codelineno-124-7" name="__codelineno-124-7" href="#__codelineno-124-7"></a><span class="nv">set_instance_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>PARTIAL_RECONFIGURATION_PARTITION<span class="w"> </span>ON<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>afu_top<span class="o">|</span>pg_afu.port_gasket<span class="o">|</span>pr_slot<span class="o">|</span>afu_main
<a id="__codelineno-124-8" name="__codelineno-124-8" href="#__codelineno-124-8"></a>
<a id="__codelineno-124-9" name="__codelineno-124-9" href="#__codelineno-124-9"></a>
<a id="__codelineno-124-10" name="__codelineno-124-10" href="#__codelineno-124-10"></a><span class="nv">set_instance_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>PLACE_REGION<span class="w"> </span><span class="s2">&quot;X90 Y40 X350 Y220&quot;</span><span class="w"> </span><span class="o">-</span>to<span class="w"> </span>afu_top<span class="o">|</span>pg_afu.port_gasket<span class="o">|</span>pr_slot<span class="o">|</span>afu_main
<a id="__codelineno-124-11" name="__codelineno-124-11" href="#__codelineno-124-11"></a><span class="nv">set_instance_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>ROUTE_REGION<span class="w"> </span><span class="s2">&quot;X0 Y0 X385 Y329&quot;</span><span class="w"> </span><span class="o">-</span>to<span class="w"> </span>afu_top<span class="o">|</span>pg_afu.port_gasket<span class="o">|</span>pr_slot<span class="o">|</span>afu_main
</code></pre></div>
</li>
<li>
<p>[OPTIONAL] Use Quartus Chip Planner to visualize the default <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region allocation.</p>
<ol>
<li>
<p>Compile the design.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-125-1" name="__codelineno-125-1" href="#__codelineno-125-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>iseries-dk<span class="w"> </span>work_iseries-dk
</code></pre></div>
</li>
<li>
<p>Once the design is compiled, open it in Quartus.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-126-1" name="__codelineno-126-1" href="#__codelineno-126-1"></a>quartus<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/work_iseries-dk/syn/board/iseries-dk/syn_top/ofs_top.qpf
</code></pre></div>
</li>
<li>
<p>Switch to the <code>ofs_top</code> view if necessary.</p>
<p><a class="glightbox" href="../images/switch_to_ofs_top.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/switch_to_ofs_top.png" /></a></p>
</li>
<li>
<p>Click <strong>Tools -&gt; Chip Planner</strong> to open the Chip Planner.</p>
</li>
<li>
<p>Analyze the regions shown. Note that the regions are made of rectangles described by an origin coordinate, region height, and region width. If you are modifying the regions, you will need to identify the coordinates of your desired region.</p>
<p><a class="glightbox" href="../images/chip_planner_coordinates.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/chip_planner_coordinates.png" /></a></p>
</li>
<li>
<p>Close the Quartus GUI.</p>
</li>
</ol>
</li>
<li>
<p>Make changes to the partial reconfiguraton region in the <code>$OFS_ROOTDIR/syn/board/iseries-dk/setup/pr_assignments.tcl</code> file. You can modify the size and location of existing lock regions or add new ones and assign them to the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> partition.</p>
</li>
<li>
<p>Recompile your <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and create the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> relocatable build tree using the following commands.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-127-1" name="__codelineno-127-1" href="#__codelineno-127-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span><span class="w">    </span>
<a id="__codelineno-127-2" name="__codelineno-127-2" href="#__codelineno-127-2"></a>
<a id="__codelineno-127-3" name="__codelineno-127-3" href="#__codelineno-127-3"></a>ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>iseries-dk<span class="w"> </span>work_iseries-dk_resize_pr
</code></pre></div>
</li>
<li>
<p>Analyze the resource utilization report <code>$OFS_ROOTDIR/work_iseries-dk/syn/board/iseries-dk/syn_top/output_files/ofs_top.fit.rpt</code> produced after recompiling the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
</li>
<li>
<p>Perform further modification to the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> regions until the results are satisfactory. Make sure timing constraints are met.</p>
</li>
</ol>
<p>For more information on how to optimize the floor plan of your Partial Reconfiguration design refer to the following online documentation.</p>
<ul>
<li><a href="https://www.intel.com/content/www/us/en/docs/programmable/683641/21-4/analyzing-and-optimizing-the-design-03170.html" title="Analyzing and Optimizing the Design Floorplan">Analyzing and Optimizing the Design Floorplan</a></li>
</ul>
<ul>
<li><a href="https://www.intel.com/content/www/us/en/docs/programmable/683834/21-4/step-3-floorplan-the-design.html">Partial Reconfiguration Design Flow - Step 3 - Floorplan the Design</a></li>
</ul>
<h3 id="44-pcie-configuration"><strong>4.4 PCIe Configuration</strong><a class="headerlink" href="#44-pcie-configuration" title="Permanent link">&para;</a></h3>
<p>The PCIe Subsystem can be easily modified using <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> provided script and the PCIe subsystem IP core.  In this section both the PCIe <abbr title="Single-Root Input-Output Virtualization, Allows the isolation of PCI Express resources for manageability and performance.">SR-IOV</abbr> configuration and PCIe configuration registers will be modified.  You can use this process for setting up your specific settings.</p>
<p>The PCIe configuration for the iseries-dk can be set to 1x16 or bifurcated 2x8. You must ensure that the server you are using is set according to the design you are using. You can use OFSS to select which configuration to build with. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#443-pcie-configuration-using-ofss">PCIe Configuration Using OFSS</a> section for details. The following OFSS files are provided to you in the source repository:</p>
<ul>
<li>PCIe 1xGen5x16: $OFS_ROOTDIR/tools/ofss_config/pcie/pcie_host.ofss</li>
<li>PCIe 2xGen5x8: $OFS_ROOTDIR/tools/ofss_config/pcie/pcie_host_2link.ofss</li>
<li>PCIe 1xGen4x16:  $OFS_ROOTDIR/tools/ofss_config/pcie/pcie_host_gen4.ofss</li>
</ul>
<p>As of the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> 2024.2 release, the PCIe-SS uses the <em>AXI Streaming Intel FPGA IP for PCI Express</em> by default, which does not support Data Mover Mode. <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> releases prior to <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> 2024.2 used the <em>PCIe Subsystem Intel FPGA IP</em> which does support Data Mover Mode. If Data Mover Mode is required, you must change the target IP in the PCIe OFSS file. A walkthrough is provided later in this section. Note that the older IP does not support the PCIe Gen5x16 configuration; it only supports Gen5 2x8 or Gen4 1x16. A walkthrough for these changes is provided later in this section.</p>
<h4 id="441-pfvf-mux-configuration"><strong>4.4.1 PF/VF MUX Configuration</strong><a class="headerlink" href="#441-pfvf-mux-configuration" title="Permanent link">&para;</a></h4>
<p>The default PF/VF MUX configuration for <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> for the n6001 can support up to 8 PFs and 2000 VFs distributed accross all PFs.</p>
<p>For reference <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> configurations, you must have at least 1 PF with 1VF, or 2PFs. This is because the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region cannot be left unconnected. PFs must be consecutive. The <em>PFVF Limitations</em> table describes the supported number of PFs and VFs.</p>
<p><em>Table: PF/VF Limitations</em></p>
<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Min # of PFs</td>
<td>1 (if at least 1 VF present) | 2 (if no VFs present)</td>
</tr>
<tr>
<td>Max # of PFs</td>
<td>8</td>
</tr>
<tr>
<td>Min # of VFs</td>
<td>1 on PF0 (if only 1 PF present) | 0 (if 2PFs present)</td>
</tr>
<tr>
<td>Max # of VFs</td>
<td>2000 distributed across all PFs</td>
</tr>
</tbody>
</table>
<p>Note that as the number of VFs goes up, timing closure can become more difficult.</p>
<p>The scripts provided in ${OFS_ROOTDIR}/ofs-common/tools/ofss_config allows you to easily reconfigure the number of PFs and VFs, bar addresses, vendor/device ID values and more.  The PCIe Subsystem IP parameters that can be modified can be seen by reviewing ${OFS_ROOTDIR}/ofs-common/tools/ofss_config/ip_params/pcie_ss_component_parameters.py </p>
<p>New PF or VF instances will automatically have a null_afu module instantiated and connected to the new PF or VF.</p>
<h4 id="442-pcie-ss-configuration-registers"><strong>4.4.2 PCIe-SS Configuration Registers</strong><a class="headerlink" href="#442-pcie-ss-configuration-registers" title="Permanent link">&para;</a></h4>
<p>The PCIe-SS configuration registers contain the Vendor, Device and Subsystem Vendor ID registers which are used in PCIe add-in cards to uniquely identify the card for assignment to software drivers. <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> has these registers set with Intel values for out of the box usage. If you are using <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for a PCIe add in card that your company manufactures, then update the PCIe Subsytem Subsystem ID and Vendor ID registers as described below and change OPAE provided software code to properly operate with your company's register values.</p>
<p>The Vendor ID is assigned to your company by the PCI-SIG (Special Interest Group). The PCI-SIG is the only body officially licensed to give out IDs. You must be a member of PCI-SIG to request your own ID. Information about joining PCI-SIG is available here: PCI-SIG. You select the Subsystem Device ID for your PCIe add in card.</p>
<h4 id="443-pcie-configuration-using-ofss"><strong>4.4.3 PCIe Configuration Using OFSS</strong><a class="headerlink" href="#443-pcie-configuration-using-ofss" title="Permanent link">&para;</a></h4>
<p>The general flow for using OFSS to modify the PCIe Sub-system and PF/VF MUX is as follows:</p>
<ol>
<li>Create or modify a PCIe OFSS file with the desired PCIe configuration. </li>
<li>Call this PCIe OFSS file when running the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build script.</li>
</ol>
<p>The <em>PCIe IP OFSS File Options</em> table lists all of the configuration options supported by the OFSS flow. Any other customizations to the PCIe sub-system must be done with the IP Presets Flow.</p>
<p><em>Table: PCIe IP OFSS File Options</em></p>
<table>
<thead>
<tr>
<th>Section</th>
<th>Parameter</th>
<th>Options</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>[ip]</code></td>
<td><code>type</code></td>
<td><code>pcie</code></td>
<td>N/A</td>
<td>Specifies that this OFSS file configures the PCIe-SS</td>
</tr>
<tr>
<td><code>[settings]</code></td>
<td><code>output_name</code></td>
<td><code>pcie_ss</code></td>
<td>N/A</td>
<td>Specifies the output name of the PCIe-SS IP</td>
</tr>
<tr>
<td></td>
<td><code>preset</code></td>
<td><em>String</em></td>
<td>N/A</td>
<td>OPTIONAL - Specifies the name of a PCIe-SS IP presets file to use when building the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. When used, a presets file will take priority over any other parameters set in this OFSS file.</td>
</tr>
<tr>
<td></td>
<td><code>pcie_gen</code></td>
<td><code>4</code> | <code>5</code></td>
<td>N/A</td>
<td>Specifies the PCIe generation</td>
</tr>
<tr>
<td></td>
<td><code>pcie_instances</code></td>
<td><code>1</code> | <code>2</code></td>
<td>N/A</td>
<td>Specifies the number of PCIe instances. When set to <code>1</code> the PCIe configuration will be 1x16. When set to <code>2</code> the PCIe configuration will be x8; the <code>pcie_instances_enabled</code> parameter will determine if it is 2x8 or 1x8.</td>
</tr>
<tr>
<td></td>
<td><code>pcie_instances_enabled</code></td>
<td><code>1</code> | <code>2</code></td>
<td>N/A</td>
<td>Specifies the number of PCIe instances that are enabled. When set to <code>2</code> the PCIe configuration will be 2x8 if; when set to <code>1</code> the PCIe configuration will be 1x16. Use only when the <code>pcie_instances</code> parameter is set to <code>2</code>.</td>
</tr>
<tr>
<td><code>[pf*]</code></td>
<td><code>num_vfs</code></td>
<td>Integer</td>
<td><code>0</code></td>
<td>Specifies the number of Virtual Functions in the current PF</td>
</tr>
<tr>
<td></td>
<td><code>bar0_address_width</code></td>
<td>Integer</td>
<td><code>12</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>bar4_address_width</code></td>
<td>Integer</td>
<td><code>14</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>vf_bar0_address_width</code></td>
<td>Integer</td>
<td><code>12</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>ats_cap_enable</code></td>
<td><code>0</code> | <code>1</code></td>
<td><code>0</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>vf_ats_cap_enable</code></td>
<td><code>0</code> | <code>1</code></td>
<td><code>0</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>prs_ext_cap_enable</code></td>
<td><code>0</code> | <code>1</code></td>
<td><code>0</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>pasid_cap_enable</code></td>
<td><code>0</code> | <code>1</code></td>
<td><code>0</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>pci_type0_vendor_id</code></td>
<td>32'h Value</td>
<td><code>0x00008086</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>pci_type0_device_id</code></td>
<td>32'h Value</td>
<td><code>0x0000bcce</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>revision_id</code></td>
<td>32'h Value</td>
<td><code>0x00000001</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>class_code</code></td>
<td>32'h Value</td>
<td><code>0x00120000</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>subsys_vendor_id</code></td>
<td>32'h Value</td>
<td><code>0x00008086</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>subsys_dev_id</code></td>
<td>32'h Value</td>
<td><code>0x00000001</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>sriov_vf_device_id</code></td>
<td>32'h Value</td>
<td><code>0x0000bccf</code></td>
<td></td>
</tr>
<tr>
<td></td>
<td><code>exvf_subsysid</code></td>
<td>32'h Value</td>
<td><code>0x00000001</code></td>
<td></td>
</tr>
</tbody>
</table>
<h5 id="4431-walkthrough-modify-the-pcie-sub-system-and-pfvf-mux-configuration-using-ofss"><strong>4.4.3.1 Walkthrough: Modify the PCIe Sub-System and PF/VF MUX Configuration Using OFSS</strong><a class="headerlink" href="#4431-walkthrough-modify-the-pcie-sub-system-and-pfvf-mux-configuration-using-ofss" title="Permanent link">&para;</a></h5>
<p>Perform the following steps to use OFSS files to configure the PCIe Sub-system and PF/VF MUX. In this example both the PCIe <abbr title="Single-Root Input-Output Virtualization, Allows the isolation of PCI Express resources for manageability and performance.">SR-IOV</abbr> configuration and PCIe configuration registers will be modified.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<ul>
<li>To demonstrate updated PCIe PF/VF in hardware, use an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex I-Series PCIe Attach deployment environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/user_guides/ug_qs_ofs_iseries/ug_qs_ofs_iseries/">Getting Started Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 PCIe Attach FPGAs (I-Series Development Kit (2xR-Tile, 1xF-Tile))</a> for instructions on setting up a deployment environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>View the default <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> for the iseries-dk PF/VF configuration in the the <code>$OFS_ROOTDIR/tools/ofss_config/pcie/pcie_host.ofss</code> file.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-128-1" name="__codelineno-128-1" href="#__codelineno-128-1"></a><span class="o">[</span>ip<span class="o">]</span>
<a id="__codelineno-128-2" name="__codelineno-128-2" href="#__codelineno-128-2"></a><span class="nb">type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>pcie
<a id="__codelineno-128-3" name="__codelineno-128-3" href="#__codelineno-128-3"></a>
<a id="__codelineno-128-4" name="__codelineno-128-4" href="#__codelineno-128-4"></a><span class="o">[</span>settings<span class="o">]</span>
<a id="__codelineno-128-5" name="__codelineno-128-5" href="#__codelineno-128-5"></a><span class="nv">output_name</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>pcie_ss
<a id="__codelineno-128-6" name="__codelineno-128-6" href="#__codelineno-128-6"></a>
<a id="__codelineno-128-7" name="__codelineno-128-7" href="#__codelineno-128-7"></a><span class="o">[</span>pf0<span class="o">]</span>
<a id="__codelineno-128-8" name="__codelineno-128-8" href="#__codelineno-128-8"></a><span class="nv">num_vfs</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">3</span>
<a id="__codelineno-128-9" name="__codelineno-128-9" href="#__codelineno-128-9"></a><span class="nv">bar0_address_width</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">20</span>
<a id="__codelineno-128-10" name="__codelineno-128-10" href="#__codelineno-128-10"></a><span class="nv">vf_bar0_address_width</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">20</span>
<a id="__codelineno-128-11" name="__codelineno-128-11" href="#__codelineno-128-11"></a>
<a id="__codelineno-128-12" name="__codelineno-128-12" href="#__codelineno-128-12"></a><span class="o">[</span>pf1<span class="o">]</span>
<a id="__codelineno-128-13" name="__codelineno-128-13" href="#__codelineno-128-13"></a>
<a id="__codelineno-128-14" name="__codelineno-128-14" href="#__codelineno-128-14"></a><span class="o">[</span>pf2<span class="o">]</span>
<a id="__codelineno-128-15" name="__codelineno-128-15" href="#__codelineno-128-15"></a><span class="nv">bar0_address_width</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">18</span>
<a id="__codelineno-128-16" name="__codelineno-128-16" href="#__codelineno-128-16"></a>
<a id="__codelineno-128-17" name="__codelineno-128-17" href="#__codelineno-128-17"></a><span class="o">[</span>pf3<span class="o">]</span>
<a id="__codelineno-128-18" name="__codelineno-128-18" href="#__codelineno-128-18"></a>
<a id="__codelineno-128-19" name="__codelineno-128-19" href="#__codelineno-128-19"></a><span class="o">[</span>pf4<span class="o">]</span>
</code></pre></div>
</li>
<li>
<p>Create a new PCIe OFSS file from the existing <code>pcie_host.ofss</code> file</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-129-1" name="__codelineno-129-1" href="#__codelineno-129-1"></a>cp<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/tools/ofss_config/pcie/pcie_host.ofss<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/tools/ofss_config/pcie/pcie_pfvf_mod.ofss
</code></pre></div>
</li>
<li>
<p>Configure the new <code>pcie_pfvf_mod.ofss</code> with your desired PCIe settings. In this example we will add PF5 with 2 VFs.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-130-1" name="__codelineno-130-1" href="#__codelineno-130-1"></a><span class="o">[</span>ip<span class="o">]</span>
<a id="__codelineno-130-2" name="__codelineno-130-2" href="#__codelineno-130-2"></a><span class="nb">type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>pcie
<a id="__codelineno-130-3" name="__codelineno-130-3" href="#__codelineno-130-3"></a>
<a id="__codelineno-130-4" name="__codelineno-130-4" href="#__codelineno-130-4"></a><span class="o">[</span>settings<span class="o">]</span>
<a id="__codelineno-130-5" name="__codelineno-130-5" href="#__codelineno-130-5"></a><span class="nv">output_name</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>pcie_ss
<a id="__codelineno-130-6" name="__codelineno-130-6" href="#__codelineno-130-6"></a>
<a id="__codelineno-130-7" name="__codelineno-130-7" href="#__codelineno-130-7"></a><span class="o">[</span>pf0<span class="o">]</span>
<a id="__codelineno-130-8" name="__codelineno-130-8" href="#__codelineno-130-8"></a><span class="nv">num_vfs</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">3</span>
<a id="__codelineno-130-9" name="__codelineno-130-9" href="#__codelineno-130-9"></a><span class="nv">bar0_address_width</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">20</span>
<a id="__codelineno-130-10" name="__codelineno-130-10" href="#__codelineno-130-10"></a><span class="nv">vf_bar0_address_width</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">20</span>
<a id="__codelineno-130-11" name="__codelineno-130-11" href="#__codelineno-130-11"></a>
<a id="__codelineno-130-12" name="__codelineno-130-12" href="#__codelineno-130-12"></a><span class="o">[</span>pf1<span class="o">]</span>
<a id="__codelineno-130-13" name="__codelineno-130-13" href="#__codelineno-130-13"></a>
<a id="__codelineno-130-14" name="__codelineno-130-14" href="#__codelineno-130-14"></a><span class="o">[</span>pf2<span class="o">]</span>
<a id="__codelineno-130-15" name="__codelineno-130-15" href="#__codelineno-130-15"></a><span class="nv">bar0_address_width</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">18</span>
<a id="__codelineno-130-16" name="__codelineno-130-16" href="#__codelineno-130-16"></a>
<a id="__codelineno-130-17" name="__codelineno-130-17" href="#__codelineno-130-17"></a><span class="o">[</span>pf3<span class="o">]</span>
<a id="__codelineno-130-18" name="__codelineno-130-18" href="#__codelineno-130-18"></a>
<a id="__codelineno-130-19" name="__codelineno-130-19" href="#__codelineno-130-19"></a><span class="o">[</span>pf4<span class="o">]</span>
<a id="__codelineno-130-20" name="__codelineno-130-20" href="#__codelineno-130-20"></a>
<a id="__codelineno-130-21" name="__codelineno-130-21" href="#__codelineno-130-21"></a><span class="o">[</span>pf5<span class="o">]</span>
<a id="__codelineno-130-22" name="__codelineno-130-22" href="#__codelineno-130-22"></a><span class="nv">num_vfs</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">2</span>
</code></pre></div>
</li>
<li>
<p>Compile the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with the new PCIe OFSS file. </p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-131-1" name="__codelineno-131-1" href="#__codelineno-131-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-131-2" name="__codelineno-131-2" href="#__codelineno-131-2"></a>
<a id="__codelineno-131-3" name="__codelineno-131-3" href="#__codelineno-131-3"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/pcie/pcie_pfvf_mod.ofss<span class="w"> </span>iseries-dk<span class="w"> </span>work_iseries-dk_pfvf_mod
</code></pre></div>
</li>
<li>
<p>Copy the resulting <code>$OFS_ROOTDIR/work_iseries-dk_pfvf_mod/syn/board/iseries-dk/syn_top/output_files/ofs_top.sof</code> image to your deployment environmenment.</p>
</li>
<li>
<p>Switch to your deployment environment.</p>
</li>
<li>
<p>Program the <code>ofs_top.sof</code> image to the iseries-dk FPGA. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#52-walkthrough-program-the-fpga-via-jtag">Program the FPGA via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></a> Section for step-by-step programming instructions.</p>
</li>
<li>
<p>Verify the number of VFs on the newly added PF5. In this example, we defined 2 VFs on PF5 in Step 5.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-132-1" name="__codelineno-132-1" href="#__codelineno-132-1"></a>sudo<span class="w"> </span>lspci<span class="w"> </span>-vvv<span class="w"> </span>-s<span class="w"> </span>b1:00.5<span class="w"> </span><span class="p">|</span><span class="w"> </span>grep<span class="w"> </span>VF
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-133-1" name="__codelineno-133-1" href="#__codelineno-133-1"></a>Initial<span class="w"> </span>VFs:<span class="w"> </span><span class="m">2</span>,<span class="w"> </span>Total<span class="w"> </span>VFs:<span class="w"> </span><span class="m">2</span>,<span class="w"> </span>Number<span class="w"> </span>of<span class="w"> </span>VFs:<span class="w"> </span><span class="m">0</span>,<span class="w"> </span>Function<span class="w"> </span>Dependency<span class="w"> </span>Link:<span class="w"> </span><span class="m">05</span>
<a id="__codelineno-133-2" name="__codelineno-133-2" href="#__codelineno-133-2"></a>VF<span class="w"> </span>offset:<span class="w"> </span><span class="m">4</span>,<span class="w"> </span>stride:<span class="w"> </span><span class="m">1</span>,<span class="w"> </span>Device<span class="w"> </span>ID:<span class="w"> </span>bccf
<a id="__codelineno-133-3" name="__codelineno-133-3" href="#__codelineno-133-3"></a>VF<span class="w"> </span>Migration:<span class="w"> </span>offset:<span class="w"> </span><span class="m">00000000</span>,<span class="w"> </span>BIR:<span class="w"> </span><span class="m">0</span>
</code></pre></div>
</li>
<li>
<p>Verify communication with the newly added PF5. New PF/VF are seamlessly connected to their own CSR stub, which can be read at DFH Offset 0x0. You can bind to the function and perform <code>opae.io peek</code> commands to read from the stub CSR. Similarly, perform <code>opae.io poke</code> commands to write into the stub CSRs. Use this mechanism to verify that the new PF/VF Mux configuration allows to write and read back values from the stub CSRs. </p>
<p>The GUID for every new PF/VF CSR stub is the same.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-134-1" name="__codelineno-134-1" href="#__codelineno-134-1"></a>* NULL_GUID_L           = 64&#39;haa31f54a3e403501
<a id="__codelineno-134-2" name="__codelineno-134-2" href="#__codelineno-134-2"></a>* NULL_GUID_H           = 64&#39;h3e7b60a0df2d4850
</code></pre></div>
<ol>
<li>
<p>Initialize the driver on PF5</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-135-1" name="__codelineno-135-1" href="#__codelineno-135-1"></a>sudo<span class="w"> </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span>b1:00.5
</code></pre></div>
</li>
<li>
<p>Read the GUID for the PF5 CSR stub.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-136-1" name="__codelineno-136-1" href="#__codelineno-136-1"></a>sudo<span class="w"> </span>opae.io<span class="w"> </span>-d<span class="w"> </span>b1:00.5<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>peek<span class="w"> </span>0x8
<a id="__codelineno-136-2" name="__codelineno-136-2" href="#__codelineno-136-2"></a>sudo<span class="w"> </span>opae.io<span class="w"> </span>-d<span class="w"> </span>b1:00.5<span class="w"> </span>-r<span class="w"> </span><span class="m">0</span><span class="w"> </span>peek<span class="w"> </span>0x10
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-137-1" name="__codelineno-137-1" href="#__codelineno-137-1"></a>0xaa31f54a3e403501
<a id="__codelineno-137-2" name="__codelineno-137-2" href="#__codelineno-137-2"></a>0x3e7b60a0df2d4850
</code></pre></div>
</li>
</ol>
</li>
</ol>
<h5 id="4432-walkthrough-build-the-2x8-pcie-sub-system"><strong>4.4.3.2 Walkthrough: Build the 2x8 PCIe Sub-System</strong><a class="headerlink" href="#4432-walkthrough-build-the-2x8-pcie-sub-system" title="Permanent link">&para;</a></h5>
<p>Perform the following steps to use OFSS files to build the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with a 2xGen5x8 PCIe configuration.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<ul>
<li>To demonstrate updated PCIe PF/VF in hardware, use an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex I-Series PCIe Attach deployment environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/user_guides/ug_qs_ofs_iseries/ug_qs_ofs_iseries/">Getting Started Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 PCIe Attach FPGAs (I-Series Development Kit (2xR-Tile, 1xF-Tile))</a> for instructions on setting up a deployment environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Build the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with the 2xGen5x16 PCIe configuration.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-138-1" name="__codelineno-138-1" href="#__codelineno-138-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-138-2" name="__codelineno-138-2" href="#__codelineno-138-2"></a>
<a id="__codelineno-138-3" name="__codelineno-138-3" href="#__codelineno-138-3"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>--ofss<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/tools/ofss_config/pcie/pcie_host_2link.ofss<span class="w"> </span>iseries-dk<span class="w"> </span>work_iseries-dk
</code></pre></div>
</li>
<li>
<p>When the build script completes, copy the resulting <code>$OFS_ROOTDIR/work_iseries-dk/syn/board/iseries-dk/syn_top/output_files/ofs_top.sof</code> to your deployment environment if it is different than your development environment.</p>
</li>
<li>
<p>Switch to your deployment environment.</p>
</li>
</ol>
<blockquote>
<p>Note: Ensure that your server is configured for PCIe 2x8 bifurcated mode before continuing.</p>
</blockquote>
<ol>
<li>
<p>Program the <code>ofs_top.sof</code> image to the iseries-dk FPGA. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#52-walkthrough-program-the-fpga-via-jtag">Program the FPGA via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></a> Section for step-by-step programming instructions.</p>
</li>
<li>
<p>Verify the 6 PFs (3 for each link) are present with proper device ID. Not the PCIe B:D.F for each as this will be used later.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-139-1" name="__codelineno-139-1" href="#__codelineno-139-1"></a>$<span class="w"> </span>lspci<span class="w"> </span><span class="p">|</span><span class="w"> </span>grep<span class="w"> </span>bcce
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-140-1" name="__codelineno-140-1" href="#__codelineno-140-1"></a>ac:00.0<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bcce<span class="w"> </span><span class="o">(</span>rev<span class="w"> </span><span class="m">01</span><span class="o">)</span>
<a id="__codelineno-140-2" name="__codelineno-140-2" href="#__codelineno-140-2"></a>ac:00.1<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bcce<span class="w"> </span><span class="o">(</span>rev<span class="w"> </span><span class="m">01</span><span class="o">)</span>
<a id="__codelineno-140-3" name="__codelineno-140-3" href="#__codelineno-140-3"></a>ac:00.2<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bcce<span class="w"> </span><span class="o">(</span>rev<span class="w"> </span><span class="m">01</span><span class="o">)</span>
<a id="__codelineno-140-4" name="__codelineno-140-4" href="#__codelineno-140-4"></a>ad:00.0<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bcce<span class="w"> </span><span class="o">(</span>rev<span class="w"> </span><span class="m">01</span><span class="o">)</span>
<a id="__codelineno-140-5" name="__codelineno-140-5" href="#__codelineno-140-5"></a>ad:00.1<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bcce<span class="w"> </span><span class="o">(</span>rev<span class="w"> </span><span class="m">01</span><span class="o">)</span>
<a id="__codelineno-140-6" name="__codelineno-140-6" href="#__codelineno-140-6"></a>ad:00.2<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bcce<span class="w"> </span><span class="o">(</span>rev<span class="w"> </span><span class="m">01</span><span class="o">)</span>
</code></pre></div>
</li>
<li>
<p>Verify the new VFs can be added.  Use the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> command <code>pci_device</code> to create VFs.  Verify PF 0 has the proper number of VFs and have device ID of <code>bccf</code>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-141-1" name="__codelineno-141-1" href="#__codelineno-141-1"></a>sudo<span class="w"> </span>pci_device<span class="w"> </span>ac:00.0<span class="w"> </span>vf<span class="w"> </span><span class="m">3</span>
<a id="__codelineno-141-2" name="__codelineno-141-2" href="#__codelineno-141-2"></a>sudo<span class="w"> </span>pci_device<span class="w"> </span>ad:00.3<span class="w"> </span>vf<span class="w"> </span><span class="m">3</span>
</code></pre></div>
</li>
<li>
<p>Verify that the VFs have been added.</p>
<p>```bash
sudo lspci -vvv -s ac:00.0 | grep VF
sudo lspci -vvv -s ad:00.0 | grep VF
<div class="highlight"><pre><span></span><code><a id="__codelineno-142-1" name="__codelineno-142-1" href="#__codelineno-142-1"></a>Example Outputs:
<a id="__codelineno-142-2" name="__codelineno-142-2" href="#__codelineno-142-2"></a>
<a id="__codelineno-142-3" name="__codelineno-142-3" href="#__codelineno-142-3"></a>```bash
<a id="__codelineno-142-4" name="__codelineno-142-4" href="#__codelineno-142-4"></a>Initial VFs: 3, Total VFs: 3, Number of VFs: 3, Function Dependency Link: 00
<a id="__codelineno-142-5" name="__codelineno-142-5" href="#__codelineno-142-5"></a>VF offset: 3, stride: 1, Device ID: bccf
<a id="__codelineno-142-6" name="__codelineno-142-6" href="#__codelineno-142-6"></a>VF Migration: offset: 00000000, BIR: 0
<a id="__codelineno-142-7" name="__codelineno-142-7" href="#__codelineno-142-7"></a>
<a id="__codelineno-142-8" name="__codelineno-142-8" href="#__codelineno-142-8"></a>Initial VFs: 3, Total VFs: 3, Number of VFs: 3, Function Dependency Link: 00
<a id="__codelineno-142-9" name="__codelineno-142-9" href="#__codelineno-142-9"></a>VF offset: 3, stride: 1, Device ID: bccf
<a id="__codelineno-142-10" name="__codelineno-142-10" href="#__codelineno-142-10"></a>VF Migration: offset: 00000000, BIR: 0
</code></pre></div></p>
</li>
</ol>
<h4 id="444-pcie-configuration-using-ip-presets"><strong>4.4.4 PCIe Configuration Using IP Presets</strong><a class="headerlink" href="#444-pcie-configuration-using-ip-presets" title="Permanent link">&para;</a></h4>
<p>The general flow for using IP Presets to modify he PCIe Sub-system is as follows:</p>
<ol>
<li>[OPTIONAL] Create a work directory using OFSS files if you wish to use OFSS configuration settings.</li>
<li>Open the PCIe-SS IP and make desired modifications.</li>
<li>Create an IP Presets file.</li>
<li>Create an PCIe OFSS file that uses the IP Presets file.</li>
<li>Build the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with the PCIe OFSS file from Step 4.</li>
</ol>
<h5 id="4441-walkthrough-modify-pcie-configuration-using-ip-presets"><strong>4.4.4.1 Walkthrough: Modify PCIe Configuration Using IP Presets</strong><a class="headerlink" href="#4441-walkthrough-modify-pcie-configuration-using-ip-presets" title="Permanent link">&para;</a></h5>
<p>Perform the following steps to use OFSS files to configure the PCIe Sub-system and PF/VF MUX. In this example, we will change the Revision ID of PF0. While this modification can be done with the OFSS flow, this walkthrough is intended to show the procedure for making any PCIe configuration change using IP presets.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<ul>
<li>To demonstrate updated PCIe PF/VF in hardware, use an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex I-Series PCIe Attach deployment environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/user_guides/ug_qs_ofs_iseries/ug_qs_ofs_iseries/">Getting Started Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 PCIe Attach FPGAs (I-Series Development Kit (2xR-Tile, 1xF-Tile))</a> for instructions on setting up a deployment environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Run the <code>setup</code> stage of the build script using your desired OFSS configration to create a working directory for the iseries-dk design.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-143-1" name="__codelineno-143-1" href="#__codelineno-143-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>--stage<span class="w"> </span>setup<span class="w"> </span>iseries-dk<span class="w"> </span>work_iseries-dk
</code></pre></div>
</li>
<li>
<p>Open the PCIe-SS in the work directory using Quartus Parameter Editor.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-144-1" name="__codelineno-144-1" href="#__codelineno-144-1"></a>qsys-edit<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/work_iseries-dk/ipss/pcie/qip/pcie_ss.ip
</code></pre></div>
</li>
<li>
<p>In the <strong>IP Parameter Editor</strong> window, scroll down and select the <strong>PCIe Interfaces Port Settings -&gt; Port 0 -&gt; PCIe0 Device Identification Registers -&gt; PCIe0 PF0 IDs</strong> tab. Modify the settings as desired. In this case, we are changing the <strong>Revision ID</strong> to <code>0x00000002</code>. You may make any desired modifications.</p>
<p><a class="glightbox" href="../images/pcie_ss_mod.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="pcie_ss_mod" src="../images/pcie_ss_mod.png" /></a></p>
</li>
<li>
<p>Once you are satisfied with your modifcations, create a new IP Preset file.</p>
<ol>
<li>
<p>click <strong>New...</strong> in the <strong>Presets</strong> window.</p>
<p><a class="glightbox" href="../images/pcie_ss_mod_preset_new.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/pcie_ss_mod_preset_new.png" /></a></p>
</li>
<li>
<p>In the <strong>New Preset</strong> window, set a unique <strong>Name</strong> for the preset; for example, <code>iseries-dk-rev2</code>.</p>
<p><a class="glightbox" href="../images/pcie_ss_mod_new_preset.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/pcie_ss_mod_new_preset.png" /></a></p>
</li>
<li>
<p>Click the <strong>...</strong> button to set the save location for the IP Preset file to <code>$OFS_ROOTDIR/ipss/pcie/presets</code>. Set the <strong>File Name</strong> to match the name selected in Step 9. Click <strong>OK</strong>.</p>
<p><a class="glightbox" href="../images/pcie_ss_mod_preset_save_as.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/pcie_ss_mod_preset_save_as.png" /></a></p>
</li>
<li>
<p>In the <strong>New Preset</strong> window, click <strong>Save</strong>. Click <strong>No</strong> when prompted to add the file to the IP search path.</p>
<p><a class="glightbox" href="../images/ip_preset_search_path_no.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ip_preset_search_path_no.png" /></a></p>
</li>
</ol>
</li>
<li>
<p>Close <strong>IP Parameter Editor</strong> without saving or generating HDL.</p>
</li>
<li>
<p>Create a new PCIe OFSS file in the <code>$OFS_ROOTDIR/tools/ofss_config/pcie</code> directory. For example:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-145-1" name="__codelineno-145-1" href="#__codelineno-145-1"></a>touch<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/tools/ofss_config/pcie/pcie_host_mod_preset.ofss
</code></pre></div>
<p>Insert the following into the OFSS file to specify the IP Preset file created in Step 8. </p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-146-1" name="__codelineno-146-1" href="#__codelineno-146-1"></a>[ip]
<a id="__codelineno-146-2" name="__codelineno-146-2" href="#__codelineno-146-2"></a>type = pcie
<a id="__codelineno-146-3" name="__codelineno-146-3" href="#__codelineno-146-3"></a>
<a id="__codelineno-146-4" name="__codelineno-146-4" href="#__codelineno-146-4"></a>[settings]
<a id="__codelineno-146-5" name="__codelineno-146-5" href="#__codelineno-146-5"></a>output_name = pcie_ss
<a id="__codelineno-146-6" name="__codelineno-146-6" href="#__codelineno-146-6"></a>preset = iseries-dk-rev2
</code></pre></div>
</li>
<li>
<p>Compile the design with the modified new <code>pcie_host_mod_preset.ofss</code> file.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-147-1" name="__codelineno-147-1" href="#__codelineno-147-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-147-2" name="__codelineno-147-2" href="#__codelineno-147-2"></a>
<a id="__codelineno-147-3" name="__codelineno-147-3" href="#__codelineno-147-3"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/pcie/pcie_host_mod_preset.ofss<span class="w"> </span>iseries-dk<span class="w"> </span>work_iseries-dk_pcie_mod
</code></pre></div>
</li>
<li>
<p>Copy the resulting <code>$OFS_ROOTDIR/work_fseries-dk_pcie_mod/syn/board/fseries-dk/syn_top/output_files/ofs_top.sof</code> image to your deployment environmenment.</p>
</li>
<li>
<p>Switch to your deployment environment.</p>
</li>
<li>
<p>Program the <code>ofs_top.sof</code> image to the iseries-dk FPGA. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#52-walkthrough-program-the-fpga-via-jtag">Program the FPGA via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></a> Section for step-by-step programming instructions.</p>
</li>
<li>
<p>Determing the PCIe B:D.F of your board. You may use the OPAE command <code>fpgainfo fme</code> to determine this.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-148-1" name="__codelineno-148-1" href="#__codelineno-148-1"></a>fpgainfo<span class="w"> </span>fme
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-149-1" name="__codelineno-149-1" href="#__codelineno-149-1"></a>Intel<span class="w"> </span>Acceleration<span class="w"> </span>JTAG<span class="w"> </span>PCI<span class="w"> </span>Development<span class="w"> </span>Kit
<a id="__codelineno-149-2" name="__codelineno-149-2" href="#__codelineno-149-2"></a>//******<span class="w"> </span>FME<span class="w"> </span>******//
<a id="__codelineno-149-3" name="__codelineno-149-3" href="#__codelineno-149-3"></a>Interface<span class="w">                        </span>:<span class="w"> </span>DFL
<a id="__codelineno-149-4" name="__codelineno-149-4" href="#__codelineno-149-4"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xF100000
<a id="__codelineno-149-5" name="__codelineno-149-5" href="#__codelineno-149-5"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:B1:00.0
<a id="__codelineno-149-6" name="__codelineno-149-6" href="#__codelineno-149-6"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-149-7" name="__codelineno-149-7" href="#__codelineno-149-7"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-149-8" name="__codelineno-149-8" href="#__codelineno-149-8"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-149-9" name="__codelineno-149-9" href="#__codelineno-149-9"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x0001
<a id="__codelineno-149-10" name="__codelineno-149-10" href="#__codelineno-149-10"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-149-11" name="__codelineno-149-11" href="#__codelineno-149-11"></a>Ports<span class="w"> </span>Num<span class="w">                        </span>:<span class="w"> </span><span class="m">01</span>
<a id="__codelineno-149-12" name="__codelineno-149-12" href="#__codelineno-149-12"></a>Bitstream<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span><span class="m">360571656856467345</span><span class="w"> </span>
<a id="__codelineno-149-13" name="__codelineno-149-13" href="#__codelineno-149-13"></a>Bitstream<span class="w"> </span>Version<span class="w">                </span>:<span class="w"> </span><span class="m">5</span>.0.1
<a id="__codelineno-149-14" name="__codelineno-149-14" href="#__codelineno-149-14"></a>Pr<span class="w"> </span>Interface<span class="w"> </span>Id<span class="w">                  </span>:<span class="w"> </span>b7855572-6ca9-58b8-bd11-44e1f1ab329f
<a id="__codelineno-149-15" name="__codelineno-149-15" href="#__codelineno-149-15"></a>Boot<span class="w"> </span>Page<span class="w">                        </span>:<span class="w"> </span>user
</code></pre></div>
</li>
<li>
<p>Use <code>lspci</code> with the PCIe B:D.F of your board to verify that the PCIe changes have been implemented. In this example, the <strong>Rev</strong> for PF0 is <code>02</code>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-150-1" name="__codelineno-150-1" href="#__codelineno-150-1"></a>lspci<span class="w"> </span>-nvmms<span class="w"> </span><span class="m">84</span>:00.0
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-151-1" name="__codelineno-151-1" href="#__codelineno-151-1"></a>Slot:<span class="w">   </span><span class="m">84</span>:00.0
<a id="__codelineno-151-2" name="__codelineno-151-2" href="#__codelineno-151-2"></a>Class:<span class="w">  </span><span class="m">1200</span>
<a id="__codelineno-151-3" name="__codelineno-151-3" href="#__codelineno-151-3"></a>Vendor:<span class="w"> </span><span class="m">8086</span>
<a id="__codelineno-151-4" name="__codelineno-151-4" href="#__codelineno-151-4"></a>Device:<span class="w"> </span>bcce
<a id="__codelineno-151-5" name="__codelineno-151-5" href="#__codelineno-151-5"></a>SVendor:<span class="w">        </span><span class="m">8086</span>
<a id="__codelineno-151-6" name="__codelineno-151-6" href="#__codelineno-151-6"></a>SDevice:<span class="w">        </span><span class="m">0001</span>
<a id="__codelineno-151-7" name="__codelineno-151-7" href="#__codelineno-151-7"></a>PhySlot:<span class="w">        </span><span class="m">1</span>-1
<a id="__codelineno-151-8" name="__codelineno-151-8" href="#__codelineno-151-8"></a>Rev:<span class="w">    </span><span class="m">01</span>
<a id="__codelineno-151-9" name="__codelineno-151-9" href="#__codelineno-151-9"></a>NUMANode:<span class="w">       </span><span class="m">1</span>
<a id="__codelineno-151-10" name="__codelineno-151-10" href="#__codelineno-151-10"></a>IOMMUGroup:<span class="w">     </span><span class="m">190</span>
</code></pre></div>
</li>
</ol>
<h4 id="445-pcie-sub-system-target-ip">**4.4.5 PCIe Sub-System Target IP **<a class="headerlink" href="#445-pcie-sub-system-target-ip" title="Permanent link">&para;</a></h4>
<p>As of the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> 2024.2 release, the PCIe-SS uses the <em>AXI Streaming Intel FPGA IP for PCI Express</em> by default, which does not support Data Mover Mode. <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> releases prior to <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> 2024.2 used the <em>PCIe Subsystem Intel FPGA IP</em> which does support Data Mover Mode. If Data Mover Mode is required, you must change the target IP in the PCIe OFSS file. A walkthrough is provided later in this section. Note that the older IP does not support the PCIe Gen5x16 configuration; it only supports Gen5 2x8 or Gen4 1x16.</p>
<h5 id="4451-walkthrough-change-the-pcie-sub-system-target-ip"><strong>4.4.5.1 Walkthrough: Change the PCIe Sub-System Target IP</strong><a class="headerlink" href="#4451-walkthrough-change-the-pcie-sub-system-target-ip" title="Permanent link">&para;</a></h5>
<p>Perform the following steps to change the target PCIe IP from <em>AXI Streaming Intel FPGA IP for PCI Express</em> to <em>Intel FPGA IP Subsystem for PCI Express</em>.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment to build the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Add the following line to the <code>[settings]</code> section of the PCIe OFSS file you are using. In this example, it will be added to the <code>$OFS_ROOTDIR/tools/ofss_config/pcie/pcie_host_2link.ofss</code> file. Note that the older IP does not support the PCIe Gen5x16 configuration; it only supports Gen5 2x8 or Gen4 1x16. By using the <code>pcie_host_2link.ofss</code> file, the PCIe configuration will be Gen5 2x8.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-152-1" name="__codelineno-152-1" href="#__codelineno-152-1"></a><span class="nv">ip_component</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>pcie_ss
</code></pre></div>
<blockquote>
<p><strong>Note:</strong> To change back to using the <em>AXI Streaming Intel FPGA IP for PCI Express</em>, simply remove this line.</p>
</blockquote>
</li>
<li>
<p>Build the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> using the 470 MHz IOPLL and the PCIe OFSS file that was modified in step 3.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-153-1" name="__codelineno-153-1" href="#__codelineno-153-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/iopll/iopll_470MHz.ofss,tools/ofss_config/pcie/pcie_host_2link.ofss<span class="w"> </span>iseries-dk<span class="w"> </span>work_<span class="si">${</span><span class="p">{ env.ISERIS_DK_MODEL</span><span class="si">}</span><span class="o">}</span>
</code></pre></div>
</li>
<li>
<p>When the build completes, the output files can be found in <code>$OFS_ROOTDIR/work_iseries-dk/syn/board/iseries-dk/output_files</code>.</p>
</li>
</ol>
<h3 id="45-minimal-fim"><strong>4.5 Minimal <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#45-minimal-fim" title="Permanent link">&para;</a></h3>
<p>In a minimal <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>, the exercisers and Ethernet subsystem are removed from the design, the PF/VF configuration is reduced to either 2PF/0VF or 1PF/1VF, and the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> area is expanded to make use of the available area previously used by the removed components.</p>
<p>There are two pre-provided PCIe configurations that can be used to create minimal <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<ul>
<li>2PF: this PCIe configuration has two physical functions, with the APF/BPF on PF0, and the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region on PF1.</li>
</ul>
<ul>
<li>1PF/1VF: This PCIe configuration has a single physical function, with the APF/BPF on PF0, and the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region on PF0-VF0.</li>
</ul>
<p>Block diagrams for the PCIe 2x8 and PCIe 1x16 configurations are shown below.</p>
<ul>
<li>
<p>PCIe 1x16 Minimal Fim</p>
<p><a class="glightbox" href="../images/minimal_fim_1x16_block_diagram.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/minimal_fim_1x16_block_diagram.png" /></a></p>
</li>
</ul>
<ul>
<li>
<p>PCIe 2x8 Minimal Fim</p>
<p><a class="glightbox" href="../images/minimal_fim_2x8_block_diagram.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/minimal_fim_2x8_block_diagram.png" /></a></p>
</li>
</ul>
<p>The <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> source repository contains OFSS file that can be used to configure the PCIe IP for the minimal <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<ul>
<li><code>$OFS_ROOTDIR/tools/ofss_config/pcie/pcie_host_2pf.ofss</code></li>
<li><code>$OFS_ROOTDIR/tools/ofss_config/pcie/pcie_host_1pf_1vf.ofss</code></li>
<li><code>$OFS_ROOTDIR/tools/ofss_config/pcie/pcie_host_2link_1pf_1vf.ofss</code></li>
</ul>
<h4 id="451-create-a-minimal-fim"><strong>4.5.1 Create a Minimal <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></strong><a class="headerlink" href="#451-create-a-minimal-fim" title="Permanent link">&para;</a></h4>
<p>Perform the following steps to create a Minimal <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<ul>
<li>This walkthrough requires an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach deployment environment for hardware testing. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/user_guides/ug_qs_ofs_iseries/ug_qs_ofs_iseries/">Getting Started Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 PCIe Attach FPGAs (I-Series Development Kit (2xR-Tile, 1xF-Tile))</a> for instructions on setting up a deployment environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repo provides a <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> assignments TCL file which optimizes the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region for the minimal <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. Copy the minimal <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> assignments TCL file into the <code>pr_assignments.tcl</code> file location for use in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build process.</p>
<ol>
<li>
<p>Rename the current <code>pr_assignments.tcl</code> file to <code>pr_assignments_base.tcl</code> for future use</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-154-1" name="__codelineno-154-1" href="#__codelineno-154-1"></a>mv<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/syn/board/iseries-dk/setup/pr_assignments.tcl<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/syn/board/iseries-dk/setup/pr_assignments_base.tcl
</code></pre></div>
</li>
<li>
<p>Copy the <code>pr_assignments_slim.tcl</code> file to <code>pr_assignments.tcl</code> to be used in the current build</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-155-1" name="__codelineno-155-1" href="#__codelineno-155-1"></a>cp<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/syn/board/iseries-dk/setup/pr_assignments_slim.tcl<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/syn/board/iseries-dk/setup/pr_assignments.tcl
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Compile the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with Null HEs compile option, the No HSSI compile option, and the desired PCIe PF/VF configuration.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-156-1" name="__codelineno-156-1" href="#__codelineno-156-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
</code></pre></div>
<ul>
<li>
<p>PCIe 1x16 2PF Minimal <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-157-1" name="__codelineno-157-1" href="#__codelineno-157-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/pcie/pcie_host_2pf.ofss<span class="w"> </span>iseries-dk:null_he_lb,null_he_hssi,null_he_mem,null_he_mem_tg,no_hssi<span class="w"> </span>work_iseries-dk_minimal_fim
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>PCIe 1x16 1PF/1VF Minimal <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-158-1" name="__codelineno-158-1" href="#__codelineno-158-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/pcie/pcie_host_1pf_1vf.ofss<span class="w"> </span>iseries-dk:null_he_lb,null_he_hssi,null_he_mem,null_he_mem_tg,no_hssi<span class="w"> </span>work_iseries-dk_minimal_fim
</code></pre></div>
</li>
</ul>
<ul>
<li>
<p>PCIe 2x8 1PF/1VF Minimal <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-159-1" name="__codelineno-159-1" href="#__codelineno-159-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/pcie/pcie_host_2link_1pf_1vf.ofss<span class="w"> </span>iseries-dk:null_he_lb,null_he_hssi,null_he_mem,null_he_mem_tg,no_hssi<span class="w"> </span>work_iseries-dk_minimal_fim
</code></pre></div>
</li>
</ul>
</li>
<li>
<p>Review the <code>$OFS_ROOTDIR/work_iseries-dk/syn/board/iseries-dk/syn_top/output_files/ofs_top.fit.rpt</code> utilization report to see the utilization statistics for the Minimal fim. Refer to <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#appendix-a-resource-utilization-tables">Appendix A: Resource Utilization Tables</a> Table A-4 for the expected utilization for this Minimal <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
</li>
<li>
<p>Copy the resulting <code>$OFS_ROOTDIR/work_iseries-dk/syn/board/iseries/syn_top/output_files/ofs_top.sof</code> image to your deployment environmenment.</p>
</li>
<li>
<p>Switch to your deployment environment, if different than your development environment.</p>
</li>
<li>
<p>Program the <code>ofs_top.sof</code> image to the iseries-dk FPGA. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#52-walkthrough-program-the-fpga-via-jtag">Program the FPGA via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></a> Section for step-by-step programming instructions.</p>
</li>
<li>
<p>Use <code>lspci</code> to verify that the PCIe changes have been implemented.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-160-1" name="__codelineno-160-1" href="#__codelineno-160-1"></a>sudo<span class="w"> </span>lspci<span class="w"> </span>-vvv<span class="w"> </span>-s<span class="w"> </span>b1:00.0<span class="w"> </span><span class="p">|</span><span class="w"> </span>grep<span class="w"> </span>VF
</code></pre></div>
<p>Example output for a 1PF/1VF image:
<div class="highlight"><pre><span></span><code><a id="__codelineno-161-1" name="__codelineno-161-1" href="#__codelineno-161-1"></a>Initial<span class="w"> </span>VFs:<span class="w"> </span><span class="m">1</span>,<span class="w"> </span>Total<span class="w"> </span>VFs:<span class="w"> </span><span class="m">1</span>,<span class="w"> </span>Number<span class="w"> </span>of<span class="w"> </span>VFs:<span class="w"> </span><span class="m">0</span>,<span class="w"> </span>Function<span class="w"> </span>Dependency<span class="w"> </span>Link:<span class="w"> </span><span class="m">00</span>
<a id="__codelineno-161-2" name="__codelineno-161-2" href="#__codelineno-161-2"></a>VF<span class="w"> </span>offset:<span class="w"> </span><span class="m">1</span>,<span class="w"> </span>stride:<span class="w"> </span><span class="m">1</span>,<span class="w"> </span>Device<span class="w"> </span>ID:<span class="w"> </span>bcce
<a id="__codelineno-161-3" name="__codelineno-161-3" href="#__codelineno-161-3"></a>VF<span class="w"> </span>Migration:<span class="w"> </span>offset:<span class="w"> </span><span class="m">00000000</span>,<span class="w"> </span>BIR:<span class="w"> </span><span class="m">0</span>
</code></pre></div></p>
</li>
</ol>
<h3 id="46-migrating-to-a-different-agilex-device-number"><strong>4.6 Migrating to a Different Agilex Device Number</strong><a class="headerlink" href="#46-migrating-to-a-different-agilex-device-number" title="Permanent link">&para;</a></h3>
<p>The following instructions enable a user to change the device part number of the Agilex® 7 FPGA I-Series Development Kit (2x R-Tile and 1xF-Tile). Please be aware that this release works with Agilex® 7 FPGA devices that have F-tile for PCIe and Ethernet.  Other tiles will take further work.</p>
<p>You may wish to change the device part number for the following reasons</p>
<ol>
<li>Migrate to same device package but with a different density</li>
<li>Migrate to a different package and with a different or same density</li>
</ol>
<p>The default device for the Agilex® 7 FPGA I-Series Development Kit (2x R-Tile and 1xF-Tile) is AGIB027R29A1E2VR3</p>
<h4 id="461-walkthrough-migrate-to-a-different-agilex-device-number"><strong>4.6.1 Walkthrough: Migrate to a Different Agilex Device Number</strong><a class="headerlink" href="#461-walkthrough-migrate-to-a-different-agilex-device-number" title="Permanent link">&para;</a></h4>
<p>Perform the following steps to migrate to a different Agilex Device. In this example, we will migrate from the default AGIB027R29A1E2VR3 device to AGIB027R31A1E2VB. The package will change from R29A to R31A.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Modify the <code>part</code> field in the <code>$OFS_ROOTDIR/tools/ofss_config/iseries-dk_base.ofss</code> file to use <code>AGIB027R31A1E2VB</code>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-162-1" name="__codelineno-162-1" href="#__codelineno-162-1"></a><span class="o">[</span>ip<span class="o">]</span>
<a id="__codelineno-162-2" name="__codelineno-162-2" href="#__codelineno-162-2"></a><span class="nb">type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>ofs
<a id="__codelineno-162-3" name="__codelineno-162-3" href="#__codelineno-162-3"></a>
<a id="__codelineno-162-4" name="__codelineno-162-4" href="#__codelineno-162-4"></a><span class="o">[</span>settings<span class="o">]</span>
<a id="__codelineno-162-5" name="__codelineno-162-5" href="#__codelineno-162-5"></a><span class="nv">platform</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>n6001
<a id="__codelineno-162-6" name="__codelineno-162-6" href="#__codelineno-162-6"></a><span class="nv">family</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>agilex
<a id="__codelineno-162-7" name="__codelineno-162-7" href="#__codelineno-162-7"></a><span class="nv">fim</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>base_x16
<a id="__codelineno-162-8" name="__codelineno-162-8" href="#__codelineno-162-8"></a><span class="nv">part</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>AGIB027R31A1E2VB<span class="w"> </span>
<a id="__codelineno-162-9" name="__codelineno-162-9" href="#__codelineno-162-9"></a><span class="nv">device_id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">6001</span>
</code></pre></div>
</li>
<li>
<p>Modify the <code>DEVICE</code> field in the <code>$OFS_ROOTDIR/syn/board/iseries-dk/syn_top/ofs_top.qsf</code> file to use <code>AGIB027R31A1E2VB</code>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-163-1" name="__codelineno-163-1" href="#__codelineno-163-1"></a><span class="c1">############################################################################################</span>
<a id="__codelineno-163-2" name="__codelineno-163-2" href="#__codelineno-163-2"></a><span class="c1"># FPGA Device</span>
<a id="__codelineno-163-3" name="__codelineno-163-3" href="#__codelineno-163-3"></a><span class="c1">############################################################################################</span>
<a id="__codelineno-163-4" name="__codelineno-163-4" href="#__codelineno-163-4"></a>
<a id="__codelineno-163-5" name="__codelineno-163-5" href="#__codelineno-163-5"></a>set_global_assignment<span class="w"> </span>-name<span class="w"> </span>FAMILY<span class="w"> </span><span class="s2">&quot;Agilex 7&quot;</span>
<a id="__codelineno-163-6" name="__codelineno-163-6" href="#__codelineno-163-6"></a>set_global_assignment<span class="w"> </span>-name<span class="w"> </span>DEVICE<span class="w"> </span>AGIB027R31A1E2VB<span class="w"> </span>
</code></pre></div>
</li>
<li>
<p>Modify the <code>DEVICE</code> field in the <code>$OFS_ROOTDIR/syn/board/iseries-dk/syn_top/ofs_pr_afu.qsf</code> file to use <code>AGIB027R31A1E2VB</code>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-164-1" name="__codelineno-164-1" href="#__codelineno-164-1"></a><span class="c1">############################################################################################</span>
<a id="__codelineno-164-2" name="__codelineno-164-2" href="#__codelineno-164-2"></a><span class="c1"># FPGA Device</span>
<a id="__codelineno-164-3" name="__codelineno-164-3" href="#__codelineno-164-3"></a><span class="c1">############################################################################################</span>
<a id="__codelineno-164-4" name="__codelineno-164-4" href="#__codelineno-164-4"></a>
<a id="__codelineno-164-5" name="__codelineno-164-5" href="#__codelineno-164-5"></a>set_global_assignment<span class="w"> </span>-name<span class="w"> </span>FAMILY<span class="w"> </span>Agilex<span class="w"> </span><span class="m">7</span>
<a id="__codelineno-164-6" name="__codelineno-164-6" href="#__codelineno-164-6"></a>set_global_assignment<span class="w"> </span>-name<span class="w"> </span>DEVICE<span class="w"> </span>AGIB027R31A1E2VB<span class="w"> </span>
</code></pre></div>
</li>
<li>
<p>If the device you are migrating to uses the same package and pinout, you do not need to modify the pinout constraints. In this example, because we are migrating from package R29A to R31A, we need to modify the pinout to match the new device. If you would like Quartus to attempt to pin out the design automatically, you may remove all pin assignments. Typically, you will still need to set certain pins manually in order to guide Quartus for a successful compile (e.g. transceiver reference clocks).</p>
<ol>
<li>
<p>Commment out all pin assignments in the following files:
    * <code>$OFS_ROOTDIR/syn/board/iseries-dk/setup/emif_loc.tcl</code>
    * <code>$OFS_ROOTDIR/syn/board/iseries-dk/setup/top_loc.tcl</code></p>
</li>
<li>
<p>Identify the pins in the design that will be constrained. In this example we will manually constrain the QSFP reference clock and the PCIe reference clock to help guide the fitter. The <em>Device Migration Pinout</em> Table shows the pin assignments that will be set, along with the pin number for both the old R24C package and the new R31C package.</p>
<table>
<thead>
<tr>
<th>Net Name</th>
<th>R29A Pin Name</th>
<th>R31A Pin Name</th>
<th>AGI 027 R29A Pin #</th>
<th>AGI 027 R31A Pin #</th>
</tr>
</thead>
<tbody>
<tr>
<td>qsfp_ref_clk</td>
<td>REFCLK_FGTL12A_Q2_RX_CH4p</td>
<td>REFCLK_FGTL12C_Q2_RX_CH4p</td>
<td>JD74</td>
<td>AM57</td>
</tr>
<tr>
<td>PCIE_REFCLK0</td>
<td>REFCLK_GXRL14C_CH0p</td>
<td>REFCLK_GXRL14A_CH0p</td>
<td>DR68</td>
<td>BU56</td>
</tr>
<tr>
<td>PCIE_REFCLK1</td>
<td>REFCLK_GXRL14C_CH1p</td>
<td>REFCLK_GXRL14A_CH1p</td>
<td>CU68</td>
<td>BP57</td>
</tr>
</tbody>
</table>
</li>
<li>
<p>Re-pin the pins identified in the previous step in the <code>$OFS_ROOTDIR/syn/board/iseries-dk/setup/top_loc.tcl</code> file for the new pinout for the AGF 027 R31C package. </p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-165-1" name="__codelineno-165-1" href="#__codelineno-165-1"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_AM57<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>qsfp_ref_clk
<a id="__codelineno-165-2" name="__codelineno-165-2" href="#__codelineno-165-2"></a>
<a id="__codelineno-165-3" name="__codelineno-165-3" href="#__codelineno-165-3"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_BU56<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>PCIE_REFCLK0
<a id="__codelineno-165-4" name="__codelineno-165-4" href="#__codelineno-165-4"></a><span class="nv">set_location_assignment</span><span class="w"> </span>PIN_BP57<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>PCIE_REFCLK1
</code></pre></div>
</li>
<li>
<p>Uncomment the instance assignments related to he QSFP and PCIe reference clocks in the <code>$OFS_ROOTDIR/syn/board/iseries-dk/setup/top_loc.tcl</code> file.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-166-1" name="__codelineno-166-1" href="#__codelineno-166-1"></a><span class="nv">set_instance_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>IO_STANDARD<span class="w"> </span><span class="s2">&quot;CURRENT MODE LOGIC (CML)&quot;</span><span class="w"> </span><span class="o">-</span>to<span class="w"> </span>qsfp_ref_clk
<a id="__codelineno-166-2" name="__codelineno-166-2" href="#__codelineno-166-2"></a>
<a id="__codelineno-166-3" name="__codelineno-166-3" href="#__codelineno-166-3"></a><span class="nv">set_instance_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>IO_STANDARD<span class="w"> </span>HCSL<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>PCIE_REFCLK0
<a id="__codelineno-166-4" name="__codelineno-166-4" href="#__codelineno-166-4"></a><span class="nv">set_instance_assignment</span><span class="w"> </span><span class="o">-</span>name<span class="w"> </span>IO_STANDARD<span class="w"> </span>HCSL<span class="w"> </span><span class="o">-</span>to<span class="w"> </span>PCIE_REFCLK1
</code></pre></div>
</li>
</ol>
</li>
<li>
<p>Compile a flat design. It is recommended to compile a flat design first before incorporating a <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region in the design. This reduces design complexity while you determine the correct pinout for your design.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-167-1" name="__codelineno-167-1" href="#__codelineno-167-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>
<a id="__codelineno-167-2" name="__codelineno-167-2" href="#__codelineno-167-2"></a>
<a id="__codelineno-167-3" name="__codelineno-167-3" href="#__codelineno-167-3"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span><span class="si">${</span><span class="p">{ env.ISERIS_DK_MODEL </span><span class="si">}</span><span class="o">}</span>:flat<span class="w"> </span>work_<span class="si">${</span><span class="p">{ env.ISERIS_DK_MODEL </span><span class="si">}</span><span class="o">}</span>
</code></pre></div>
</li>
<li>
<p>Verify that the build completes successfuly. If the compilation fails with errors relating to the pinout, review the error messages and modify the pinout accordingly. If there are timing violations, try building with a different seed. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#2271-walkthrough-change-the-compilation-seed">Change the Compilation Seed</a> section for instructions on changing the build seed.</p>
</li>
<li>
<p>When you are satisfied with the pinout, preserve it by hard-coding the desired pinout back to the followig files:</p>
<ul>
<li><code>$OFS_ROOTDIR/syn/board/iseries-dk/setup/emif_loc.tcl</code></li>
<li><code>$OFS_ROOTDIR/syn/board/iseries-dk/setup/top_loc.tcl</code></li>
</ul>
</li>
<li>
<p>When you are ready to re-incorporate <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> into the design, modify the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region to be compatible with the new device. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#431-walkthrough-resize-the-partial-reconfiguration-region">Resize the Partial Reconfiguration Region</a> section for instructions.</p>
</li>
</ol>
<h3 id="47-modify-the-memory-sub-system"><strong>4.7 Modify the Memory Sub-System</strong><a class="headerlink" href="#47-modify-the-memory-sub-system" title="Permanent link">&para;</a></h3>
<p><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> allows modifications on the Memory Sub-System in the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. This section provides an example walkthrough for modifiying the Memory-SS.</p>
<h4 id="471-walkthrough-modify-the-memory-sub-system-using-ip-presets-with-ofss"><strong>4.7.1 Walkthrough: Modify the Memory Sub-System Using IP Presets With OFSS</strong><a class="headerlink" href="#471-walkthrough-modify-the-memory-sub-system-using-ip-presets-with-ofss" title="Permanent link">&para;</a></h4>
<p>This walkthrough will go through the flow of modifying the Memory-SS in the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. In this example, we will enable ECC on memory channels 0-3. </p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Run the setup stage of the build script to create a work directory with the Memory-SS configured for the iseries-dk</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-168-1" name="__codelineno-168-1" href="#__codelineno-168-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>--stage<span class="w"> </span>setup<span class="w"> </span>iseries-dk<span class="w"> </span>work_iseries-dk
</code></pre></div>
</li>
<li>
<p>Open the Memory Subsystem <code>mem_ss.ip</code> in IP Parameter Editor</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-169-1" name="__codelineno-169-1" href="#__codelineno-169-1"></a>qsys-edit<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/work_iseries-dk/ipss/mem/qip/mem_ss/mem_ss.ip
</code></pre></div>
</li>
<li>
<p>The Memory Subsystem IP will open in IP Parameter Editor. Click <strong>Dive Into Packaged Subsystem</strong>.</p>
<p><a class="glightbox" href="../images/mem_ss_dive_into_packaged_ss.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/mem_ss_dive_into_packaged_ss.png" /></a></p>
</li>
<li>
<p>The Platform Designer mem_ss view opens. All of the EMIFs are shown in the <strong>Filter</strong> window.</p>
<p><a class="glightbox" href="../images/mem_ss_pd_view.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/mem_ss_pd_view.png" /></a></p>
</li>
<li>
<p>Click each EMIF 0 through 3 and perform the following actions.</p>
<ol>
<li>
<p>In the <strong>Parameters</strong> window, click the <strong>Memory</strong> tab and change the <strong>DQ width</strong> to <code>72</code>.</p>
<p><a class="glightbox" href="../images/mem_ss_pd_memory_tab.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/mem_ss_pd_memory_tab.png" /></a></p>
</li>
<li>
<p>In the <strong>Parameters</strong> window, click the <strong>Controller</strong> tab. Scroll down and check the box for <code>Enable Error Detection and Correction Logic with ECC</code>. </p>
<p><a class="glightbox" href="../images/mem_ss_pd_controller_tab.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/mem_ss_pd_controller_tab.png" /></a></p>
</li>
</ol>
</li>
<li>
<p>Once Step 6 has been done for each EMIF 0-3, click <strong>File -&gt; Save</strong>. Close the Platform Designer window.</p>
</li>
<li>
<p>In the IP Parameter Editor <strong>Presets</strong> window, click <strong>New</strong> to create an IP Presets file.</p>
<p><a class="glightbox" href="../images/mem_ss_preset_new.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/mem_ss_preset_new.png" /></a></p>
</li>
<li>
<p>In the <strong>New Preset</strong> window, set the <strong>Name</strong> for the preset to <code>iseries-dk</code>.</p>
<p><a class="glightbox" href="../images/mem_ss_preset_name.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="mem_ss_preset_name" src="../images/mem_ss_preset_name.png" /></a></p>
</li>
<li>
<p>Click the <strong>...</strong> button to select the location for the <strong>Preset file</strong>.</p>
</li>
<li>
<p>In the <strong>Save As</strong> window, change the save location to <code>$OFS_ROOTDIR/ipss/mem/qip/presets</code> and change the <strong>File Name</strong> to <code>mem_presets.qprs</code> to overwrite the existing presets file. Click <strong>OK</strong>.</p>
<p><a class="glightbox" href="../images/mem_ss_preset_save_as.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="mem_ss_preset_save_as" src="../images/mem_ss_preset_save_as.png" /></a></p>
</li>
<li>
<p>Click <strong>Save</strong> in the <strong>New Preset</strong> window. Click <strong>No</strong> when prompted to add the file to the IP search path.</p>
<p><a class="glightbox" href="../images/ip_preset_search_path.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ip_preset_search_path.png" /></a></p>
</li>
<li>
<p>Close the <strong>IP Parameter Editor</strong>. You do not need to generate or save the IP.</p>
</li>
<li>
<p>Edit the <code>$OFS_ROOTDIR/syn/board/iseries-dk/setup/emif_loc.tcl</code> file to add pin assignments for the new signals supporting ECC on Channels 0-3. </p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-170-1" name="__codelineno-170-1" href="#__codelineno-170-1"></a><span class="c1"># CH0 DQS8</span>
<a id="__codelineno-170-2" name="__codelineno-170-2" href="#__codelineno-170-2"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_BC29<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">0</span><span class="o">]</span>.dbi_n<span class="o">[</span><span class="m">8</span><span class="o">]</span>
<a id="__codelineno-170-3" name="__codelineno-170-3" href="#__codelineno-170-3"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_AT30<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">0</span><span class="o">]</span>.dqs_n<span class="o">[</span><span class="m">8</span><span class="o">]</span>
<a id="__codelineno-170-4" name="__codelineno-170-4" href="#__codelineno-170-4"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_AV29<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">0</span><span class="o">]</span>.dqs<span class="o">[</span><span class="m">8</span><span class="o">]</span>
<a id="__codelineno-170-5" name="__codelineno-170-5" href="#__codelineno-170-5"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_AT28<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">0</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">64</span><span class="o">]</span>
<a id="__codelineno-170-6" name="__codelineno-170-6" href="#__codelineno-170-6"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_AV27<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">0</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">66</span><span class="o">]</span>
<a id="__codelineno-170-7" name="__codelineno-170-7" href="#__codelineno-170-7"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_AT32<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">0</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">65</span><span class="o">]</span>
<a id="__codelineno-170-8" name="__codelineno-170-8" href="#__codelineno-170-8"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_BC31<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">0</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">67</span><span class="o">]</span>
<a id="__codelineno-170-9" name="__codelineno-170-9" href="#__codelineno-170-9"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_BF32<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">0</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">68</span><span class="o">]</span>
<a id="__codelineno-170-10" name="__codelineno-170-10" href="#__codelineno-170-10"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_AV31<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">0</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">69</span><span class="o">]</span>
<a id="__codelineno-170-11" name="__codelineno-170-11" href="#__codelineno-170-11"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_BC27<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">0</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">70</span><span class="o">]</span>
<a id="__codelineno-170-12" name="__codelineno-170-12" href="#__codelineno-170-12"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_BF28<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">0</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">71</span><span class="o">]</span>
<a id="__codelineno-170-13" name="__codelineno-170-13" href="#__codelineno-170-13"></a>
<a id="__codelineno-170-14" name="__codelineno-170-14" href="#__codelineno-170-14"></a><span class="w">  </span><span class="c1"># CH1 DQS8</span>
<a id="__codelineno-170-15" name="__codelineno-170-15" href="#__codelineno-170-15"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_BC59<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">1</span><span class="o">]</span>.dbi_n<span class="o">[</span><span class="m">8</span><span class="o">]</span>
<a id="__codelineno-170-16" name="__codelineno-170-16" href="#__codelineno-170-16"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_AT60<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">1</span><span class="o">]</span>.dqs_n<span class="o">[</span><span class="m">8</span><span class="o">]</span>
<a id="__codelineno-170-17" name="__codelineno-170-17" href="#__codelineno-170-17"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_AV59<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">1</span><span class="o">]</span>.dqs<span class="o">[</span><span class="m">8</span><span class="o">]</span>
<a id="__codelineno-170-18" name="__codelineno-170-18" href="#__codelineno-170-18"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_BC61<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">1</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">64</span><span class="o">]</span>
<a id="__codelineno-170-19" name="__codelineno-170-19" href="#__codelineno-170-19"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_AT62<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">1</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">65</span><span class="o">]</span>
<a id="__codelineno-170-20" name="__codelineno-170-20" href="#__codelineno-170-20"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_AV61<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">1</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">66</span><span class="o">]</span>
<a id="__codelineno-170-21" name="__codelineno-170-21" href="#__codelineno-170-21"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_BC57<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">1</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">67</span><span class="o">]</span>
<a id="__codelineno-170-22" name="__codelineno-170-22" href="#__codelineno-170-22"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_BF62<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">1</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">68</span><span class="o">]</span>
<a id="__codelineno-170-23" name="__codelineno-170-23" href="#__codelineno-170-23"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_AT58<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">1</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">69</span><span class="o">]</span>
<a id="__codelineno-170-24" name="__codelineno-170-24" href="#__codelineno-170-24"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_BF58<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">1</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">70</span><span class="o">]</span>
<a id="__codelineno-170-25" name="__codelineno-170-25" href="#__codelineno-170-25"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_AV57<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">1</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">71</span><span class="o">]</span>
<a id="__codelineno-170-26" name="__codelineno-170-26" href="#__codelineno-170-26"></a>
<a id="__codelineno-170-27" name="__codelineno-170-27" href="#__codelineno-170-27"></a><span class="w">  </span><span class="c1"># CH2 DQS8</span>
<a id="__codelineno-170-28" name="__codelineno-170-28" href="#__codelineno-170-28"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MD30<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">2</span><span class="o">]</span>.dbi_n<span class="o">[</span><span class="m">8</span><span class="o">]</span>
<a id="__codelineno-170-29" name="__codelineno-170-29" href="#__codelineno-170-29"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MK31<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">2</span><span class="o">]</span>.dqs_n<span class="o">[</span><span class="m">8</span><span class="o">]</span>
<a id="__codelineno-170-30" name="__codelineno-170-30" href="#__codelineno-170-30"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MH30<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">2</span><span class="o">]</span>.dqs<span class="o">[</span><span class="m">8</span><span class="o">]</span>
<a id="__codelineno-170-31" name="__codelineno-170-31" href="#__codelineno-170-31"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MD32<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">2</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">64</span><span class="o">]</span>
<a id="__codelineno-170-32" name="__codelineno-170-32" href="#__codelineno-170-32"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MH32<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">2</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">65</span><span class="o">]</span>
<a id="__codelineno-170-33" name="__codelineno-170-33" href="#__codelineno-170-33"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MK33<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">2</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">66</span><span class="o">]</span>
<a id="__codelineno-170-34" name="__codelineno-170-34" href="#__codelineno-170-34"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MC33<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">2</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">67</span><span class="o">]</span>
<a id="__codelineno-170-35" name="__codelineno-170-35" href="#__codelineno-170-35"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MD28<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">2</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">68</span><span class="o">]</span>
<a id="__codelineno-170-36" name="__codelineno-170-36" href="#__codelineno-170-36"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MH28<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">2</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">69</span><span class="o">]</span>
<a id="__codelineno-170-37" name="__codelineno-170-37" href="#__codelineno-170-37"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MK29<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">2</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">70</span><span class="o">]</span>
<a id="__codelineno-170-38" name="__codelineno-170-38" href="#__codelineno-170-38"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MC29<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">2</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">71</span><span class="o">]</span>
<a id="__codelineno-170-39" name="__codelineno-170-39" href="#__codelineno-170-39"></a>
<a id="__codelineno-170-40" name="__codelineno-170-40" href="#__codelineno-170-40"></a><span class="w">  </span><span class="c1"># CH3 DQS8</span>
<a id="__codelineno-170-41" name="__codelineno-170-41" href="#__codelineno-170-41"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MD42<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">3</span><span class="o">]</span>.dbi_n<span class="o">[</span><span class="m">8</span><span class="o">]</span>
<a id="__codelineno-170-42" name="__codelineno-170-42" href="#__codelineno-170-42"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MK43<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">3</span><span class="o">]</span>.dqs_n<span class="o">[</span><span class="m">8</span><span class="o">]</span>
<a id="__codelineno-170-43" name="__codelineno-170-43" href="#__codelineno-170-43"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MH42<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">3</span><span class="o">]</span>.dqs<span class="o">[</span><span class="m">8</span><span class="o">]</span>
<a id="__codelineno-170-44" name="__codelineno-170-44" href="#__codelineno-170-44"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MH40<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">3</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">64</span><span class="o">]</span>
<a id="__codelineno-170-45" name="__codelineno-170-45" href="#__codelineno-170-45"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MD40<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">3</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">65</span><span class="o">]</span>
<a id="__codelineno-170-46" name="__codelineno-170-46" href="#__codelineno-170-46"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MC41<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">3</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">66</span><span class="o">]</span>
<a id="__codelineno-170-47" name="__codelineno-170-47" href="#__codelineno-170-47"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MK41<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">3</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">67</span><span class="o">]</span>
<a id="__codelineno-170-48" name="__codelineno-170-48" href="#__codelineno-170-48"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MH44<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">3</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">68</span><span class="o">]</span>
<a id="__codelineno-170-49" name="__codelineno-170-49" href="#__codelineno-170-49"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MK45<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">3</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">69</span><span class="o">]</span>
<a id="__codelineno-170-50" name="__codelineno-170-50" href="#__codelineno-170-50"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MD44<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">3</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">70</span><span class="o">]</span>
<a id="__codelineno-170-51" name="__codelineno-170-51" href="#__codelineno-170-51"></a><span class="w">  </span>set_location_assignment<span class="w"> </span>PIN_MC45<span class="w"> </span>-to<span class="w"> </span>ddr4_mem<span class="o">[</span><span class="m">3</span><span class="o">]</span>.dq<span class="o">[</span><span class="m">71</span><span class="o">]</span>
</code></pre></div>
</li>
<li>
<p>Compile the design.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-171-1" name="__codelineno-171-1" href="#__codelineno-171-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>iseries-dk<span class="w"> </span>work_iseries-dk_mem_ecc_preset
</code></pre></div>
</li>
</ol>
<h4 id="472-walkthrough-add-or-remove-the-memory-sub-system"><strong>4.7.2 Walkthrough: Add or remove the Memory Sub-System</strong><a class="headerlink" href="#472-walkthrough-add-or-remove-the-memory-sub-system" title="Permanent link">&para;</a></h4>
<p>The Memory Sub-System can be added or removed to the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> design using the <code>INCLUDE_DDR4</code> macro defined in the <code>ofs_top.qsf</code> file. The Memory-SS is enabled by default in the iseries-dk.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires a development environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#134-walkthrough-set-up-development-environment">Set Up Development Environment</a> Section for instructions on setting up a development environment.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Edit the <code>ofs_top.qsf</code> file to either enable or disable the <code>INCLUDE_DDR4</code> macro. Comment out this macro assignemnt if you wish to remove the Memory-SS.</p>
</li>
<li>
<p>Compile the design. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> section for step-by-step instructions.</p>
</li>
</ol>
<h3 id="48-modify-the-ethernet-sub-system"><strong>4.8 Modify the Ethernet Sub-System</strong><a class="headerlink" href="#48-modify-the-ethernet-sub-system" title="Permanent link">&para;</a></h3>
<p>This section describes the flows for modifying the Ethernet Sub-System.</p>
<blockquote>
<p><strong>Note:</strong> The default HSSI-SS configuration for the iseries-dk is 2x4x25GbE.</p>
</blockquote>
<h4 id="481-walkthrough-modify-the-ethernet-sub-system-to-1x400gbe"><strong>4.8.1 Walkthrough: Modify the Ethernet Sub-System to 1x400GbE</strong><a class="headerlink" href="#481-walkthrough-modify-the-ethernet-sub-system-to-1x400gbe" title="Permanent link">&para;</a></h4>
<p><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> provides a preconfigured <code>ofss</code> file so the build script produces a <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with a 1x400GbE Ethernet subsystem set for 400 GAUI-8.  You can build this system with the following:</p>
<ol>
<li>
<p>Clone the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> repository (or use an existing cloned repository). Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1321-walkthrough-clone-fim-repository">Clone <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Repository</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Set development environment variables. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#1331-walkthrough-set-development-environment-variables">Set Development Environment Variables</a> section for step-by-step instructions.</p>
</li>
<li>
<p>Build the I-Series <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with 1x400GbE <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-172-1" name="__codelineno-172-1" href="#__codelineno-172-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/hssi/hssi_1x400_ftile.ofss<span class="w"> </span>iseries-dk<span class="w"> </span>work_iseries-dk_400
</code></pre></div>
</li>
</ol>
<p>The resulting <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with 1x400GbE has the following MAC settings:</p>
<p><em>Table: 1x400GbE MAC Settings</em></p>
<table>
<thead>
<tr>
<th>MAC Setting</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Client Interface</td>
<td>Segmented</td>
</tr>
<tr>
<td>FEC mode</td>
<td>IEEE 802.3 RS(544.514) (CL 134)</td>
</tr>
<tr>
<td>Auto Negotiation and link training</td>
<td>Disabled</td>
</tr>
<tr>
<td>Maximum Frame Size</td>
<td>1518</td>
</tr>
</tbody>
</table>
<p>You can change the MAC settings by opening the Ethernet Subsystem IP in IP Parameter Editor, update the setting and then save the update as a new preset.  You will then edit the ofss_config/hssi/hssi_1x400_ftile.ofss to use the new preset.</p>
<p>The following steps describe the steps to change the 400 GbE MAC frame size to 9600 bytes.  Note, the 2x200 and 8x25 GbE MAC implementations can be changed using this process.</p>
<ol>
<li>
<p>Invoke IP Parameter editor to make changes to the Ethernet Subsystem IP.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-173-1" name="__codelineno-173-1" href="#__codelineno-173-1"></a><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/ipss/hssi/qip/hssi_ss
<a id="__codelineno-173-2" name="__codelineno-173-2" href="#__codelineno-173-2"></a>qsys-edit<span class="w"> </span>hssi_ss.ip<span class="w"> </span>--quartus-project<span class="o">=</span><span class="nv">$OFS_ROOTDIR</span>/syn/board/iseries-dk/syn_top/ofs_top.qpf
</code></pre></div>
</li>
<li>
<p>In IP Parameter editor, load the <code>400g-fseries-dk</code> preset by selecting and then click <code>Apply</code></p>
<p><a class="glightbox" href="../images/Ethernet_preset.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="Applying_Ethernet_Preset" src="../images/Ethernet_preset.png" /></a></p>
</li>
<li>
<p>In the <code>Device 0 Configuration</code> tab, go to the <code>F-Tile IP Configuration</code> tab and scroll down to <code>P8 MAC Options - P8 Basic</code> and change the TX and RX maximum framesize to 9600.</p>
<p><a class="glightbox" href="../images/Ethernet_framesize.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="Change_Ethernet_Framesize" src="../images/Ethernet_framesize.png" /></a></p>
</li>
<li>
<p>Click <code>New</code> in the <code>Presets</code> panel and in the New Preset pop up window, Name the new preset 400g-fseries-dk-9600 and in <code>File</code> enter $OFS_ROOTDIR/ipss/hssi/qip/hssi_ss/presets/400g-fseries-dk-9600.qprs and click <code>Save</code></p>
<p><a class="glightbox" href="../images/Ethernet_new_preset.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="New_Ethernet_Preset" src="../images/Ethernet_new_preset.png" /></a></p>
</li>
<li>
<p>Close IP Parameter Editor and do not save changes to hssi_ss.ip.  The new preset captured the changes and this new preset will be used in the following updates to re-generate the Ethernet IP subsystem with the updated frame size.</p>
</li>
<li>
<p>Create a new ofss file for the new preset.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-174-1" name="__codelineno-174-1" href="#__codelineno-174-1"></a>cp<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/tools/ofss_config/hssi/hssi_1x400_ftile.ofss<span class="w"> </span><span class="nv">$OFS_ROOTDIR</span>/tools/ofss_config/hssi/hssi_1x400_ftile_9600.ofss
</code></pre></div>
</li>
<li>
<p>Edit $OFS_ROOTDIR/tools/ofss_config/hssi/hssi_1x400_ftile_9600.ofss to use the new <code>400g-fseries-dk-9600</code> preset as listed below:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-175-1" name="__codelineno-175-1" href="#__codelineno-175-1"></a><span class="o">[</span>ip<span class="o">]</span>
<a id="__codelineno-175-2" name="__codelineno-175-2" href="#__codelineno-175-2"></a><span class="nb">type</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>hssi
<a id="__codelineno-175-3" name="__codelineno-175-3" href="#__codelineno-175-3"></a>
<a id="__codelineno-175-4" name="__codelineno-175-4" href="#__codelineno-175-4"></a><span class="o">[</span>settings<span class="o">]</span>
<a id="__codelineno-175-5" name="__codelineno-175-5" href="#__codelineno-175-5"></a><span class="nv">output_name</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>hssi_ss
<a id="__codelineno-175-6" name="__codelineno-175-6" href="#__codelineno-175-6"></a><span class="nv">num_channels</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">1</span>
<a id="__codelineno-175-7" name="__codelineno-175-7" href="#__codelineno-175-7"></a><span class="nv">data_rate</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>400GAUI-8
<a id="__codelineno-175-8" name="__codelineno-175-8" href="#__codelineno-175-8"></a><span class="nv">preset</span><span class="w"> </span><span class="o">=</span><span class="w"> </span>400g-fseries-dk-9600
</code></pre></div>
</li>
<li>
<p>Build the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> with 9600 byte frame size by using the new hssi_1x400_ftile_9600.ofss file</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-176-1" name="__codelineno-176-1" href="#__codelineno-176-1"></a>./ofs-common/scripts/common/syn/build_top.sh<span class="w"> </span>-p<span class="w"> </span>--ofss<span class="w"> </span>tools/ofss_config/hssi/hssi_1x400_ftile_9600.ofss<span class="w"> </span>iseries-dk<span class="w"> </span>work_iseries-dk_400_9600
</code></pre></div>
</li>
</ol>
<h2 id="5-fpga-configuration"><strong>5. FPGA Configuration</strong><a class="headerlink" href="#5-fpga-configuration" title="Permanent link">&para;</a></h2>
<p>Configuring the Agilex FPGA on the iseries-dk is done by programming a <code>SOF</code> image to the FPGA the embedded USvia <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> using Quartus Programer.</p>
<h4 id="51-walkthrough-set-up-jtag"><strong>5.1 Walkthrough: Set up <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></strong><a class="headerlink" href="#51-walkthrough-set-up-jtag" title="Permanent link">&para;</a></h4>
<p>The Agilex® 7 FPGA I-Series Development Kit (2x R-Tile and 1xF-Tile) has an on-board FPGA Download Cable II module which is used to program the FPGA via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr>.</p>
<p>Perform the following steps to establish a <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> connection with the iseries-dk.</p>
<p>Pre-requisites:</p>
<ul>
<li>This walkthrough requires an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach deployment environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/user_guides/ug_qs_ofs_iseries/ug_qs_ofs_iseries/">Getting Started Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 PCIe Attach FPGAs (I-Series Development Kit (2xR-Tile, 1xF-Tile))</a> for instructions on setting up a deployment environment.</li>
</ul>
<ul>
<li>This walkthrough requires a workstation with Quartus Prime Pro Version 24.1 tools installed, specifically the <code>jtagconfig</code> tool.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Refer to the following figure showing the location of the on-board Intel FPGA Download Cable II micro USB connector.</p>
<p><a class="glightbox" href="../images/agilex_iseries_dev_kit.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="agilex_iseries_dev_kit" src="../images/agilex_iseries_dev_kit.png" /></a></p>
</li>
<li>
<p>Verify all switches are set to default as defined in Agilex® 7 FPGA I-Series Development Kit User Guide.</p>
</li>
<li>
<p>Connect a Micro-USB to USB-A cable between the front panel J8 micro USB port and either the deployment server or an external computer that has Quartus Prime Pro Programming tools installed.</p>
</li>
<li>
<p>Use the <code>jtagconfig</code> tool to check that the <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> chain contains the AGIB027R29A1E2VR3 device.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-177-1" name="__codelineno-177-1" href="#__codelineno-177-1"></a>&lt;QUARTUS_INSTALL_DIR&gt;/24.1/quartus/bin/jtagconfig
</code></pre></div>
<p>Example expected output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-178-1" name="__codelineno-178-1" href="#__codelineno-178-1"></a><span class="m">1</span><span class="o">)</span><span class="w"> </span>AGI<span class="w"> </span>FPGA<span class="w"> </span>Development<span class="w"> </span>Kit<span class="w"> </span><span class="o">[</span><span class="m">1</span>-13<span class="o">]</span>
<a id="__codelineno-178-2" name="__codelineno-178-2" href="#__codelineno-178-2"></a><span class="w">  </span>034BB0DD<span class="w">   </span>AGIB027R29A<span class="o">(</span>.<span class="p">|</span>R2<span class="p">|</span>R3<span class="o">)</span>/..
<a id="__codelineno-178-3" name="__codelineno-178-3" href="#__codelineno-178-3"></a><span class="w">  </span>020D10DD<span class="w">   </span>VTAP10
</code></pre></div>
</li>
</ol>
<h4 id="52-walkthrough-program-the-fpga-via-jtag"><strong>5.2 Walkthrough: Program the FPGA via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></strong><a class="headerlink" href="#52-walkthrough-program-the-fpga-via-jtag" title="Permanent link">&para;</a></h4>
<p>This walkthrough describes the steps to program the Agilex FPGA on the Agilex® 7 FPGA I-Series Development Kit (2x R-Tile and 1xF-Tile) with a <code>SOF</code> image via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr>.</p>
<p>Pre-Requisites:</p>
<ul>
<li>This walkthrough requires an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Agilex PCIe Attach deployment environment. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/user_guides/ug_qs_ofs_iseries/ug_qs_ofs_iseries/">Getting Started Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex® 7 PCIe Attach FPGAs (I-Series Development Kit (2xR-Tile, 1xF-Tile))</a> for instructions on setting up a deployment environment.</li>
</ul>
<ul>
<li>This walkthrough requires a <code>SOF</code> image which will be programmed to the Agilex FPGA. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#225-walkthrough-compile-ofs-fim">Compile <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></a> Section for step-by-step instructions for generating a <code>SOF</code> image.</li>
</ul>
<ul>
<li>This walkthrough requires a <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> connection to the iseries-dk. Refer to the <a href="https://ofs.github.io/ofs-2024.2-1/hw/iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/#51-walkthrough-set-up-jtag">Set up <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></a> section for step-by-step instructions.</li>
</ul>
<ul>
<li>This walkthrough requires a Full Quartus Installation or Standalone Quartus Prime Programmer &amp; Tools running on the machine where the Agilex® 7 FPGA I-Series Development Kit (2x R-Tile and 1xF-Tile) is connected via <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr>. The Quartus programmer version must be the same as the version of Quartus used to build the design.</li>
</ul>
<p>Steps:</p>
<ol>
<li>
<p>Start in your deployment environment.</p>
</li>
<li>
<p>If the card is already programmed with an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> enabled design, determine the PCIe B:D.F of the card using OPAE command <code>fpgainfo fme</code>. In this example, the PCIe B:D.F is <code>B1:00.0</code>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-179-1" name="__codelineno-179-1" href="#__codelineno-179-1"></a>fpgainfo<span class="w"> </span>fme
</code></pre></div>
<p>Example output:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-180-1" name="__codelineno-180-1" href="#__codelineno-180-1"></a>Intel<span class="w"> </span>Acceleration<span class="w"> </span>JTAG<span class="w"> </span>PCI<span class="w"> </span>Development<span class="w"> </span>Kit
<a id="__codelineno-180-2" name="__codelineno-180-2" href="#__codelineno-180-2"></a>//******<span class="w"> </span>FME<span class="w"> </span>******//
<a id="__codelineno-180-3" name="__codelineno-180-3" href="#__codelineno-180-3"></a>Interface<span class="w">                        </span>:<span class="w"> </span>DFL
<a id="__codelineno-180-4" name="__codelineno-180-4" href="#__codelineno-180-4"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xF100000
<a id="__codelineno-180-5" name="__codelineno-180-5" href="#__codelineno-180-5"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:B1:00.0
<a id="__codelineno-180-6" name="__codelineno-180-6" href="#__codelineno-180-6"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-180-7" name="__codelineno-180-7" href="#__codelineno-180-7"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-180-8" name="__codelineno-180-8" href="#__codelineno-180-8"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-180-9" name="__codelineno-180-9" href="#__codelineno-180-9"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x0001
<a id="__codelineno-180-10" name="__codelineno-180-10" href="#__codelineno-180-10"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-180-11" name="__codelineno-180-11" href="#__codelineno-180-11"></a>Ports<span class="w"> </span>Num<span class="w">                        </span>:<span class="w"> </span><span class="m">01</span>
<a id="__codelineno-180-12" name="__codelineno-180-12" href="#__codelineno-180-12"></a>Bitstream<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span><span class="m">360571656856467345</span><span class="w"> </span>
<a id="__codelineno-180-13" name="__codelineno-180-13" href="#__codelineno-180-13"></a>Bitstream<span class="w"> </span>Version<span class="w">                </span>:<span class="w"> </span><span class="m">5</span>.0.1
<a id="__codelineno-180-14" name="__codelineno-180-14" href="#__codelineno-180-14"></a>Pr<span class="w"> </span>Interface<span class="w"> </span>Id<span class="w">                  </span>:<span class="w"> </span>b7855572-6ca9-58b8-bd11-44e1f1ab329f
<a id="__codelineno-180-15" name="__codelineno-180-15" href="#__codelineno-180-15"></a>Boot<span class="w"> </span>Page<span class="w">                        </span>:<span class="w"> </span>user
</code></pre></div>
</li>
<li>
<p>Remove the card from PCIe prior to programming. This will disable <abbr title="Advanced Error Reporting, The PCIe AER driver is the extended PCI Express error reporting capability providing more robust error reporting.">AER</abbr> for the PCIe root port to prevent a surprise link-down event during programming.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-181-1" name="__codelineno-181-1" href="#__codelineno-181-1"></a>sudo<span class="w"> </span>pci_device<span class="w"> </span><span class="m">84</span>:00.0<span class="w"> </span>unplug
</code></pre></div>
</li>
<li>
<p>Switch to the machine with <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> connection to the iseries-dk, if different than your deployment machine.</p>
</li>
<li>
<p>Open the Quartus programmer GUI</p>
<blockquote>
<p>Note: the Quartus programmer version must be the same as the version of Quartus used to build the design.</p>
</blockquote>
<div class="highlight"><pre><span></span><code><a id="__codelineno-182-1" name="__codelineno-182-1" href="#__codelineno-182-1"></a>quartus_pgmw
</code></pre></div>
<p><a class="glightbox" href="../images/quartus_pgmw.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="quartus_pgmw" src="../images/quartus_pgmw.png" /></a></p>
</li>
<li>
<p>Click <strong>Hardware Setup</strong> to open the Hardware Setup dialog window.</p>
<ol>
<li>
<p>In the <strong>Currently selected hardware</strong> field select the iseries-dk.</p>
</li>
<li>
<p>In the <strong>Hardware frequency</strong> field enter <code>16000000</code> Hz</p>
<p><a class="glightbox" href="../images/quartus_pgmw_hardware_setup.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="quartus_pgmw_hardware_setup" src="../images/quartus_pgmw_hardware_setup.png" /></a></p>
</li>
<li>
<p>Click <strong>Close</strong></p>
</li>
</ol>
</li>
<li>
<p>In the <strong>Quartus Prime Programmer</strong> window, click <strong>Auto Detect</strong>.</p>
</li>
<li>
<p>If prompted, select the AGIB027R29A1E2VR3 device. The <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> chain should show the device.</p>
<p><a class="glightbox" href="../images/quartus_pgmw_device_chain.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="quartus_pgmw_device_chain" src="../images/quartus_pgmw_device_chain.png" /></a></p>
</li>
<li>
<p>Right click the AGIB027R29A1E2VR3 row and selct <strong>Change File</strong>.</p>
<p><a class="glightbox" href="../images/quartus_pgmw_change_file.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="quartus_pgmw_change_file" src="../images/quartus_pgmw_change_file.png" /></a></p>
</li>
<li>
<p>In the <strong>Select New Programming File</strong> window that opens, select the <code>.sof</code> image you wish to program and click <strong>Open</strong>.</p>
</li>
<li>
<p>Check the <strong>Program/Configure</strong> box for the AGIB027R29A1E2VR3 row, then click <strong>Start</strong>. Wait for the <strong>Progress</strong> bar to show <code>100% (Success)</code>.</p>
<p><a class="glightbox" href="../images/quartus_pgmw_success.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="quartus_pgmw_success" src="../images/quartus_pgmw_success.png" /></a></p>
</li>
<li>
<p>Close the Quartus Programmer GUI.</p>
</li>
<li>
<p>Switch to the deployment environment, if different than the <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> connected machine.</p>
</li>
<li>
<p>Replug the board PCIe</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-183-1" name="__codelineno-183-1" href="#__codelineno-183-1"></a>sudo<span class="w"> </span>pci_device<span class="w"> </span><span class="m">84</span>:00.0<span class="w"> </span>plug
</code></pre></div>
</li>
<li>
<p>Run <code>fpgainfo fme</code> to verify communication with the board, and to check the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> Interface ID.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-184-1" name="__codelineno-184-1" href="#__codelineno-184-1"></a>Intel<span class="w"> </span>Acceleration<span class="w"> </span>JTAG<span class="w"> </span>PCI<span class="w"> </span>Development<span class="w"> </span>Kit
<a id="__codelineno-184-2" name="__codelineno-184-2" href="#__codelineno-184-2"></a>//******<span class="w"> </span>FME<span class="w"> </span>******//
<a id="__codelineno-184-3" name="__codelineno-184-3" href="#__codelineno-184-3"></a>Interface<span class="w">                        </span>:<span class="w"> </span>DFL
<a id="__codelineno-184-4" name="__codelineno-184-4" href="#__codelineno-184-4"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xF100000
<a id="__codelineno-184-5" name="__codelineno-184-5" href="#__codelineno-184-5"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:B1:00.0
<a id="__codelineno-184-6" name="__codelineno-184-6" href="#__codelineno-184-6"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-184-7" name="__codelineno-184-7" href="#__codelineno-184-7"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-184-8" name="__codelineno-184-8" href="#__codelineno-184-8"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-184-9" name="__codelineno-184-9" href="#__codelineno-184-9"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x0001
<a id="__codelineno-184-10" name="__codelineno-184-10" href="#__codelineno-184-10"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-184-11" name="__codelineno-184-11" href="#__codelineno-184-11"></a>Ports<span class="w"> </span>Num<span class="w">                        </span>:<span class="w"> </span><span class="m">01</span>
<a id="__codelineno-184-12" name="__codelineno-184-12" href="#__codelineno-184-12"></a>Bitstream<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span><span class="m">360571656856467345</span><span class="w"> </span>
<a id="__codelineno-184-13" name="__codelineno-184-13" href="#__codelineno-184-13"></a>Bitstream<span class="w"> </span>Version<span class="w">                </span>:<span class="w"> </span><span class="m">5</span>.0.1
<a id="__codelineno-184-14" name="__codelineno-184-14" href="#__codelineno-184-14"></a>Pr<span class="w"> </span>Interface<span class="w"> </span>Id<span class="w">                  </span>:<span class="w"> </span>b7855572-6ca9-58b8-bd11-44e1f1ab329f
<a id="__codelineno-184-15" name="__codelineno-184-15" href="#__codelineno-184-15"></a>Boot<span class="w"> </span>Page<span class="w">                        </span>:<span class="w"> </span>user
</code></pre></div>
</li>
</ol>
<h2 id="appendix"><strong>Appendix</strong><a class="headerlink" href="#appendix" title="Permanent link">&para;</a></h2>
<h3 id="appendix-a-resource-utilization-tables"><strong>Appendix A: Resource Utilization Tables</strong><a class="headerlink" href="#appendix-a-resource-utilization-tables" title="Permanent link">&para;</a></h3>
<p><strong>Table A-1</strong> Default <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Resource Utilization with <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> (PCIe 1x16)</p>
<table>
<thead>
<tr>
<th>Compilation Hierarchy Node</th>
<th>ALMs needed</th>
<th>ALM Utilization %</th>
<th>M20Ks</th>
<th>M20K Utilization %</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>261647.7</td>
<td>28.66</td>
<td>821</td>
<td>6.19</td>
</tr>
<tr>
<td>PCIE_RST_CTRL.rst_ctrl</td>
<td>465.6</td>
<td>0.05</td>
<td>0</td>
<td>0.0</td>
</tr>
<tr>
<td>afu_top</td>
<td>177715.5</td>
<td>19.47</td>
<td>393</td>
<td>2.96</td>
</tr>
<tr>
<td>auto_fab_0</td>
<td>1278.7</td>
<td>0.14</td>
<td>8</td>
<td>0.06</td>
</tr>
<tr>
<td>bpf</td>
<td>732.3</td>
<td>0.08</td>
<td>0</td>
<td>0.0</td>
</tr>
<tr>
<td>fme_top</td>
<td>625.1</td>
<td>0.07</td>
<td>6</td>
<td>0.05</td>
</tr>
<tr>
<td>hssi_wrapper</td>
<td>15867.4</td>
<td>1.74</td>
<td>80</td>
<td>0.6</td>
</tr>
<tr>
<td>local_mem_wrapper</td>
<td>10712.7</td>
<td>1.17</td>
<td>60</td>
<td>0.45</td>
</tr>
<tr>
<td>ofs_top_auto_tiles</td>
<td>7619.0</td>
<td>0.83</td>
<td>10</td>
<td>0.08</td>
</tr>
<tr>
<td>pcie_wrapper</td>
<td>44687.6</td>
<td>4.9</td>
<td>256</td>
<td>1.93</td>
</tr>
<tr>
<td>pmci_dummy_csr</td>
<td>682.6</td>
<td>0.07</td>
<td>0</td>
<td>0.0</td>
</tr>
<tr>
<td>qsfp_0</td>
<td>629.3</td>
<td>0.07</td>
<td>4</td>
<td>0.03</td>
</tr>
<tr>
<td>qsfp_1</td>
<td>629.0</td>
<td>0.07</td>
<td>4</td>
<td>0.03</td>
</tr>
<tr>
<td>sys_pll</td>
<td>0.5</td>
<td>0.0</td>
<td>0</td>
<td>0.0</td>
</tr>
</tbody>
</table>
<p><strong>Table A-2</strong> Default <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Resource Utilization with <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> (PCIe 2x8)</p>
<table>
<thead>
<tr>
<th>Compilation Hierarchy Node</th>
<th>ALMs needed</th>
<th>ALM Utilization %</th>
<th>M20Ks</th>
<th>M20K Utilization %</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>239719.6</td>
<td>26.26</td>
<td>840</td>
<td>6.33</td>
</tr>
<tr>
<td>PCIE_RST_CTRL.rst_ctrl</td>
<td>458.3</td>
<td>0.05</td>
<td>0</td>
<td>0.0</td>
</tr>
<tr>
<td>PCIE_RST_CTRL.rst_ctrl</td>
<td>79.0</td>
<td>0.01</td>
<td>0</td>
<td>0.0</td>
</tr>
<tr>
<td>afu_top</td>
<td>157249.2</td>
<td>17.23</td>
<td>309</td>
<td>2.33</td>
</tr>
<tr>
<td>auto_fab_0</td>
<td>1288.1</td>
<td>0.14</td>
<td>8</td>
<td>0.06</td>
</tr>
<tr>
<td>bpf</td>
<td>703.5</td>
<td>0.08</td>
<td>0</td>
<td>0.0</td>
</tr>
<tr>
<td>fme_top</td>
<td>626.6</td>
<td>0.07</td>
<td>6</td>
<td>0.05</td>
</tr>
<tr>
<td>hssi_wrapper</td>
<td>16164.1</td>
<td>1.77</td>
<td>80</td>
<td>0.6</td>
</tr>
<tr>
<td>local_mem_wrapper</td>
<td>10901.9</td>
<td>1.19</td>
<td>60</td>
<td>0.45</td>
</tr>
<tr>
<td>ofs_top_auto_tiles</td>
<td>7563.1</td>
<td>0.83</td>
<td>10</td>
<td>0.08</td>
</tr>
<tr>
<td>pcie_wrapper</td>
<td>42755.4</td>
<td>4.68</td>
<td>359</td>
<td>2.7</td>
</tr>
<tr>
<td>pmci_dummy_csr</td>
<td>676.5</td>
<td>0.07</td>
<td>0</td>
<td>0.0</td>
</tr>
<tr>
<td>qsfp_0</td>
<td>627.2</td>
<td>0.07</td>
<td>4</td>
<td>0.03</td>
</tr>
<tr>
<td>qsfp_1</td>
<td>624.0</td>
<td>0.07</td>
<td>4</td>
<td>0.03</td>
</tr>
<tr>
<td>sys_pll</td>
<td>0.5</td>
<td>0.0</td>
<td>0</td>
<td>0.0</td>
</tr>
</tbody>
</table>
<p><strong>Table A-3</strong> Minimal <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> Resource Utilization (PCIe 2x8, 2PF)</p>
<table>
<thead>
<tr>
<th>Compilation Hierarchy Node</th>
<th>ALMs needed</th>
<th>ALM Utilization %</th>
<th>M20Ks</th>
<th>M20K Utilization %</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>122157.7</td>
<td>13.38</td>
<td>598</td>
<td>4.51</td>
</tr>
<tr>
<td>PCIE_RST_CTRL.rst_ctrl</td>
<td>366.5</td>
<td>0.04</td>
<td>0</td>
<td>0.0</td>
</tr>
<tr>
<td>PCIE_RST_CTRL.rst_ctrl</td>
<td>65.4</td>
<td>0.01</td>
<td>0</td>
<td>0.0</td>
</tr>
<tr>
<td>afu_top</td>
<td>62450.5</td>
<td>6.84</td>
<td>190</td>
<td>1.43</td>
</tr>
<tr>
<td>auto_fab_0</td>
<td>1273.8</td>
<td>0.14</td>
<td>8</td>
<td>0.06</td>
</tr>
<tr>
<td>bpf</td>
<td>835.0</td>
<td>0.09</td>
<td>0</td>
<td>0.0</td>
</tr>
<tr>
<td>fme_top</td>
<td>614.6</td>
<td>0.07</td>
<td>6</td>
<td>0.05</td>
</tr>
<tr>
<td>hssi_dummy_csr</td>
<td>704.7</td>
<td>0.08</td>
<td>0</td>
<td>0.0</td>
</tr>
<tr>
<td>local_mem_wrapper</td>
<td>11229.5</td>
<td>1.23</td>
<td>60</td>
<td>0.45</td>
</tr>
<tr>
<td>pcie_wrapper</td>
<td>42541.4</td>
<td>4.66</td>
<td>334</td>
<td>2.52</td>
</tr>
<tr>
<td>pmci_dummy_csr</td>
<td>688.1</td>
<td>0.08</td>
<td>0</td>
<td>0.0</td>
</tr>
<tr>
<td>qsfp0_dummy_csr</td>
<td>697.4</td>
<td>0.08</td>
<td>0</td>
<td>0.0</td>
</tr>
<tr>
<td>qsfp1_dummy_csr</td>
<td>689.8</td>
<td>0.08</td>
<td>0</td>
<td>0.0</td>
</tr>
<tr>
<td>sys_pll</td>
<td>0.5</td>
<td>0.0</td>
<td>0</td>
<td>0.0</td>
</tr>
</tbody>
</table>
<h3 id="appendix-b-glossary"><strong>Appendix B: Glossary</strong><a class="headerlink" href="#appendix-b-glossary" title="Permanent link">&para;</a></h3>
<table>
<thead>
<tr>
<th align="center">Term</th>
<th align="center">Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td align="center">Advanced Error Reporting</td>
<td align="center"><abbr title="Advanced Error Reporting, The PCIe AER driver is the extended PCI Express error reporting capability providing more robust error reporting.">AER</abbr></td>
<td>The PCIe <abbr title="Advanced Error Reporting, The PCIe AER driver is the extended PCI Express error reporting capability providing more robust error reporting.">AER</abbr> driver is the extended PCI Express error reporting capability providing more robust error reporting. <a href="https://docs.kernel.org/PCI/pcieaer-howto.html?highlight=aer">(link)</a></td>
</tr>
<tr>
<td align="center">Accelerator Functional Unit</td>
<td align="center"><abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></td>
<td>Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> region is the part of the design where an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> may reside. This <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> may or may not be a partial reconfiguration region.</td>
</tr>
<tr>
<td align="center">Basic Building Block</td>
<td align="center"><abbr title="Basic Building Block, Features within an AFU or part of an FPGA interface that can be reused across designs. These building blocks do not have stringent interface requirements like the FIM's AFU and host interface requires. All BBBs must have a (globally unique identifier) GUID.">BBB</abbr></td>
<td>Features within an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> or part of an FPGA interface that can be reused across designs. These building blocks do not have stringent interface requirements like the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>'s <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> and host interface requires. All BBBs must have a (globally unique identifier) GUID.</td>
</tr>
<tr>
<td align="center">Best Known Configuration</td>
<td align="center"><abbr title="Best Known Configuration, The exact hardware configuration Intel has optimized and validated the solution against.">BKC</abbr></td>
<td>The software and hardware configuration Intel uses to verify the solution.</td>
</tr>
<tr>
<td align="center">Board Management Controller</td>
<td align="center"><abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr></td>
<td>Supports features such as board power managment, flash management, configuration management, and board telemetry monitoring and protection. The majority of the <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> logic is in a separate component, such as an Intel® Max® 10 or Intel Cyclone® 10 device; a small portion of the <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> known as the PMCI resides in the main Agilex FPGA.</td>
</tr>
<tr>
<td align="center">Configuration and Status Register</td>
<td align="center">CSR</td>
<td>The generic name for a register space which is accessed in order to interface with the module it resides in (e.g. <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>, <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr>, various sub-systems and modules).</td>
</tr>
<tr>
<td align="center">Data Parallel C++</td>
<td align="center">DPC++</td>
<td>DPC++ is Intel’s implementation of the SYCL standard. It supports additional attributes and language extensions which ensure DCP++ (SYCL) is efficiently implanted on Intel hardware.</td>
</tr>
<tr>
<td align="center">Device Feature List</td>
<td align="center"><abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr></td>
<td>The <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr>, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the <abbr title="Device Feature List, A concept inherited from OFS. The DFL drivers provide support for FPGA devices that are designed to support the Device Feature List. The DFL, which is implemented in RTL, consists of a self-describing data structure in PCI BAR space that allows the DFL driver to automatically load the drivers required for a given FPGA configuration.">DFL</abbr> driver to automatically load the drivers required for a given FPGA configuration. This concept is the foundation for the <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> software framework. <a href="https://docs.kernel.org/fpga/dfl.html">(link)</a></td>
</tr>
<tr>
<td align="center">FPGA Interface Manager</td>
<td align="center"><abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></td>
<td>Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> resides in the static region of the FPGA and contains the FPGA Management Engine (<abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr>) and I/O ring.</td>
</tr>
<tr>
<td align="center">FPGA Management Engine</td>
<td align="center"><abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr></td>
<td>Performs reconfiguration and other FPGA management functions. Each FPGA device only has one <abbr title="FPGA Management Engine, Provides a way to manage the platform and enable acceleration functions on the platform.">FME</abbr> which is accessed through PF0.</td>
</tr>
<tr>
<td align="center">Host Exerciser Module</td>
<td align="center"><abbr title="Host Exerciser Module, Host exercisers are used to exercise and characterize the various host-FPGA interactions, including Memory Mapped Input/Output (MMIO), data transfer from host to FPGA, PR, host to FPGA memory, etc.">HEM</abbr></td>
<td>Host exercisers are used to exercise and characterize the various host-FPGA interactions, including Memory Mapped Input/Output (<abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr>), data transfer from host to FPGA, <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr>, host to FPGA memory, etc.</td>
</tr>
<tr>
<td align="center">Input/Output Control</td>
<td align="center"><abbr title="Input/Output Control, System calls used to manipulate underlying device parameters of special files.">IOCTL</abbr></td>
<td>System calls used to manipulate underlying device parameters of special files.</td>
</tr>
<tr>
<td align="center">Intel Virtualization Technology for Directed I/O</td>
<td align="center"><abbr title="Intel Virtualization Technology for Directed I/O, Extension of the VT-x and VT-I processor virtualization technologies which adds new support for I/O device virtualization.">Intel VT-d</abbr></td>
<td>Extension of the VT-x and VT-I processor virtualization technologies which adds new support for I/O device virtualization.</td>
</tr>
<tr>
<td align="center">Joint Test Action Group</td>
<td align="center"><abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr></td>
<td>Refers to the IEEE 1149.1 <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> standard; Another FPGA configuration methodology.</td>
</tr>
<tr>
<td align="center">Memory Mapped Input/Output</td>
<td align="center"><abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr></td>
<td>The memory space users may map and access both control registers and system memory buffers with accelerators.</td>
</tr>
<tr>
<td align="center">oneAPI Accelerator Support Package</td>
<td align="center">oneAPI-asp</td>
<td>A collection of hardware and software components that enable oneAPI kernel to communicate with oneAPI runtime and <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> shell components. oneAPI ASP hardware components and oneAPI kernel form the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> region of a oneAPI system in <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>.</td>
</tr>
<tr>
<td align="center">Open FPGA Stack</td>
<td align="center"><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr></td>
<td><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> is a software and hardware infrastructure providing an efficient approach to develop a custom FPGA-based platform or workload using an Intel, 3<sup>rd</sup> party, or custom board.</td>
</tr>
<tr>
<td align="center">Open Programmable Acceleration Engine Software Development Kit</td>
<td align="center"><abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr></td>
<td>The <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> is a software framework for managing and accessing programmable accelerators (FPGAs). It consists of a collection of libraries and tools to facilitate the development of software applications and accelerators. The <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> resides exclusively in user-space.</td>
</tr>
<tr>
<td align="center">Platform Interface Manager</td>
<td align="center"><abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr></td>
<td>An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> developers can use to handle clock crossing, response sorting, buffering and different protocols.</td>
</tr>
<tr>
<td align="center">Platform Management Controller Interface</td>
<td align="center">PMCI</td>
<td>The portion of the <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> that resides in the Agilex FPGA and allows the FPGA to communicate with the primary <abbr title="Board Management Controller, Acts as the Root of Trust (RoT) on the Intel FPGA PAC platform. Supports features such as power sequence management and board monitoring through on-board sensors.">BMC</abbr> component on the board.</td>
</tr>
<tr>
<td align="center">Partial Reconfiguration</td>
<td align="center"><abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr></td>
<td>The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. For <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> designs, the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region is referred to as the pr_slot.</td>
</tr>
<tr>
<td align="center">Port</td>
<td align="center">N/A</td>
<td>When used in the context of the fpgainfo port command it represents the interfaces between the static FPGA fabric and the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region containing the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</td>
</tr>
<tr>
<td align="center">Remote System Update</td>
<td align="center"><abbr title="Remote System Update, A Remote System Update operation sends an instruction to the Intel FPGA PAC D5005 device that triggers a power cycle of the card only, forcing reconfiguration.">RSU</abbr></td>
<td>The process by which the host can remotely update images stored in flash through PCIe. This is done with the OPAE software command "fpgasupdate".</td>
</tr>
<tr>
<td align="center">Secure Device Manager</td>
<td align="center">SDM</td>
<td>The SDM is the point of entry to the FPGA for <abbr title="Joint Test Action Group, Refers to the IEEE 1149.1 JTAG standard; Another FPGA configuration methodology.">JTAG</abbr> commands and interfaces, as well as for device configuration data (from flash, SD card, or through PCI Express* hard IP).</td>
</tr>
<tr>
<td align="center">Static Region</td>
<td align="center">SR</td>
<td>The portion of the FPGA design that cannot be dynamically reconfigured during run-time.</td>
</tr>
<tr>
<td align="center">Single-Root Input-Output Virtualization</td>
<td align="center"><abbr title="Single-Root Input-Output Virtualization, Allows the isolation of PCI Express resources for manageability and performance.">SR-IOV</abbr></td>
<td>Allows the isolation of PCI Express resources for manageability and performance.</td>
</tr>
<tr>
<td align="center">SYCL</td>
<td align="center">SYCL</td>
<td>SYCL (pronounced "sickle") is a royalty-free, cross-platform abstraction layer that enables code for heterogeneous and offload processors to be written using modern ISO C++ (at least C++ 17). It provides several features that make it well-suited for programming heterogeneous systems, allowing the same code to be used for CPUs, GPUs, FPGAs or any other hardware accelerator. SYCL was developed by the Khronos Group, a non-profit organization that develops open standards (including OpenCL) for graphics, compute, vision, and multimedia. SYCL is being used by a growing number of developers in a variety of industries, including automotive, aerospace, and consumer electronics.</td>
</tr>
<tr>
<td align="center">Test Bench</td>
<td align="center"><abbr title="Testbench, Testbench or Verification Environment is used to check the functional correctness of the Design Under Test (DUT) by generating and driving a predefined input sequence to a design, capturing the design output and comparing with-respect-to expected output.">TB</abbr></td>
<td>Testbench or Verification Environment is used to check the functional correctness of the Design Under Test (DUT) by generating and driving a predefined input sequence to a design, capturing the design output and comparing with-respect-to expected output.</td>
</tr>
<tr>
<td align="center">Universal Verification Methodology</td>
<td align="center"><abbr title="Universal Verification Methodology, A modular, reusable, and scalable testbench structure via an API framework.">UVM</abbr></td>
<td>A modular, reusable, and scalable testbench structure via an API framework.  In the context of <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>, the <abbr title="Universal Verification Methodology, A modular, reusable, and scalable testbench structure via an API framework.">UVM</abbr> enviroment provides a system level simulation environment for your design.</td>
</tr>
<tr>
<td align="center">Virtual Function Input/Output</td>
<td align="center"><abbr title="Virtual Function Input/Output, An IOMMU/device agnostic framework for exposing direct device access to userspace.">VFIO</abbr></td>
<td>An Input-Output Memory Management Unit (IOMMU)/device agnostic framework for exposing direct device access to userspace. (link)</td>
</tr>
</tbody>
</table>
<h2 id="notices-disclaimers">Notices &amp; Disclaimers<a class="headerlink" href="#notices-disclaimers" title="Permanent link">&para;</a></h2>
<p>Intel<sup>&reg;</sup> technologies may require enabled hardware, software or service activation.
No product or component can be absolutely secure. 
Performance varies by use, configuration and other factors.
Your costs and results may vary. 
You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.
No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document, with the sole exception that you may publish an unmodified copy. You may create software implementations based on this document and in compliance with the foregoing that are intended to execute on the Intel product(s) referenced in this document. No rights are granted to create modifications or derivatives of this document.
The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications.  Current characterized errata are available on request.
Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
You are responsible for safety of the overall system, including compliance with applicable safety-related requirements or standards. 
<sup>&copy;</sup> Intel Corporation.  Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries.  Other names and brands may be claimed as the property of others. </p>
<p>OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission of the Khronos Group™. </p>





                
              </article>
            </div>
          
          
        </div>
        
          <button type="button" class="md-top md-icon" data-md-component="top" hidden>
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12Z"/></svg>
            Back to top
          </button>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    <script id="__config" type="application/json">{"base": "../../../../..", "features": ["navigation.instant", "navigation.tracking", "navigation.tabs", "navigation.tabs.sticky", "navigation.top", "navigation.indexes", "search.suggest", "search.highlight", "content.code.copy", "navigation.indexes", "toc.follow"], "search": "../../../../../assets/javascripts/workers/search.208ed371.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}, "version": {"default": "ofs-2023.1", "provider": "mike"}}</script>
    
    
      <script src="../../../../../assets/javascripts/bundle.fac441b0.min.js"></script>
      
    
  <script>document$.subscribe(() => {const lightbox = GLightbox({"touchNavigation": true, "loop": false, "zoomable": true, "draggable": true, "openEffect": "zoom", "closeEffect": "zoom", "slideEffect": "slide"});})</script></body>
</html>