#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul 23 17:21:13 2020
# Process ID: 3820
# Current directory: D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.runs/clk_5_10_synth_1
# Command line: vivado.exe -log clk_5_10.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_5_10.tcl
# Log file: D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.runs/clk_5_10_synth_1/clk_5_10.vds
# Journal file: D:/vivado_project/SEA-master/Examples/FPGA/4.Module-Interface/DAC-Interface/DAC_Demo/DAC_Demo.runs/clk_5_10_synth_1\vivado.jou
#-----------------------------------------------------------
source clk_5_10.tcl -notrace
