// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition"

// DATE "11/04/2025 21:22:12"

// 
// Device: Altera EP2S15F484C3 Package FBGA484
// 

// 
// This Verilog file should be used for PrimeTime (Verilog) only
// 

`timescale 1 ps/ 1 ps

module instr_rom_rv32i (
	ADDR,
	clock,
	reset,
	INSTR);
input 	[31:0] ADDR;
input 	clock;
input 	reset;
output 	[31:0] INSTR;

// Design Ports Information
// ADDR[0]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[16]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[17]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[18]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[19]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[20]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[21]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[22]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[23]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[24]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[25]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[26]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[27]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[28]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[29]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[30]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[31]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INSTR[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[1]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// INSTR[2]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[3]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// INSTR[4]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// INSTR[5]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// INSTR[6]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[7]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[8]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[9]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[10]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// INSTR[11]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[12]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[13]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[14]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// INSTR[15]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// INSTR[16]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[17]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[18]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[19]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// INSTR[20]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[21]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[22]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// INSTR[23]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// INSTR[24]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[25]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[26]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[27]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[28]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
// INSTR[29]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[30]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INSTR[31]	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

// synopsys translate_off
initial $sdf_annotate("instr_rom_rv32i_v.sdo");
// synopsys translate_on

wire \ADDR[5]~combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \ADDR[3]~combout ;
wire \ADDR[4]~combout ;
wire \ADDR[2]~combout ;
wire \ADDR[6]~combout ;
wire \mem~1_combout ;
wire \reset~combout ;
wire \reset~clkctrl_outclk ;
wire \INSTR[4]~reg0_regout ;
wire \mem~0_combout ;
wire \INSTR[5]~reg0_regout ;
wire \mem~2_combout ;
wire \INSTR[7]~reg0_regout ;
wire \mem~3_combout ;
wire \INSTR[8]~reg0_regout ;
wire \INSTR[13]~reg0feeder_combout ;
wire \INSTR[13]~reg0_regout ;
wire \mem~4_combout ;
wire \INSTR[15]~reg0_regout ;
wire \mem~5_combout ;
wire \INSTR[20]~reg0_regout ;
wire \mem~6_combout ;
wire \INSTR[21]~reg0_regout ;
wire \mem~7_combout ;
wire \INSTR[22]~reg0_regout ;

wire \ALT_INV_INSTR[4]~reg0_regout ;

INV \INV_INST_INSTR[4]~reg0_regout  (
	.IN1(\INSTR[4]~reg0_regout ),
	.Y(\ALT_INV_INSTR[4]~reg0_regout ));

// Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[5]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\ADDR[5]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[5]));
// synopsys translate_off
// defparam \ADDR[5]~I .ddio_mode = "none";
// defparam \ADDR[5]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[5]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[5]~I .dqs_out_mode = "none";
// defparam \ADDR[5]~I .inclk_input = "normal";
// defparam \ADDR[5]~I .input_async_reset = "none";
// defparam \ADDR[5]~I .input_power_up = "low";
// defparam \ADDR[5]~I .input_register_mode = "none";
// defparam \ADDR[5]~I .input_sync_reset = "none";
// defparam \ADDR[5]~I .oe_async_reset = "none";
// defparam \ADDR[5]~I .oe_power_up = "low";
// defparam \ADDR[5]~I .oe_register_mode = "none";
// defparam \ADDR[5]~I .oe_sync_reset = "none";
// defparam \ADDR[5]~I .operation_mode = "input";
// defparam \ADDR[5]~I .output_async_reset = "none";
// defparam \ADDR[5]~I .output_power_up = "low";
// defparam \ADDR[5]~I .output_register_mode = "none";
// defparam \ADDR[5]~I .output_sync_reset = "none";
// defparam \ADDR[5]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[5]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \clock~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\clock~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
// defparam \clock~I .ddio_mode = "none";
// defparam \clock~I .ddioinclk_input = "negated_inclk";
// defparam \clock~I .dqs_delay_buffer_mode = "none";
// defparam \clock~I .dqs_out_mode = "none";
// defparam \clock~I .inclk_input = "normal";
// defparam \clock~I .input_async_reset = "none";
// defparam \clock~I .input_power_up = "low";
// defparam \clock~I .input_register_mode = "none";
// defparam \clock~I .input_sync_reset = "none";
// defparam \clock~I .oe_async_reset = "none";
// defparam \clock~I .oe_power_up = "low";
// defparam \clock~I .oe_register_mode = "none";
// defparam \clock~I .oe_sync_reset = "none";
// defparam \clock~I .operation_mode = "input";
// defparam \clock~I .output_async_reset = "none";
// defparam \clock~I .output_power_up = "low";
// defparam \clock~I .output_register_mode = "none";
// defparam \clock~I .output_sync_reset = "none";
// defparam \clock~I .sim_dqs_delay_increment = 0;
// defparam \clock~I .sim_dqs_intrinsic_delay = 0;
// defparam \clock~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: CLKCTRL_G3
stratixii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.modesel(4'b0000),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
// defparam \clock~clkctrl .clock_type = "global clock";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\ADDR[3]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[3]));
// synopsys translate_off
// defparam \ADDR[3]~I .ddio_mode = "none";
// defparam \ADDR[3]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[3]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[3]~I .dqs_out_mode = "none";
// defparam \ADDR[3]~I .inclk_input = "normal";
// defparam \ADDR[3]~I .input_async_reset = "none";
// defparam \ADDR[3]~I .input_power_up = "low";
// defparam \ADDR[3]~I .input_register_mode = "none";
// defparam \ADDR[3]~I .input_sync_reset = "none";
// defparam \ADDR[3]~I .oe_async_reset = "none";
// defparam \ADDR[3]~I .oe_power_up = "low";
// defparam \ADDR[3]~I .oe_register_mode = "none";
// defparam \ADDR[3]~I .oe_sync_reset = "none";
// defparam \ADDR[3]~I .operation_mode = "input";
// defparam \ADDR[3]~I .output_async_reset = "none";
// defparam \ADDR[3]~I .output_power_up = "low";
// defparam \ADDR[3]~I .output_register_mode = "none";
// defparam \ADDR[3]~I .output_sync_reset = "none";
// defparam \ADDR[3]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[3]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[4]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\ADDR[4]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[4]));
// synopsys translate_off
// defparam \ADDR[4]~I .ddio_mode = "none";
// defparam \ADDR[4]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[4]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[4]~I .dqs_out_mode = "none";
// defparam \ADDR[4]~I .inclk_input = "normal";
// defparam \ADDR[4]~I .input_async_reset = "none";
// defparam \ADDR[4]~I .input_power_up = "low";
// defparam \ADDR[4]~I .input_register_mode = "none";
// defparam \ADDR[4]~I .input_sync_reset = "none";
// defparam \ADDR[4]~I .oe_async_reset = "none";
// defparam \ADDR[4]~I .oe_power_up = "low";
// defparam \ADDR[4]~I .oe_register_mode = "none";
// defparam \ADDR[4]~I .oe_sync_reset = "none";
// defparam \ADDR[4]~I .operation_mode = "input";
// defparam \ADDR[4]~I .output_async_reset = "none";
// defparam \ADDR[4]~I .output_power_up = "low";
// defparam \ADDR[4]~I .output_register_mode = "none";
// defparam \ADDR[4]~I .output_sync_reset = "none";
// defparam \ADDR[4]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[4]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\ADDR[2]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[2]));
// synopsys translate_off
// defparam \ADDR[2]~I .ddio_mode = "none";
// defparam \ADDR[2]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[2]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[2]~I .dqs_out_mode = "none";
// defparam \ADDR[2]~I .inclk_input = "normal";
// defparam \ADDR[2]~I .input_async_reset = "none";
// defparam \ADDR[2]~I .input_power_up = "low";
// defparam \ADDR[2]~I .input_register_mode = "none";
// defparam \ADDR[2]~I .input_sync_reset = "none";
// defparam \ADDR[2]~I .oe_async_reset = "none";
// defparam \ADDR[2]~I .oe_power_up = "low";
// defparam \ADDR[2]~I .oe_register_mode = "none";
// defparam \ADDR[2]~I .oe_sync_reset = "none";
// defparam \ADDR[2]~I .operation_mode = "input";
// defparam \ADDR[2]~I .output_async_reset = "none";
// defparam \ADDR[2]~I .output_power_up = "low";
// defparam \ADDR[2]~I .output_register_mode = "none";
// defparam \ADDR[2]~I .output_sync_reset = "none";
// defparam \ADDR[2]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[2]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\ADDR[6]~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[6]));
// synopsys translate_off
// defparam \ADDR[6]~I .ddio_mode = "none";
// defparam \ADDR[6]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[6]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[6]~I .dqs_out_mode = "none";
// defparam \ADDR[6]~I .inclk_input = "normal";
// defparam \ADDR[6]~I .input_async_reset = "none";
// defparam \ADDR[6]~I .input_power_up = "low";
// defparam \ADDR[6]~I .input_register_mode = "none";
// defparam \ADDR[6]~I .input_sync_reset = "none";
// defparam \ADDR[6]~I .oe_async_reset = "none";
// defparam \ADDR[6]~I .oe_power_up = "low";
// defparam \ADDR[6]~I .oe_register_mode = "none";
// defparam \ADDR[6]~I .oe_sync_reset = "none";
// defparam \ADDR[6]~I .operation_mode = "input";
// defparam \ADDR[6]~I .output_async_reset = "none";
// defparam \ADDR[6]~I .output_power_up = "low";
// defparam \ADDR[6]~I .output_register_mode = "none";
// defparam \ADDR[6]~I .output_sync_reset = "none";
// defparam \ADDR[6]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[6]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
stratixii_lcell_comb_1000_0020002000000000_66_3 \mem~1 (
	.dataa(\ADDR[5]~combout ),
	.datab(\ADDR[3]~combout ),
	.datac(\ADDR[4]~combout ),
	.datad(\ADDR[2]~combout ),
	.dataf(\ADDR[6]~combout ),
	.combout(\mem~1_combout ));
// synopsys translate_off
// defparam \mem~1 .extended_lut = "off";
// defparam \mem~1 .lut_mask = 64'h0020002000000000;
// defparam \mem~1 .shared_arith = "off";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \reset~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(\reset~combout ),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
// defparam \reset~I .ddio_mode = "none";
// defparam \reset~I .ddioinclk_input = "negated_inclk";
// defparam \reset~I .dqs_delay_buffer_mode = "none";
// defparam \reset~I .dqs_out_mode = "none";
// defparam \reset~I .inclk_input = "normal";
// defparam \reset~I .input_async_reset = "none";
// defparam \reset~I .input_power_up = "low";
// defparam \reset~I .input_register_mode = "none";
// defparam \reset~I .input_sync_reset = "none";
// defparam \reset~I .oe_async_reset = "none";
// defparam \reset~I .oe_power_up = "low";
// defparam \reset~I .oe_register_mode = "none";
// defparam \reset~I .oe_sync_reset = "none";
// defparam \reset~I .operation_mode = "input";
// defparam \reset~I .output_async_reset = "none";
// defparam \reset~I .output_power_up = "low";
// defparam \reset~I .output_register_mode = "none";
// defparam \reset~I .output_sync_reset = "none";
// defparam \reset~I .sim_dqs_delay_increment = 0;
// defparam \reset~I .sim_dqs_intrinsic_delay = 0;
// defparam \reset~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: CLKCTRL_G1
stratixii_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset~combout }),
	.clkselect(2'b00),
	.modesel(4'b0000),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
// defparam \reset~clkctrl .clock_type = "global clock";
// synopsys translate_on

// Location: LCFF_X37_Y16_N1
stratixii_lcell_ff \INSTR[4]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mem~1_combout ),
	.adatasdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.regout(\INSTR[4]~reg0_regout ));

// Location: LCCOMB_X37_Y16_N20
stratixii_lcell_comb_1000_0088008800000000_53_3 \mem~0 (
	.dataa(\ADDR[5]~combout ),
	.datab(\ADDR[4]~combout ),
	.datad(\ADDR[3]~combout ),
	.dataf(\ADDR[6]~combout ),
	.combout(\mem~0_combout ));
// synopsys translate_off
// defparam \mem~0 .extended_lut = "off";
// defparam \mem~0 .lut_mask = 64'h0088008800000000;
// defparam \mem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X37_Y16_N21
stratixii_lcell_ff \INSTR[5]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mem~0_combout ),
	.adatasdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.regout(\INSTR[5]~reg0_regout ));

// Location: LCCOMB_X37_Y16_N26
stratixii_lcell_comb_1000_A000A00000000000_54_4 \mem~2 (
	.dataa(\ADDR[5]~combout ),
	.datac(\ADDR[2]~combout ),
	.datad(\ADDR[4]~combout ),
	.dataf(\ADDR[6]~combout ),
	.combout(\mem~2_combout ));
// synopsys translate_off
// defparam \mem~2 .extended_lut = "off";
// defparam \mem~2 .lut_mask = 64'hA000A00000000000;
// defparam \mem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X37_Y16_N27
stratixii_lcell_ff \INSTR[7]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mem~2_combout ),
	.adatasdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.regout(\INSTR[7]~reg0_regout ));

// Location: LCCOMB_X37_Y16_N2
stratixii_lcell_comb_1000_2800280000000000_66_7 \mem~3 (
	.dataa(\ADDR[5]~combout ),
	.datab(\ADDR[3]~combout ),
	.datac(\ADDR[2]~combout ),
	.datad(\ADDR[6]~combout ),
	.dataf(\ADDR[4]~combout ),
	.combout(\mem~3_combout ));
// synopsys translate_off
// defparam \mem~3 .extended_lut = "off";
// defparam \mem~3 .lut_mask = 64'h2800280000000000;
// defparam \mem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X37_Y16_N3
stratixii_lcell_ff \INSTR[8]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mem~3_combout ),
	.adatasdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.regout(\INSTR[8]~reg0_regout ));

// Location: LCCOMB_X37_Y16_N28
stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 \INSTR[13]~reg0feeder (
	.dataf(\mem~1_combout ),
	.combout(\INSTR[13]~reg0feeder_combout ));
// synopsys translate_off
// defparam \INSTR[13]~reg0feeder .extended_lut = "off";
// defparam \INSTR[13]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
// defparam \INSTR[13]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X37_Y16_N29
stratixii_lcell_ff \INSTR[13]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\INSTR[13]~reg0feeder_combout ),
	.adatasdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.regout(\INSTR[13]~reg0_regout ));

// Location: LCCOMB_X37_Y16_N16
stratixii_lcell_comb_1000_0080008000000000_66_4 \mem~4 (
	.dataa(\ADDR[5]~combout ),
	.datab(\ADDR[4]~combout ),
	.datac(\ADDR[2]~combout ),
	.datad(\ADDR[3]~combout ),
	.dataf(\ADDR[6]~combout ),
	.combout(\mem~4_combout ));
// synopsys translate_off
// defparam \mem~4 .extended_lut = "off";
// defparam \mem~4 .lut_mask = 64'h0080008000000000;
// defparam \mem~4 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X37_Y16_N17
stratixii_lcell_ff \INSTR[15]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mem~4_combout ),
	.adatasdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.regout(\INSTR[15]~reg0_regout ));

// Location: LCCOMB_X37_Y16_N18
stratixii_lcell_comb_1000_8088808800000000_66_4 \mem~5 (
	.dataa(\ADDR[5]~combout ),
	.datab(\ADDR[4]~combout ),
	.datac(\ADDR[3]~combout ),
	.datad(\ADDR[2]~combout ),
	.dataf(\ADDR[6]~combout ),
	.combout(\mem~5_combout ));
// synopsys translate_off
// defparam \mem~5 .extended_lut = "off";
// defparam \mem~5 .lut_mask = 64'h8088808800000000;
// defparam \mem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X37_Y16_N19
stratixii_lcell_ff \INSTR[20]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mem~5_combout ),
	.adatasdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.regout(\INSTR[20]~reg0_regout ));

// Location: LCCOMB_X37_Y16_N24
stratixii_lcell_comb_1000_20A020A000000000_66_3 \mem~6 (
	.dataa(\ADDR[5]~combout ),
	.datab(\ADDR[2]~combout ),
	.datac(\ADDR[4]~combout ),
	.datad(\ADDR[3]~combout ),
	.dataf(\ADDR[6]~combout ),
	.combout(\mem~6_combout ));
// synopsys translate_off
// defparam \mem~6 .extended_lut = "off";
// defparam \mem~6 .lut_mask = 64'h20A020A000000000;
// defparam \mem~6 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X37_Y16_N25
stratixii_lcell_ff \INSTR[21]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mem~6_combout ),
	.adatasdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.regout(\INSTR[21]~reg0_regout ));

// Location: LCCOMB_X37_Y16_N22
stratixii_lcell_comb_1000_8080808000000000_52_4 \mem~7 (
	.dataa(\ADDR[5]~combout ),
	.datab(\ADDR[4]~combout ),
	.datac(\ADDR[3]~combout ),
	.dataf(\ADDR[6]~combout ),
	.combout(\mem~7_combout ));
// synopsys translate_off
// defparam \mem~7 .extended_lut = "off";
// defparam \mem~7 .lut_mask = 64'h8080808000000000;
// defparam \mem~7 .shared_arith = "off";
// synopsys translate_on

// Location: LCFF_X37_Y16_N23
stratixii_lcell_ff \INSTR[22]~reg0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mem~7_combout ),
	.adatasdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.regout(\INSTR[22]~reg0_regout ));

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[0]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[0]));
// synopsys translate_off
// defparam \ADDR[0]~I .ddio_mode = "none";
// defparam \ADDR[0]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[0]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[0]~I .dqs_out_mode = "none";
// defparam \ADDR[0]~I .inclk_input = "normal";
// defparam \ADDR[0]~I .input_async_reset = "none";
// defparam \ADDR[0]~I .input_power_up = "low";
// defparam \ADDR[0]~I .input_register_mode = "none";
// defparam \ADDR[0]~I .input_sync_reset = "none";
// defparam \ADDR[0]~I .oe_async_reset = "none";
// defparam \ADDR[0]~I .oe_power_up = "low";
// defparam \ADDR[0]~I .oe_register_mode = "none";
// defparam \ADDR[0]~I .oe_sync_reset = "none";
// defparam \ADDR[0]~I .operation_mode = "input";
// defparam \ADDR[0]~I .output_async_reset = "none";
// defparam \ADDR[0]~I .output_power_up = "low";
// defparam \ADDR[0]~I .output_register_mode = "none";
// defparam \ADDR[0]~I .output_sync_reset = "none";
// defparam \ADDR[0]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[0]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[1]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[1]));
// synopsys translate_off
// defparam \ADDR[1]~I .ddio_mode = "none";
// defparam \ADDR[1]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[1]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[1]~I .dqs_out_mode = "none";
// defparam \ADDR[1]~I .inclk_input = "normal";
// defparam \ADDR[1]~I .input_async_reset = "none";
// defparam \ADDR[1]~I .input_power_up = "low";
// defparam \ADDR[1]~I .input_register_mode = "none";
// defparam \ADDR[1]~I .input_sync_reset = "none";
// defparam \ADDR[1]~I .oe_async_reset = "none";
// defparam \ADDR[1]~I .oe_power_up = "low";
// defparam \ADDR[1]~I .oe_register_mode = "none";
// defparam \ADDR[1]~I .oe_sync_reset = "none";
// defparam \ADDR[1]~I .operation_mode = "input";
// defparam \ADDR[1]~I .output_async_reset = "none";
// defparam \ADDR[1]~I .output_power_up = "low";
// defparam \ADDR[1]~I .output_register_mode = "none";
// defparam \ADDR[1]~I .output_sync_reset = "none";
// defparam \ADDR[1]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[1]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[7]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[7]));
// synopsys translate_off
// defparam \ADDR[7]~I .ddio_mode = "none";
// defparam \ADDR[7]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[7]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[7]~I .dqs_out_mode = "none";
// defparam \ADDR[7]~I .inclk_input = "normal";
// defparam \ADDR[7]~I .input_async_reset = "none";
// defparam \ADDR[7]~I .input_power_up = "low";
// defparam \ADDR[7]~I .input_register_mode = "none";
// defparam \ADDR[7]~I .input_sync_reset = "none";
// defparam \ADDR[7]~I .oe_async_reset = "none";
// defparam \ADDR[7]~I .oe_power_up = "low";
// defparam \ADDR[7]~I .oe_register_mode = "none";
// defparam \ADDR[7]~I .oe_sync_reset = "none";
// defparam \ADDR[7]~I .operation_mode = "input";
// defparam \ADDR[7]~I .output_async_reset = "none";
// defparam \ADDR[7]~I .output_power_up = "low";
// defparam \ADDR[7]~I .output_register_mode = "none";
// defparam \ADDR[7]~I .output_sync_reset = "none";
// defparam \ADDR[7]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[7]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[8]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[8]));
// synopsys translate_off
// defparam \ADDR[8]~I .ddio_mode = "none";
// defparam \ADDR[8]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[8]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[8]~I .dqs_out_mode = "none";
// defparam \ADDR[8]~I .inclk_input = "normal";
// defparam \ADDR[8]~I .input_async_reset = "none";
// defparam \ADDR[8]~I .input_power_up = "low";
// defparam \ADDR[8]~I .input_register_mode = "none";
// defparam \ADDR[8]~I .input_sync_reset = "none";
// defparam \ADDR[8]~I .oe_async_reset = "none";
// defparam \ADDR[8]~I .oe_power_up = "low";
// defparam \ADDR[8]~I .oe_register_mode = "none";
// defparam \ADDR[8]~I .oe_sync_reset = "none";
// defparam \ADDR[8]~I .operation_mode = "input";
// defparam \ADDR[8]~I .output_async_reset = "none";
// defparam \ADDR[8]~I .output_power_up = "low";
// defparam \ADDR[8]~I .output_register_mode = "none";
// defparam \ADDR[8]~I .output_sync_reset = "none";
// defparam \ADDR[8]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[8]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[8]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[9]));
// synopsys translate_off
// defparam \ADDR[9]~I .ddio_mode = "none";
// defparam \ADDR[9]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[9]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[9]~I .dqs_out_mode = "none";
// defparam \ADDR[9]~I .inclk_input = "normal";
// defparam \ADDR[9]~I .input_async_reset = "none";
// defparam \ADDR[9]~I .input_power_up = "low";
// defparam \ADDR[9]~I .input_register_mode = "none";
// defparam \ADDR[9]~I .input_sync_reset = "none";
// defparam \ADDR[9]~I .oe_async_reset = "none";
// defparam \ADDR[9]~I .oe_power_up = "low";
// defparam \ADDR[9]~I .oe_register_mode = "none";
// defparam \ADDR[9]~I .oe_sync_reset = "none";
// defparam \ADDR[9]~I .operation_mode = "input";
// defparam \ADDR[9]~I .output_async_reset = "none";
// defparam \ADDR[9]~I .output_power_up = "low";
// defparam \ADDR[9]~I .output_register_mode = "none";
// defparam \ADDR[9]~I .output_sync_reset = "none";
// defparam \ADDR[9]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[9]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[9]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[10]));
// synopsys translate_off
// defparam \ADDR[10]~I .ddio_mode = "none";
// defparam \ADDR[10]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[10]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[10]~I .dqs_out_mode = "none";
// defparam \ADDR[10]~I .inclk_input = "normal";
// defparam \ADDR[10]~I .input_async_reset = "none";
// defparam \ADDR[10]~I .input_power_up = "low";
// defparam \ADDR[10]~I .input_register_mode = "none";
// defparam \ADDR[10]~I .input_sync_reset = "none";
// defparam \ADDR[10]~I .oe_async_reset = "none";
// defparam \ADDR[10]~I .oe_power_up = "low";
// defparam \ADDR[10]~I .oe_register_mode = "none";
// defparam \ADDR[10]~I .oe_sync_reset = "none";
// defparam \ADDR[10]~I .operation_mode = "input";
// defparam \ADDR[10]~I .output_async_reset = "none";
// defparam \ADDR[10]~I .output_power_up = "low";
// defparam \ADDR[10]~I .output_register_mode = "none";
// defparam \ADDR[10]~I .output_sync_reset = "none";
// defparam \ADDR[10]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[10]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[10]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[11]));
// synopsys translate_off
// defparam \ADDR[11]~I .ddio_mode = "none";
// defparam \ADDR[11]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[11]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[11]~I .dqs_out_mode = "none";
// defparam \ADDR[11]~I .inclk_input = "normal";
// defparam \ADDR[11]~I .input_async_reset = "none";
// defparam \ADDR[11]~I .input_power_up = "low";
// defparam \ADDR[11]~I .input_register_mode = "none";
// defparam \ADDR[11]~I .input_sync_reset = "none";
// defparam \ADDR[11]~I .oe_async_reset = "none";
// defparam \ADDR[11]~I .oe_power_up = "low";
// defparam \ADDR[11]~I .oe_register_mode = "none";
// defparam \ADDR[11]~I .oe_sync_reset = "none";
// defparam \ADDR[11]~I .operation_mode = "input";
// defparam \ADDR[11]~I .output_async_reset = "none";
// defparam \ADDR[11]~I .output_power_up = "low";
// defparam \ADDR[11]~I .output_register_mode = "none";
// defparam \ADDR[11]~I .output_sync_reset = "none";
// defparam \ADDR[11]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[11]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[11]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[12]));
// synopsys translate_off
// defparam \ADDR[12]~I .ddio_mode = "none";
// defparam \ADDR[12]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[12]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[12]~I .dqs_out_mode = "none";
// defparam \ADDR[12]~I .inclk_input = "normal";
// defparam \ADDR[12]~I .input_async_reset = "none";
// defparam \ADDR[12]~I .input_power_up = "low";
// defparam \ADDR[12]~I .input_register_mode = "none";
// defparam \ADDR[12]~I .input_sync_reset = "none";
// defparam \ADDR[12]~I .oe_async_reset = "none";
// defparam \ADDR[12]~I .oe_power_up = "low";
// defparam \ADDR[12]~I .oe_register_mode = "none";
// defparam \ADDR[12]~I .oe_sync_reset = "none";
// defparam \ADDR[12]~I .operation_mode = "input";
// defparam \ADDR[12]~I .output_async_reset = "none";
// defparam \ADDR[12]~I .output_power_up = "low";
// defparam \ADDR[12]~I .output_register_mode = "none";
// defparam \ADDR[12]~I .output_sync_reset = "none";
// defparam \ADDR[12]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[12]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[12]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[13]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[13]));
// synopsys translate_off
// defparam \ADDR[13]~I .ddio_mode = "none";
// defparam \ADDR[13]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[13]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[13]~I .dqs_out_mode = "none";
// defparam \ADDR[13]~I .inclk_input = "normal";
// defparam \ADDR[13]~I .input_async_reset = "none";
// defparam \ADDR[13]~I .input_power_up = "low";
// defparam \ADDR[13]~I .input_register_mode = "none";
// defparam \ADDR[13]~I .input_sync_reset = "none";
// defparam \ADDR[13]~I .oe_async_reset = "none";
// defparam \ADDR[13]~I .oe_power_up = "low";
// defparam \ADDR[13]~I .oe_register_mode = "none";
// defparam \ADDR[13]~I .oe_sync_reset = "none";
// defparam \ADDR[13]~I .operation_mode = "input";
// defparam \ADDR[13]~I .output_async_reset = "none";
// defparam \ADDR[13]~I .output_power_up = "low";
// defparam \ADDR[13]~I .output_register_mode = "none";
// defparam \ADDR[13]~I .output_sync_reset = "none";
// defparam \ADDR[13]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[13]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[13]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[14]));
// synopsys translate_off
// defparam \ADDR[14]~I .ddio_mode = "none";
// defparam \ADDR[14]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[14]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[14]~I .dqs_out_mode = "none";
// defparam \ADDR[14]~I .inclk_input = "normal";
// defparam \ADDR[14]~I .input_async_reset = "none";
// defparam \ADDR[14]~I .input_power_up = "low";
// defparam \ADDR[14]~I .input_register_mode = "none";
// defparam \ADDR[14]~I .input_sync_reset = "none";
// defparam \ADDR[14]~I .oe_async_reset = "none";
// defparam \ADDR[14]~I .oe_power_up = "low";
// defparam \ADDR[14]~I .oe_register_mode = "none";
// defparam \ADDR[14]~I .oe_sync_reset = "none";
// defparam \ADDR[14]~I .operation_mode = "input";
// defparam \ADDR[14]~I .output_async_reset = "none";
// defparam \ADDR[14]~I .output_power_up = "low";
// defparam \ADDR[14]~I .output_register_mode = "none";
// defparam \ADDR[14]~I .output_sync_reset = "none";
// defparam \ADDR[14]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[14]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[14]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[15]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[15]));
// synopsys translate_off
// defparam \ADDR[15]~I .ddio_mode = "none";
// defparam \ADDR[15]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[15]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[15]~I .dqs_out_mode = "none";
// defparam \ADDR[15]~I .inclk_input = "normal";
// defparam \ADDR[15]~I .input_async_reset = "none";
// defparam \ADDR[15]~I .input_power_up = "low";
// defparam \ADDR[15]~I .input_register_mode = "none";
// defparam \ADDR[15]~I .input_sync_reset = "none";
// defparam \ADDR[15]~I .oe_async_reset = "none";
// defparam \ADDR[15]~I .oe_power_up = "low";
// defparam \ADDR[15]~I .oe_register_mode = "none";
// defparam \ADDR[15]~I .oe_sync_reset = "none";
// defparam \ADDR[15]~I .operation_mode = "input";
// defparam \ADDR[15]~I .output_async_reset = "none";
// defparam \ADDR[15]~I .output_power_up = "low";
// defparam \ADDR[15]~I .output_register_mode = "none";
// defparam \ADDR[15]~I .output_sync_reset = "none";
// defparam \ADDR[15]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[15]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[15]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[16]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[16]));
// synopsys translate_off
// defparam \ADDR[16]~I .ddio_mode = "none";
// defparam \ADDR[16]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[16]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[16]~I .dqs_out_mode = "none";
// defparam \ADDR[16]~I .inclk_input = "normal";
// defparam \ADDR[16]~I .input_async_reset = "none";
// defparam \ADDR[16]~I .input_power_up = "low";
// defparam \ADDR[16]~I .input_register_mode = "none";
// defparam \ADDR[16]~I .input_sync_reset = "none";
// defparam \ADDR[16]~I .oe_async_reset = "none";
// defparam \ADDR[16]~I .oe_power_up = "low";
// defparam \ADDR[16]~I .oe_register_mode = "none";
// defparam \ADDR[16]~I .oe_sync_reset = "none";
// defparam \ADDR[16]~I .operation_mode = "input";
// defparam \ADDR[16]~I .output_async_reset = "none";
// defparam \ADDR[16]~I .output_power_up = "low";
// defparam \ADDR[16]~I .output_register_mode = "none";
// defparam \ADDR[16]~I .output_sync_reset = "none";
// defparam \ADDR[16]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[16]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[16]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[17]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[17]));
// synopsys translate_off
// defparam \ADDR[17]~I .ddio_mode = "none";
// defparam \ADDR[17]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[17]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[17]~I .dqs_out_mode = "none";
// defparam \ADDR[17]~I .inclk_input = "normal";
// defparam \ADDR[17]~I .input_async_reset = "none";
// defparam \ADDR[17]~I .input_power_up = "low";
// defparam \ADDR[17]~I .input_register_mode = "none";
// defparam \ADDR[17]~I .input_sync_reset = "none";
// defparam \ADDR[17]~I .oe_async_reset = "none";
// defparam \ADDR[17]~I .oe_power_up = "low";
// defparam \ADDR[17]~I .oe_register_mode = "none";
// defparam \ADDR[17]~I .oe_sync_reset = "none";
// defparam \ADDR[17]~I .operation_mode = "input";
// defparam \ADDR[17]~I .output_async_reset = "none";
// defparam \ADDR[17]~I .output_power_up = "low";
// defparam \ADDR[17]~I .output_register_mode = "none";
// defparam \ADDR[17]~I .output_sync_reset = "none";
// defparam \ADDR[17]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[17]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[17]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[18]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[18]));
// synopsys translate_off
// defparam \ADDR[18]~I .ddio_mode = "none";
// defparam \ADDR[18]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[18]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[18]~I .dqs_out_mode = "none";
// defparam \ADDR[18]~I .inclk_input = "normal";
// defparam \ADDR[18]~I .input_async_reset = "none";
// defparam \ADDR[18]~I .input_power_up = "low";
// defparam \ADDR[18]~I .input_register_mode = "none";
// defparam \ADDR[18]~I .input_sync_reset = "none";
// defparam \ADDR[18]~I .oe_async_reset = "none";
// defparam \ADDR[18]~I .oe_power_up = "low";
// defparam \ADDR[18]~I .oe_register_mode = "none";
// defparam \ADDR[18]~I .oe_sync_reset = "none";
// defparam \ADDR[18]~I .operation_mode = "input";
// defparam \ADDR[18]~I .output_async_reset = "none";
// defparam \ADDR[18]~I .output_power_up = "low";
// defparam \ADDR[18]~I .output_register_mode = "none";
// defparam \ADDR[18]~I .output_sync_reset = "none";
// defparam \ADDR[18]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[18]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[18]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[19]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[19]));
// synopsys translate_off
// defparam \ADDR[19]~I .ddio_mode = "none";
// defparam \ADDR[19]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[19]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[19]~I .dqs_out_mode = "none";
// defparam \ADDR[19]~I .inclk_input = "normal";
// defparam \ADDR[19]~I .input_async_reset = "none";
// defparam \ADDR[19]~I .input_power_up = "low";
// defparam \ADDR[19]~I .input_register_mode = "none";
// defparam \ADDR[19]~I .input_sync_reset = "none";
// defparam \ADDR[19]~I .oe_async_reset = "none";
// defparam \ADDR[19]~I .oe_power_up = "low";
// defparam \ADDR[19]~I .oe_register_mode = "none";
// defparam \ADDR[19]~I .oe_sync_reset = "none";
// defparam \ADDR[19]~I .operation_mode = "input";
// defparam \ADDR[19]~I .output_async_reset = "none";
// defparam \ADDR[19]~I .output_power_up = "low";
// defparam \ADDR[19]~I .output_register_mode = "none";
// defparam \ADDR[19]~I .output_sync_reset = "none";
// defparam \ADDR[19]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[19]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[19]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[20]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[20]));
// synopsys translate_off
// defparam \ADDR[20]~I .ddio_mode = "none";
// defparam \ADDR[20]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[20]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[20]~I .dqs_out_mode = "none";
// defparam \ADDR[20]~I .inclk_input = "normal";
// defparam \ADDR[20]~I .input_async_reset = "none";
// defparam \ADDR[20]~I .input_power_up = "low";
// defparam \ADDR[20]~I .input_register_mode = "none";
// defparam \ADDR[20]~I .input_sync_reset = "none";
// defparam \ADDR[20]~I .oe_async_reset = "none";
// defparam \ADDR[20]~I .oe_power_up = "low";
// defparam \ADDR[20]~I .oe_register_mode = "none";
// defparam \ADDR[20]~I .oe_sync_reset = "none";
// defparam \ADDR[20]~I .operation_mode = "input";
// defparam \ADDR[20]~I .output_async_reset = "none";
// defparam \ADDR[20]~I .output_power_up = "low";
// defparam \ADDR[20]~I .output_register_mode = "none";
// defparam \ADDR[20]~I .output_sync_reset = "none";
// defparam \ADDR[20]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[20]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[20]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[21]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[21]));
// synopsys translate_off
// defparam \ADDR[21]~I .ddio_mode = "none";
// defparam \ADDR[21]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[21]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[21]~I .dqs_out_mode = "none";
// defparam \ADDR[21]~I .inclk_input = "normal";
// defparam \ADDR[21]~I .input_async_reset = "none";
// defparam \ADDR[21]~I .input_power_up = "low";
// defparam \ADDR[21]~I .input_register_mode = "none";
// defparam \ADDR[21]~I .input_sync_reset = "none";
// defparam \ADDR[21]~I .oe_async_reset = "none";
// defparam \ADDR[21]~I .oe_power_up = "low";
// defparam \ADDR[21]~I .oe_register_mode = "none";
// defparam \ADDR[21]~I .oe_sync_reset = "none";
// defparam \ADDR[21]~I .operation_mode = "input";
// defparam \ADDR[21]~I .output_async_reset = "none";
// defparam \ADDR[21]~I .output_power_up = "low";
// defparam \ADDR[21]~I .output_register_mode = "none";
// defparam \ADDR[21]~I .output_sync_reset = "none";
// defparam \ADDR[21]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[21]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[21]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[22]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[22]));
// synopsys translate_off
// defparam \ADDR[22]~I .ddio_mode = "none";
// defparam \ADDR[22]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[22]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[22]~I .dqs_out_mode = "none";
// defparam \ADDR[22]~I .inclk_input = "normal";
// defparam \ADDR[22]~I .input_async_reset = "none";
// defparam \ADDR[22]~I .input_power_up = "low";
// defparam \ADDR[22]~I .input_register_mode = "none";
// defparam \ADDR[22]~I .input_sync_reset = "none";
// defparam \ADDR[22]~I .oe_async_reset = "none";
// defparam \ADDR[22]~I .oe_power_up = "low";
// defparam \ADDR[22]~I .oe_register_mode = "none";
// defparam \ADDR[22]~I .oe_sync_reset = "none";
// defparam \ADDR[22]~I .operation_mode = "input";
// defparam \ADDR[22]~I .output_async_reset = "none";
// defparam \ADDR[22]~I .output_power_up = "low";
// defparam \ADDR[22]~I .output_register_mode = "none";
// defparam \ADDR[22]~I .output_sync_reset = "none";
// defparam \ADDR[22]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[22]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[22]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[23]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[23]));
// synopsys translate_off
// defparam \ADDR[23]~I .ddio_mode = "none";
// defparam \ADDR[23]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[23]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[23]~I .dqs_out_mode = "none";
// defparam \ADDR[23]~I .inclk_input = "normal";
// defparam \ADDR[23]~I .input_async_reset = "none";
// defparam \ADDR[23]~I .input_power_up = "low";
// defparam \ADDR[23]~I .input_register_mode = "none";
// defparam \ADDR[23]~I .input_sync_reset = "none";
// defparam \ADDR[23]~I .oe_async_reset = "none";
// defparam \ADDR[23]~I .oe_power_up = "low";
// defparam \ADDR[23]~I .oe_register_mode = "none";
// defparam \ADDR[23]~I .oe_sync_reset = "none";
// defparam \ADDR[23]~I .operation_mode = "input";
// defparam \ADDR[23]~I .output_async_reset = "none";
// defparam \ADDR[23]~I .output_power_up = "low";
// defparam \ADDR[23]~I .output_register_mode = "none";
// defparam \ADDR[23]~I .output_sync_reset = "none";
// defparam \ADDR[23]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[23]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[23]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[24]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[24]));
// synopsys translate_off
// defparam \ADDR[24]~I .ddio_mode = "none";
// defparam \ADDR[24]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[24]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[24]~I .dqs_out_mode = "none";
// defparam \ADDR[24]~I .inclk_input = "normal";
// defparam \ADDR[24]~I .input_async_reset = "none";
// defparam \ADDR[24]~I .input_power_up = "low";
// defparam \ADDR[24]~I .input_register_mode = "none";
// defparam \ADDR[24]~I .input_sync_reset = "none";
// defparam \ADDR[24]~I .oe_async_reset = "none";
// defparam \ADDR[24]~I .oe_power_up = "low";
// defparam \ADDR[24]~I .oe_register_mode = "none";
// defparam \ADDR[24]~I .oe_sync_reset = "none";
// defparam \ADDR[24]~I .operation_mode = "input";
// defparam \ADDR[24]~I .output_async_reset = "none";
// defparam \ADDR[24]~I .output_power_up = "low";
// defparam \ADDR[24]~I .output_register_mode = "none";
// defparam \ADDR[24]~I .output_sync_reset = "none";
// defparam \ADDR[24]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[24]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[24]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[25]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[25]));
// synopsys translate_off
// defparam \ADDR[25]~I .ddio_mode = "none";
// defparam \ADDR[25]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[25]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[25]~I .dqs_out_mode = "none";
// defparam \ADDR[25]~I .inclk_input = "normal";
// defparam \ADDR[25]~I .input_async_reset = "none";
// defparam \ADDR[25]~I .input_power_up = "low";
// defparam \ADDR[25]~I .input_register_mode = "none";
// defparam \ADDR[25]~I .input_sync_reset = "none";
// defparam \ADDR[25]~I .oe_async_reset = "none";
// defparam \ADDR[25]~I .oe_power_up = "low";
// defparam \ADDR[25]~I .oe_register_mode = "none";
// defparam \ADDR[25]~I .oe_sync_reset = "none";
// defparam \ADDR[25]~I .operation_mode = "input";
// defparam \ADDR[25]~I .output_async_reset = "none";
// defparam \ADDR[25]~I .output_power_up = "low";
// defparam \ADDR[25]~I .output_register_mode = "none";
// defparam \ADDR[25]~I .output_sync_reset = "none";
// defparam \ADDR[25]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[25]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[25]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[26]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[26]));
// synopsys translate_off
// defparam \ADDR[26]~I .ddio_mode = "none";
// defparam \ADDR[26]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[26]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[26]~I .dqs_out_mode = "none";
// defparam \ADDR[26]~I .inclk_input = "normal";
// defparam \ADDR[26]~I .input_async_reset = "none";
// defparam \ADDR[26]~I .input_power_up = "low";
// defparam \ADDR[26]~I .input_register_mode = "none";
// defparam \ADDR[26]~I .input_sync_reset = "none";
// defparam \ADDR[26]~I .oe_async_reset = "none";
// defparam \ADDR[26]~I .oe_power_up = "low";
// defparam \ADDR[26]~I .oe_register_mode = "none";
// defparam \ADDR[26]~I .oe_sync_reset = "none";
// defparam \ADDR[26]~I .operation_mode = "input";
// defparam \ADDR[26]~I .output_async_reset = "none";
// defparam \ADDR[26]~I .output_power_up = "low";
// defparam \ADDR[26]~I .output_register_mode = "none";
// defparam \ADDR[26]~I .output_sync_reset = "none";
// defparam \ADDR[26]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[26]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[26]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[27]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[27]));
// synopsys translate_off
// defparam \ADDR[27]~I .ddio_mode = "none";
// defparam \ADDR[27]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[27]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[27]~I .dqs_out_mode = "none";
// defparam \ADDR[27]~I .inclk_input = "normal";
// defparam \ADDR[27]~I .input_async_reset = "none";
// defparam \ADDR[27]~I .input_power_up = "low";
// defparam \ADDR[27]~I .input_register_mode = "none";
// defparam \ADDR[27]~I .input_sync_reset = "none";
// defparam \ADDR[27]~I .oe_async_reset = "none";
// defparam \ADDR[27]~I .oe_power_up = "low";
// defparam \ADDR[27]~I .oe_register_mode = "none";
// defparam \ADDR[27]~I .oe_sync_reset = "none";
// defparam \ADDR[27]~I .operation_mode = "input";
// defparam \ADDR[27]~I .output_async_reset = "none";
// defparam \ADDR[27]~I .output_power_up = "low";
// defparam \ADDR[27]~I .output_register_mode = "none";
// defparam \ADDR[27]~I .output_sync_reset = "none";
// defparam \ADDR[27]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[27]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[27]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[28]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[28]));
// synopsys translate_off
// defparam \ADDR[28]~I .ddio_mode = "none";
// defparam \ADDR[28]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[28]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[28]~I .dqs_out_mode = "none";
// defparam \ADDR[28]~I .inclk_input = "normal";
// defparam \ADDR[28]~I .input_async_reset = "none";
// defparam \ADDR[28]~I .input_power_up = "low";
// defparam \ADDR[28]~I .input_register_mode = "none";
// defparam \ADDR[28]~I .input_sync_reset = "none";
// defparam \ADDR[28]~I .oe_async_reset = "none";
// defparam \ADDR[28]~I .oe_power_up = "low";
// defparam \ADDR[28]~I .oe_register_mode = "none";
// defparam \ADDR[28]~I .oe_sync_reset = "none";
// defparam \ADDR[28]~I .operation_mode = "input";
// defparam \ADDR[28]~I .output_async_reset = "none";
// defparam \ADDR[28]~I .output_power_up = "low";
// defparam \ADDR[28]~I .output_register_mode = "none";
// defparam \ADDR[28]~I .output_sync_reset = "none";
// defparam \ADDR[28]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[28]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[28]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[29]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[29]));
// synopsys translate_off
// defparam \ADDR[29]~I .ddio_mode = "none";
// defparam \ADDR[29]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[29]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[29]~I .dqs_out_mode = "none";
// defparam \ADDR[29]~I .inclk_input = "normal";
// defparam \ADDR[29]~I .input_async_reset = "none";
// defparam \ADDR[29]~I .input_power_up = "low";
// defparam \ADDR[29]~I .input_register_mode = "none";
// defparam \ADDR[29]~I .input_sync_reset = "none";
// defparam \ADDR[29]~I .oe_async_reset = "none";
// defparam \ADDR[29]~I .oe_power_up = "low";
// defparam \ADDR[29]~I .oe_register_mode = "none";
// defparam \ADDR[29]~I .oe_sync_reset = "none";
// defparam \ADDR[29]~I .operation_mode = "input";
// defparam \ADDR[29]~I .output_async_reset = "none";
// defparam \ADDR[29]~I .output_power_up = "low";
// defparam \ADDR[29]~I .output_register_mode = "none";
// defparam \ADDR[29]~I .output_sync_reset = "none";
// defparam \ADDR[29]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[29]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[29]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[30]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[30]));
// synopsys translate_off
// defparam \ADDR[30]~I .ddio_mode = "none";
// defparam \ADDR[30]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[30]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[30]~I .dqs_out_mode = "none";
// defparam \ADDR[30]~I .inclk_input = "normal";
// defparam \ADDR[30]~I .input_async_reset = "none";
// defparam \ADDR[30]~I .input_power_up = "low";
// defparam \ADDR[30]~I .input_register_mode = "none";
// defparam \ADDR[30]~I .input_sync_reset = "none";
// defparam \ADDR[30]~I .oe_async_reset = "none";
// defparam \ADDR[30]~I .oe_power_up = "low";
// defparam \ADDR[30]~I .oe_register_mode = "none";
// defparam \ADDR[30]~I .oe_sync_reset = "none";
// defparam \ADDR[30]~I .operation_mode = "input";
// defparam \ADDR[30]~I .output_async_reset = "none";
// defparam \ADDR[30]~I .output_power_up = "low";
// defparam \ADDR[30]~I .output_register_mode = "none";
// defparam \ADDR[30]~I .output_sync_reset = "none";
// defparam \ADDR[30]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[30]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[30]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
stratixii_io \ADDR[31]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000001),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(ADDR[31]));
// synopsys translate_off
// defparam \ADDR[31]~I .ddio_mode = "none";
// defparam \ADDR[31]~I .ddioinclk_input = "negated_inclk";
// defparam \ADDR[31]~I .dqs_delay_buffer_mode = "none";
// defparam \ADDR[31]~I .dqs_out_mode = "none";
// defparam \ADDR[31]~I .inclk_input = "normal";
// defparam \ADDR[31]~I .input_async_reset = "none";
// defparam \ADDR[31]~I .input_power_up = "low";
// defparam \ADDR[31]~I .input_register_mode = "none";
// defparam \ADDR[31]~I .input_sync_reset = "none";
// defparam \ADDR[31]~I .oe_async_reset = "none";
// defparam \ADDR[31]~I .oe_power_up = "low";
// defparam \ADDR[31]~I .oe_register_mode = "none";
// defparam \ADDR[31]~I .oe_sync_reset = "none";
// defparam \ADDR[31]~I .operation_mode = "input";
// defparam \ADDR[31]~I .output_async_reset = "none";
// defparam \ADDR[31]~I .output_power_up = "low";
// defparam \ADDR[31]~I .output_register_mode = "none";
// defparam \ADDR[31]~I .output_sync_reset = "none";
// defparam \ADDR[31]~I .sim_dqs_delay_increment = 0;
// defparam \ADDR[31]~I .sim_dqs_intrinsic_delay = 0;
// defparam \ADDR[31]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[0]~I (
	.datain(vcc),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[0]));
// synopsys translate_off
// defparam \INSTR[0]~I .ddio_mode = "none";
// defparam \INSTR[0]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[0]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[0]~I .dqs_out_mode = "none";
// defparam \INSTR[0]~I .inclk_input = "normal";
// defparam \INSTR[0]~I .input_async_reset = "none";
// defparam \INSTR[0]~I .input_power_up = "low";
// defparam \INSTR[0]~I .input_register_mode = "none";
// defparam \INSTR[0]~I .input_sync_reset = "none";
// defparam \INSTR[0]~I .oe_async_reset = "none";
// defparam \INSTR[0]~I .oe_power_up = "low";
// defparam \INSTR[0]~I .oe_register_mode = "none";
// defparam \INSTR[0]~I .oe_sync_reset = "none";
// defparam \INSTR[0]~I .operation_mode = "output";
// defparam \INSTR[0]~I .output_async_reset = "none";
// defparam \INSTR[0]~I .output_power_up = "low";
// defparam \INSTR[0]~I .output_register_mode = "none";
// defparam \INSTR[0]~I .output_sync_reset = "none";
// defparam \INSTR[0]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[0]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[0]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \INSTR[1]~I (
	.datain(vcc),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[1]));
// synopsys translate_off
// defparam \INSTR[1]~I .ddio_mode = "none";
// defparam \INSTR[1]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[1]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[1]~I .dqs_out_mode = "none";
// defparam \INSTR[1]~I .inclk_input = "normal";
// defparam \INSTR[1]~I .input_async_reset = "none";
// defparam \INSTR[1]~I .input_power_up = "low";
// defparam \INSTR[1]~I .input_register_mode = "none";
// defparam \INSTR[1]~I .input_sync_reset = "none";
// defparam \INSTR[1]~I .oe_async_reset = "none";
// defparam \INSTR[1]~I .oe_power_up = "low";
// defparam \INSTR[1]~I .oe_register_mode = "none";
// defparam \INSTR[1]~I .oe_sync_reset = "none";
// defparam \INSTR[1]~I .operation_mode = "output";
// defparam \INSTR[1]~I .output_async_reset = "none";
// defparam \INSTR[1]~I .output_power_up = "low";
// defparam \INSTR[1]~I .output_register_mode = "none";
// defparam \INSTR[1]~I .output_sync_reset = "none";
// defparam \INSTR[1]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[1]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[1]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[2]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[2]));
// synopsys translate_off
// defparam \INSTR[2]~I .ddio_mode = "none";
// defparam \INSTR[2]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[2]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[2]~I .dqs_out_mode = "none";
// defparam \INSTR[2]~I .inclk_input = "normal";
// defparam \INSTR[2]~I .input_async_reset = "none";
// defparam \INSTR[2]~I .input_power_up = "low";
// defparam \INSTR[2]~I .input_register_mode = "none";
// defparam \INSTR[2]~I .input_sync_reset = "none";
// defparam \INSTR[2]~I .oe_async_reset = "none";
// defparam \INSTR[2]~I .oe_power_up = "low";
// defparam \INSTR[2]~I .oe_register_mode = "none";
// defparam \INSTR[2]~I .oe_sync_reset = "none";
// defparam \INSTR[2]~I .operation_mode = "output";
// defparam \INSTR[2]~I .output_async_reset = "none";
// defparam \INSTR[2]~I .output_power_up = "low";
// defparam \INSTR[2]~I .output_register_mode = "none";
// defparam \INSTR[2]~I .output_sync_reset = "none";
// defparam \INSTR[2]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[2]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[2]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \INSTR[3]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[3]));
// synopsys translate_off
// defparam \INSTR[3]~I .ddio_mode = "none";
// defparam \INSTR[3]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[3]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[3]~I .dqs_out_mode = "none";
// defparam \INSTR[3]~I .inclk_input = "normal";
// defparam \INSTR[3]~I .input_async_reset = "none";
// defparam \INSTR[3]~I .input_power_up = "low";
// defparam \INSTR[3]~I .input_register_mode = "none";
// defparam \INSTR[3]~I .input_sync_reset = "none";
// defparam \INSTR[3]~I .oe_async_reset = "none";
// defparam \INSTR[3]~I .oe_power_up = "low";
// defparam \INSTR[3]~I .oe_register_mode = "none";
// defparam \INSTR[3]~I .oe_sync_reset = "none";
// defparam \INSTR[3]~I .operation_mode = "output";
// defparam \INSTR[3]~I .output_async_reset = "none";
// defparam \INSTR[3]~I .output_power_up = "low";
// defparam \INSTR[3]~I .output_register_mode = "none";
// defparam \INSTR[3]~I .output_sync_reset = "none";
// defparam \INSTR[3]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[3]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[3]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \INSTR[4]~I (
	.datain(\ALT_INV_INSTR[4]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[4]));
// synopsys translate_off
// defparam \INSTR[4]~I .ddio_mode = "none";
// defparam \INSTR[4]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[4]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[4]~I .dqs_out_mode = "none";
// defparam \INSTR[4]~I .inclk_input = "normal";
// defparam \INSTR[4]~I .input_async_reset = "none";
// defparam \INSTR[4]~I .input_power_up = "low";
// defparam \INSTR[4]~I .input_register_mode = "none";
// defparam \INSTR[4]~I .input_sync_reset = "none";
// defparam \INSTR[4]~I .oe_async_reset = "none";
// defparam \INSTR[4]~I .oe_power_up = "low";
// defparam \INSTR[4]~I .oe_register_mode = "none";
// defparam \INSTR[4]~I .oe_sync_reset = "none";
// defparam \INSTR[4]~I .operation_mode = "output";
// defparam \INSTR[4]~I .output_async_reset = "none";
// defparam \INSTR[4]~I .output_power_up = "low";
// defparam \INSTR[4]~I .output_register_mode = "none";
// defparam \INSTR[4]~I .output_sync_reset = "none";
// defparam \INSTR[4]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[4]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[4]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \INSTR[5]~I (
	.datain(\INSTR[5]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[5]));
// synopsys translate_off
// defparam \INSTR[5]~I .ddio_mode = "none";
// defparam \INSTR[5]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[5]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[5]~I .dqs_out_mode = "none";
// defparam \INSTR[5]~I .inclk_input = "normal";
// defparam \INSTR[5]~I .input_async_reset = "none";
// defparam \INSTR[5]~I .input_power_up = "low";
// defparam \INSTR[5]~I .input_register_mode = "none";
// defparam \INSTR[5]~I .input_sync_reset = "none";
// defparam \INSTR[5]~I .oe_async_reset = "none";
// defparam \INSTR[5]~I .oe_power_up = "low";
// defparam \INSTR[5]~I .oe_register_mode = "none";
// defparam \INSTR[5]~I .oe_sync_reset = "none";
// defparam \INSTR[5]~I .operation_mode = "output";
// defparam \INSTR[5]~I .output_async_reset = "none";
// defparam \INSTR[5]~I .output_power_up = "low";
// defparam \INSTR[5]~I .output_register_mode = "none";
// defparam \INSTR[5]~I .output_sync_reset = "none";
// defparam \INSTR[5]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[5]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[5]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[6]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[6]));
// synopsys translate_off
// defparam \INSTR[6]~I .ddio_mode = "none";
// defparam \INSTR[6]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[6]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[6]~I .dqs_out_mode = "none";
// defparam \INSTR[6]~I .inclk_input = "normal";
// defparam \INSTR[6]~I .input_async_reset = "none";
// defparam \INSTR[6]~I .input_power_up = "low";
// defparam \INSTR[6]~I .input_register_mode = "none";
// defparam \INSTR[6]~I .input_sync_reset = "none";
// defparam \INSTR[6]~I .oe_async_reset = "none";
// defparam \INSTR[6]~I .oe_power_up = "low";
// defparam \INSTR[6]~I .oe_register_mode = "none";
// defparam \INSTR[6]~I .oe_sync_reset = "none";
// defparam \INSTR[6]~I .operation_mode = "output";
// defparam \INSTR[6]~I .output_async_reset = "none";
// defparam \INSTR[6]~I .output_power_up = "low";
// defparam \INSTR[6]~I .output_register_mode = "none";
// defparam \INSTR[6]~I .output_sync_reset = "none";
// defparam \INSTR[6]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[6]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[6]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[7]~I (
	.datain(\INSTR[7]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[7]));
// synopsys translate_off
// defparam \INSTR[7]~I .ddio_mode = "none";
// defparam \INSTR[7]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[7]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[7]~I .dqs_out_mode = "none";
// defparam \INSTR[7]~I .inclk_input = "normal";
// defparam \INSTR[7]~I .input_async_reset = "none";
// defparam \INSTR[7]~I .input_power_up = "low";
// defparam \INSTR[7]~I .input_register_mode = "none";
// defparam \INSTR[7]~I .input_sync_reset = "none";
// defparam \INSTR[7]~I .oe_async_reset = "none";
// defparam \INSTR[7]~I .oe_power_up = "low";
// defparam \INSTR[7]~I .oe_register_mode = "none";
// defparam \INSTR[7]~I .oe_sync_reset = "none";
// defparam \INSTR[7]~I .operation_mode = "output";
// defparam \INSTR[7]~I .output_async_reset = "none";
// defparam \INSTR[7]~I .output_power_up = "low";
// defparam \INSTR[7]~I .output_register_mode = "none";
// defparam \INSTR[7]~I .output_sync_reset = "none";
// defparam \INSTR[7]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[7]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[7]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[8]~I (
	.datain(\INSTR[8]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[8]));
// synopsys translate_off
// defparam \INSTR[8]~I .ddio_mode = "none";
// defparam \INSTR[8]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[8]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[8]~I .dqs_out_mode = "none";
// defparam \INSTR[8]~I .inclk_input = "normal";
// defparam \INSTR[8]~I .input_async_reset = "none";
// defparam \INSTR[8]~I .input_power_up = "low";
// defparam \INSTR[8]~I .input_register_mode = "none";
// defparam \INSTR[8]~I .input_sync_reset = "none";
// defparam \INSTR[8]~I .oe_async_reset = "none";
// defparam \INSTR[8]~I .oe_power_up = "low";
// defparam \INSTR[8]~I .oe_register_mode = "none";
// defparam \INSTR[8]~I .oe_sync_reset = "none";
// defparam \INSTR[8]~I .operation_mode = "output";
// defparam \INSTR[8]~I .output_async_reset = "none";
// defparam \INSTR[8]~I .output_power_up = "low";
// defparam \INSTR[8]~I .output_register_mode = "none";
// defparam \INSTR[8]~I .output_sync_reset = "none";
// defparam \INSTR[8]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[8]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[8]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[9]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[9]));
// synopsys translate_off
// defparam \INSTR[9]~I .ddio_mode = "none";
// defparam \INSTR[9]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[9]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[9]~I .dqs_out_mode = "none";
// defparam \INSTR[9]~I .inclk_input = "normal";
// defparam \INSTR[9]~I .input_async_reset = "none";
// defparam \INSTR[9]~I .input_power_up = "low";
// defparam \INSTR[9]~I .input_register_mode = "none";
// defparam \INSTR[9]~I .input_sync_reset = "none";
// defparam \INSTR[9]~I .oe_async_reset = "none";
// defparam \INSTR[9]~I .oe_power_up = "low";
// defparam \INSTR[9]~I .oe_register_mode = "none";
// defparam \INSTR[9]~I .oe_sync_reset = "none";
// defparam \INSTR[9]~I .operation_mode = "output";
// defparam \INSTR[9]~I .output_async_reset = "none";
// defparam \INSTR[9]~I .output_power_up = "low";
// defparam \INSTR[9]~I .output_register_mode = "none";
// defparam \INSTR[9]~I .output_sync_reset = "none";
// defparam \INSTR[9]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[9]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[9]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \INSTR[10]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[10]));
// synopsys translate_off
// defparam \INSTR[10]~I .ddio_mode = "none";
// defparam \INSTR[10]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[10]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[10]~I .dqs_out_mode = "none";
// defparam \INSTR[10]~I .inclk_input = "normal";
// defparam \INSTR[10]~I .input_async_reset = "none";
// defparam \INSTR[10]~I .input_power_up = "low";
// defparam \INSTR[10]~I .input_register_mode = "none";
// defparam \INSTR[10]~I .input_sync_reset = "none";
// defparam \INSTR[10]~I .oe_async_reset = "none";
// defparam \INSTR[10]~I .oe_power_up = "low";
// defparam \INSTR[10]~I .oe_register_mode = "none";
// defparam \INSTR[10]~I .oe_sync_reset = "none";
// defparam \INSTR[10]~I .operation_mode = "output";
// defparam \INSTR[10]~I .output_async_reset = "none";
// defparam \INSTR[10]~I .output_power_up = "low";
// defparam \INSTR[10]~I .output_register_mode = "none";
// defparam \INSTR[10]~I .output_sync_reset = "none";
// defparam \INSTR[10]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[10]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[10]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[11]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[11]));
// synopsys translate_off
// defparam \INSTR[11]~I .ddio_mode = "none";
// defparam \INSTR[11]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[11]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[11]~I .dqs_out_mode = "none";
// defparam \INSTR[11]~I .inclk_input = "normal";
// defparam \INSTR[11]~I .input_async_reset = "none";
// defparam \INSTR[11]~I .input_power_up = "low";
// defparam \INSTR[11]~I .input_register_mode = "none";
// defparam \INSTR[11]~I .input_sync_reset = "none";
// defparam \INSTR[11]~I .oe_async_reset = "none";
// defparam \INSTR[11]~I .oe_power_up = "low";
// defparam \INSTR[11]~I .oe_register_mode = "none";
// defparam \INSTR[11]~I .oe_sync_reset = "none";
// defparam \INSTR[11]~I .operation_mode = "output";
// defparam \INSTR[11]~I .output_async_reset = "none";
// defparam \INSTR[11]~I .output_power_up = "low";
// defparam \INSTR[11]~I .output_register_mode = "none";
// defparam \INSTR[11]~I .output_sync_reset = "none";
// defparam \INSTR[11]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[11]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[11]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[12]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[12]));
// synopsys translate_off
// defparam \INSTR[12]~I .ddio_mode = "none";
// defparam \INSTR[12]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[12]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[12]~I .dqs_out_mode = "none";
// defparam \INSTR[12]~I .inclk_input = "normal";
// defparam \INSTR[12]~I .input_async_reset = "none";
// defparam \INSTR[12]~I .input_power_up = "low";
// defparam \INSTR[12]~I .input_register_mode = "none";
// defparam \INSTR[12]~I .input_sync_reset = "none";
// defparam \INSTR[12]~I .oe_async_reset = "none";
// defparam \INSTR[12]~I .oe_power_up = "low";
// defparam \INSTR[12]~I .oe_register_mode = "none";
// defparam \INSTR[12]~I .oe_sync_reset = "none";
// defparam \INSTR[12]~I .operation_mode = "output";
// defparam \INSTR[12]~I .output_async_reset = "none";
// defparam \INSTR[12]~I .output_power_up = "low";
// defparam \INSTR[12]~I .output_register_mode = "none";
// defparam \INSTR[12]~I .output_sync_reset = "none";
// defparam \INSTR[12]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[12]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[12]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[13]~I (
	.datain(\INSTR[13]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[13]));
// synopsys translate_off
// defparam \INSTR[13]~I .ddio_mode = "none";
// defparam \INSTR[13]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[13]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[13]~I .dqs_out_mode = "none";
// defparam \INSTR[13]~I .inclk_input = "normal";
// defparam \INSTR[13]~I .input_async_reset = "none";
// defparam \INSTR[13]~I .input_power_up = "low";
// defparam \INSTR[13]~I .input_register_mode = "none";
// defparam \INSTR[13]~I .input_sync_reset = "none";
// defparam \INSTR[13]~I .oe_async_reset = "none";
// defparam \INSTR[13]~I .oe_power_up = "low";
// defparam \INSTR[13]~I .oe_register_mode = "none";
// defparam \INSTR[13]~I .oe_sync_reset = "none";
// defparam \INSTR[13]~I .operation_mode = "output";
// defparam \INSTR[13]~I .output_async_reset = "none";
// defparam \INSTR[13]~I .output_power_up = "low";
// defparam \INSTR[13]~I .output_register_mode = "none";
// defparam \INSTR[13]~I .output_sync_reset = "none";
// defparam \INSTR[13]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[13]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[13]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \INSTR[14]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[14]));
// synopsys translate_off
// defparam \INSTR[14]~I .ddio_mode = "none";
// defparam \INSTR[14]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[14]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[14]~I .dqs_out_mode = "none";
// defparam \INSTR[14]~I .inclk_input = "normal";
// defparam \INSTR[14]~I .input_async_reset = "none";
// defparam \INSTR[14]~I .input_power_up = "low";
// defparam \INSTR[14]~I .input_register_mode = "none";
// defparam \INSTR[14]~I .input_sync_reset = "none";
// defparam \INSTR[14]~I .oe_async_reset = "none";
// defparam \INSTR[14]~I .oe_power_up = "low";
// defparam \INSTR[14]~I .oe_register_mode = "none";
// defparam \INSTR[14]~I .oe_sync_reset = "none";
// defparam \INSTR[14]~I .operation_mode = "output";
// defparam \INSTR[14]~I .output_async_reset = "none";
// defparam \INSTR[14]~I .output_power_up = "low";
// defparam \INSTR[14]~I .output_register_mode = "none";
// defparam \INSTR[14]~I .output_sync_reset = "none";
// defparam \INSTR[14]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[14]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[14]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \INSTR[15]~I (
	.datain(\INSTR[15]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[15]));
// synopsys translate_off
// defparam \INSTR[15]~I .ddio_mode = "none";
// defparam \INSTR[15]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[15]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[15]~I .dqs_out_mode = "none";
// defparam \INSTR[15]~I .inclk_input = "normal";
// defparam \INSTR[15]~I .input_async_reset = "none";
// defparam \INSTR[15]~I .input_power_up = "low";
// defparam \INSTR[15]~I .input_register_mode = "none";
// defparam \INSTR[15]~I .input_sync_reset = "none";
// defparam \INSTR[15]~I .oe_async_reset = "none";
// defparam \INSTR[15]~I .oe_power_up = "low";
// defparam \INSTR[15]~I .oe_register_mode = "none";
// defparam \INSTR[15]~I .oe_sync_reset = "none";
// defparam \INSTR[15]~I .operation_mode = "output";
// defparam \INSTR[15]~I .output_async_reset = "none";
// defparam \INSTR[15]~I .output_power_up = "low";
// defparam \INSTR[15]~I .output_register_mode = "none";
// defparam \INSTR[15]~I .output_sync_reset = "none";
// defparam \INSTR[15]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[15]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[15]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[16]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[16]));
// synopsys translate_off
// defparam \INSTR[16]~I .ddio_mode = "none";
// defparam \INSTR[16]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[16]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[16]~I .dqs_out_mode = "none";
// defparam \INSTR[16]~I .inclk_input = "normal";
// defparam \INSTR[16]~I .input_async_reset = "none";
// defparam \INSTR[16]~I .input_power_up = "low";
// defparam \INSTR[16]~I .input_register_mode = "none";
// defparam \INSTR[16]~I .input_sync_reset = "none";
// defparam \INSTR[16]~I .oe_async_reset = "none";
// defparam \INSTR[16]~I .oe_power_up = "low";
// defparam \INSTR[16]~I .oe_register_mode = "none";
// defparam \INSTR[16]~I .oe_sync_reset = "none";
// defparam \INSTR[16]~I .operation_mode = "output";
// defparam \INSTR[16]~I .output_async_reset = "none";
// defparam \INSTR[16]~I .output_power_up = "low";
// defparam \INSTR[16]~I .output_register_mode = "none";
// defparam \INSTR[16]~I .output_sync_reset = "none";
// defparam \INSTR[16]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[16]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[16]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[17]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[17]));
// synopsys translate_off
// defparam \INSTR[17]~I .ddio_mode = "none";
// defparam \INSTR[17]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[17]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[17]~I .dqs_out_mode = "none";
// defparam \INSTR[17]~I .inclk_input = "normal";
// defparam \INSTR[17]~I .input_async_reset = "none";
// defparam \INSTR[17]~I .input_power_up = "low";
// defparam \INSTR[17]~I .input_register_mode = "none";
// defparam \INSTR[17]~I .input_sync_reset = "none";
// defparam \INSTR[17]~I .oe_async_reset = "none";
// defparam \INSTR[17]~I .oe_power_up = "low";
// defparam \INSTR[17]~I .oe_register_mode = "none";
// defparam \INSTR[17]~I .oe_sync_reset = "none";
// defparam \INSTR[17]~I .operation_mode = "output";
// defparam \INSTR[17]~I .output_async_reset = "none";
// defparam \INSTR[17]~I .output_power_up = "low";
// defparam \INSTR[17]~I .output_register_mode = "none";
// defparam \INSTR[17]~I .output_sync_reset = "none";
// defparam \INSTR[17]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[17]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[17]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[18]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[18]));
// synopsys translate_off
// defparam \INSTR[18]~I .ddio_mode = "none";
// defparam \INSTR[18]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[18]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[18]~I .dqs_out_mode = "none";
// defparam \INSTR[18]~I .inclk_input = "normal";
// defparam \INSTR[18]~I .input_async_reset = "none";
// defparam \INSTR[18]~I .input_power_up = "low";
// defparam \INSTR[18]~I .input_register_mode = "none";
// defparam \INSTR[18]~I .input_sync_reset = "none";
// defparam \INSTR[18]~I .oe_async_reset = "none";
// defparam \INSTR[18]~I .oe_power_up = "low";
// defparam \INSTR[18]~I .oe_register_mode = "none";
// defparam \INSTR[18]~I .oe_sync_reset = "none";
// defparam \INSTR[18]~I .operation_mode = "output";
// defparam \INSTR[18]~I .output_async_reset = "none";
// defparam \INSTR[18]~I .output_power_up = "low";
// defparam \INSTR[18]~I .output_register_mode = "none";
// defparam \INSTR[18]~I .output_sync_reset = "none";
// defparam \INSTR[18]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[18]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[18]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \INSTR[19]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[19]));
// synopsys translate_off
// defparam \INSTR[19]~I .ddio_mode = "none";
// defparam \INSTR[19]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[19]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[19]~I .dqs_out_mode = "none";
// defparam \INSTR[19]~I .inclk_input = "normal";
// defparam \INSTR[19]~I .input_async_reset = "none";
// defparam \INSTR[19]~I .input_power_up = "low";
// defparam \INSTR[19]~I .input_register_mode = "none";
// defparam \INSTR[19]~I .input_sync_reset = "none";
// defparam \INSTR[19]~I .oe_async_reset = "none";
// defparam \INSTR[19]~I .oe_power_up = "low";
// defparam \INSTR[19]~I .oe_register_mode = "none";
// defparam \INSTR[19]~I .oe_sync_reset = "none";
// defparam \INSTR[19]~I .operation_mode = "output";
// defparam \INSTR[19]~I .output_async_reset = "none";
// defparam \INSTR[19]~I .output_power_up = "low";
// defparam \INSTR[19]~I .output_register_mode = "none";
// defparam \INSTR[19]~I .output_sync_reset = "none";
// defparam \INSTR[19]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[19]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[19]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[20]~I (
	.datain(\INSTR[20]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[20]));
// synopsys translate_off
// defparam \INSTR[20]~I .ddio_mode = "none";
// defparam \INSTR[20]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[20]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[20]~I .dqs_out_mode = "none";
// defparam \INSTR[20]~I .inclk_input = "normal";
// defparam \INSTR[20]~I .input_async_reset = "none";
// defparam \INSTR[20]~I .input_power_up = "low";
// defparam \INSTR[20]~I .input_register_mode = "none";
// defparam \INSTR[20]~I .input_sync_reset = "none";
// defparam \INSTR[20]~I .oe_async_reset = "none";
// defparam \INSTR[20]~I .oe_power_up = "low";
// defparam \INSTR[20]~I .oe_register_mode = "none";
// defparam \INSTR[20]~I .oe_sync_reset = "none";
// defparam \INSTR[20]~I .operation_mode = "output";
// defparam \INSTR[20]~I .output_async_reset = "none";
// defparam \INSTR[20]~I .output_power_up = "low";
// defparam \INSTR[20]~I .output_register_mode = "none";
// defparam \INSTR[20]~I .output_sync_reset = "none";
// defparam \INSTR[20]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[20]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[20]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[21]~I (
	.datain(\INSTR[21]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[21]));
// synopsys translate_off
// defparam \INSTR[21]~I .ddio_mode = "none";
// defparam \INSTR[21]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[21]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[21]~I .dqs_out_mode = "none";
// defparam \INSTR[21]~I .inclk_input = "normal";
// defparam \INSTR[21]~I .input_async_reset = "none";
// defparam \INSTR[21]~I .input_power_up = "low";
// defparam \INSTR[21]~I .input_register_mode = "none";
// defparam \INSTR[21]~I .input_sync_reset = "none";
// defparam \INSTR[21]~I .oe_async_reset = "none";
// defparam \INSTR[21]~I .oe_power_up = "low";
// defparam \INSTR[21]~I .oe_register_mode = "none";
// defparam \INSTR[21]~I .oe_sync_reset = "none";
// defparam \INSTR[21]~I .operation_mode = "output";
// defparam \INSTR[21]~I .output_async_reset = "none";
// defparam \INSTR[21]~I .output_power_up = "low";
// defparam \INSTR[21]~I .output_register_mode = "none";
// defparam \INSTR[21]~I .output_sync_reset = "none";
// defparam \INSTR[21]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[21]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[21]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \INSTR[22]~I (
	.datain(\INSTR[22]~reg0_regout ),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[22]));
// synopsys translate_off
// defparam \INSTR[22]~I .ddio_mode = "none";
// defparam \INSTR[22]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[22]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[22]~I .dqs_out_mode = "none";
// defparam \INSTR[22]~I .inclk_input = "normal";
// defparam \INSTR[22]~I .input_async_reset = "none";
// defparam \INSTR[22]~I .input_power_up = "low";
// defparam \INSTR[22]~I .input_register_mode = "none";
// defparam \INSTR[22]~I .input_sync_reset = "none";
// defparam \INSTR[22]~I .oe_async_reset = "none";
// defparam \INSTR[22]~I .oe_power_up = "low";
// defparam \INSTR[22]~I .oe_register_mode = "none";
// defparam \INSTR[22]~I .oe_sync_reset = "none";
// defparam \INSTR[22]~I .operation_mode = "output";
// defparam \INSTR[22]~I .output_async_reset = "none";
// defparam \INSTR[22]~I .output_power_up = "low";
// defparam \INSTR[22]~I .output_register_mode = "none";
// defparam \INSTR[22]~I .output_sync_reset = "none";
// defparam \INSTR[22]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[22]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[22]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \INSTR[23]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[23]));
// synopsys translate_off
// defparam \INSTR[23]~I .ddio_mode = "none";
// defparam \INSTR[23]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[23]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[23]~I .dqs_out_mode = "none";
// defparam \INSTR[23]~I .inclk_input = "normal";
// defparam \INSTR[23]~I .input_async_reset = "none";
// defparam \INSTR[23]~I .input_power_up = "low";
// defparam \INSTR[23]~I .input_register_mode = "none";
// defparam \INSTR[23]~I .input_sync_reset = "none";
// defparam \INSTR[23]~I .oe_async_reset = "none";
// defparam \INSTR[23]~I .oe_power_up = "low";
// defparam \INSTR[23]~I .oe_register_mode = "none";
// defparam \INSTR[23]~I .oe_sync_reset = "none";
// defparam \INSTR[23]~I .operation_mode = "output";
// defparam \INSTR[23]~I .output_async_reset = "none";
// defparam \INSTR[23]~I .output_power_up = "low";
// defparam \INSTR[23]~I .output_register_mode = "none";
// defparam \INSTR[23]~I .output_sync_reset = "none";
// defparam \INSTR[23]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[23]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[23]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[24]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[24]));
// synopsys translate_off
// defparam \INSTR[24]~I .ddio_mode = "none";
// defparam \INSTR[24]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[24]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[24]~I .dqs_out_mode = "none";
// defparam \INSTR[24]~I .inclk_input = "normal";
// defparam \INSTR[24]~I .input_async_reset = "none";
// defparam \INSTR[24]~I .input_power_up = "low";
// defparam \INSTR[24]~I .input_register_mode = "none";
// defparam \INSTR[24]~I .input_sync_reset = "none";
// defparam \INSTR[24]~I .oe_async_reset = "none";
// defparam \INSTR[24]~I .oe_power_up = "low";
// defparam \INSTR[24]~I .oe_register_mode = "none";
// defparam \INSTR[24]~I .oe_sync_reset = "none";
// defparam \INSTR[24]~I .operation_mode = "output";
// defparam \INSTR[24]~I .output_async_reset = "none";
// defparam \INSTR[24]~I .output_power_up = "low";
// defparam \INSTR[24]~I .output_register_mode = "none";
// defparam \INSTR[24]~I .output_sync_reset = "none";
// defparam \INSTR[24]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[24]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[24]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[25]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[25]));
// synopsys translate_off
// defparam \INSTR[25]~I .ddio_mode = "none";
// defparam \INSTR[25]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[25]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[25]~I .dqs_out_mode = "none";
// defparam \INSTR[25]~I .inclk_input = "normal";
// defparam \INSTR[25]~I .input_async_reset = "none";
// defparam \INSTR[25]~I .input_power_up = "low";
// defparam \INSTR[25]~I .input_register_mode = "none";
// defparam \INSTR[25]~I .input_sync_reset = "none";
// defparam \INSTR[25]~I .oe_async_reset = "none";
// defparam \INSTR[25]~I .oe_power_up = "low";
// defparam \INSTR[25]~I .oe_register_mode = "none";
// defparam \INSTR[25]~I .oe_sync_reset = "none";
// defparam \INSTR[25]~I .operation_mode = "output";
// defparam \INSTR[25]~I .output_async_reset = "none";
// defparam \INSTR[25]~I .output_power_up = "low";
// defparam \INSTR[25]~I .output_register_mode = "none";
// defparam \INSTR[25]~I .output_sync_reset = "none";
// defparam \INSTR[25]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[25]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[25]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[26]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[26]));
// synopsys translate_off
// defparam \INSTR[26]~I .ddio_mode = "none";
// defparam \INSTR[26]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[26]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[26]~I .dqs_out_mode = "none";
// defparam \INSTR[26]~I .inclk_input = "normal";
// defparam \INSTR[26]~I .input_async_reset = "none";
// defparam \INSTR[26]~I .input_power_up = "low";
// defparam \INSTR[26]~I .input_register_mode = "none";
// defparam \INSTR[26]~I .input_sync_reset = "none";
// defparam \INSTR[26]~I .oe_async_reset = "none";
// defparam \INSTR[26]~I .oe_power_up = "low";
// defparam \INSTR[26]~I .oe_register_mode = "none";
// defparam \INSTR[26]~I .oe_sync_reset = "none";
// defparam \INSTR[26]~I .operation_mode = "output";
// defparam \INSTR[26]~I .output_async_reset = "none";
// defparam \INSTR[26]~I .output_power_up = "low";
// defparam \INSTR[26]~I .output_register_mode = "none";
// defparam \INSTR[26]~I .output_sync_reset = "none";
// defparam \INSTR[26]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[26]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[26]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[27]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[27]));
// synopsys translate_off
// defparam \INSTR[27]~I .ddio_mode = "none";
// defparam \INSTR[27]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[27]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[27]~I .dqs_out_mode = "none";
// defparam \INSTR[27]~I .inclk_input = "normal";
// defparam \INSTR[27]~I .input_async_reset = "none";
// defparam \INSTR[27]~I .input_power_up = "low";
// defparam \INSTR[27]~I .input_register_mode = "none";
// defparam \INSTR[27]~I .input_sync_reset = "none";
// defparam \INSTR[27]~I .oe_async_reset = "none";
// defparam \INSTR[27]~I .oe_power_up = "low";
// defparam \INSTR[27]~I .oe_register_mode = "none";
// defparam \INSTR[27]~I .oe_sync_reset = "none";
// defparam \INSTR[27]~I .operation_mode = "output";
// defparam \INSTR[27]~I .output_async_reset = "none";
// defparam \INSTR[27]~I .output_power_up = "low";
// defparam \INSTR[27]~I .output_register_mode = "none";
// defparam \INSTR[27]~I .output_sync_reset = "none";
// defparam \INSTR[27]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[27]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[27]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 12mA
stratixii_io \INSTR[28]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[28]));
// synopsys translate_off
// defparam \INSTR[28]~I .ddio_mode = "none";
// defparam \INSTR[28]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[28]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[28]~I .dqs_out_mode = "none";
// defparam \INSTR[28]~I .inclk_input = "normal";
// defparam \INSTR[28]~I .input_async_reset = "none";
// defparam \INSTR[28]~I .input_power_up = "low";
// defparam \INSTR[28]~I .input_register_mode = "none";
// defparam \INSTR[28]~I .input_sync_reset = "none";
// defparam \INSTR[28]~I .oe_async_reset = "none";
// defparam \INSTR[28]~I .oe_power_up = "low";
// defparam \INSTR[28]~I .oe_register_mode = "none";
// defparam \INSTR[28]~I .oe_sync_reset = "none";
// defparam \INSTR[28]~I .operation_mode = "output";
// defparam \INSTR[28]~I .output_async_reset = "none";
// defparam \INSTR[28]~I .output_power_up = "low";
// defparam \INSTR[28]~I .output_register_mode = "none";
// defparam \INSTR[28]~I .output_sync_reset = "none";
// defparam \INSTR[28]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[28]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[28]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[29]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[29]));
// synopsys translate_off
// defparam \INSTR[29]~I .ddio_mode = "none";
// defparam \INSTR[29]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[29]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[29]~I .dqs_out_mode = "none";
// defparam \INSTR[29]~I .inclk_input = "normal";
// defparam \INSTR[29]~I .input_async_reset = "none";
// defparam \INSTR[29]~I .input_power_up = "low";
// defparam \INSTR[29]~I .input_register_mode = "none";
// defparam \INSTR[29]~I .input_sync_reset = "none";
// defparam \INSTR[29]~I .oe_async_reset = "none";
// defparam \INSTR[29]~I .oe_power_up = "low";
// defparam \INSTR[29]~I .oe_register_mode = "none";
// defparam \INSTR[29]~I .oe_sync_reset = "none";
// defparam \INSTR[29]~I .operation_mode = "output";
// defparam \INSTR[29]~I .output_async_reset = "none";
// defparam \INSTR[29]~I .output_power_up = "low";
// defparam \INSTR[29]~I .output_register_mode = "none";
// defparam \INSTR[29]~I .output_sync_reset = "none";
// defparam \INSTR[29]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[29]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[29]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[30]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[30]));
// synopsys translate_off
// defparam \INSTR[30]~I .ddio_mode = "none";
// defparam \INSTR[30]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[30]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[30]~I .dqs_out_mode = "none";
// defparam \INSTR[30]~I .inclk_input = "normal";
// defparam \INSTR[30]~I .input_async_reset = "none";
// defparam \INSTR[30]~I .input_power_up = "low";
// defparam \INSTR[30]~I .input_register_mode = "none";
// defparam \INSTR[30]~I .input_sync_reset = "none";
// defparam \INSTR[30]~I .oe_async_reset = "none";
// defparam \INSTR[30]~I .oe_power_up = "low";
// defparam \INSTR[30]~I .oe_register_mode = "none";
// defparam \INSTR[30]~I .oe_sync_reset = "none";
// defparam \INSTR[30]~I .operation_mode = "output";
// defparam \INSTR[30]~I .output_async_reset = "none";
// defparam \INSTR[30]~I .output_power_up = "low";
// defparam \INSTR[30]~I .output_register_mode = "none";
// defparam \INSTR[30]~I .output_sync_reset = "none";
// defparam \INSTR[30]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[30]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[30]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

// Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
stratixii_io \INSTR[31]~I (
	.datain(gnd),
	.ddiodatain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.ddioinclk(gnd),
	.dqsupdateen(vcc),
	.linkin(gnd),
	.delayctrlin(6'b000000),
	.offsetctrlin(6'b000000),
	.terminationcontrol(14'b00000000000000),
	.modesel(36'b000000000000000000000000000000000010),
	.combout(),
	.regout(),
	.ddioregout(),
	.dqsbusout(),
	.linkout(),
	.padio(INSTR[31]));
// synopsys translate_off
// defparam \INSTR[31]~I .ddio_mode = "none";
// defparam \INSTR[31]~I .ddioinclk_input = "negated_inclk";
// defparam \INSTR[31]~I .dqs_delay_buffer_mode = "none";
// defparam \INSTR[31]~I .dqs_out_mode = "none";
// defparam \INSTR[31]~I .inclk_input = "normal";
// defparam \INSTR[31]~I .input_async_reset = "none";
// defparam \INSTR[31]~I .input_power_up = "low";
// defparam \INSTR[31]~I .input_register_mode = "none";
// defparam \INSTR[31]~I .input_sync_reset = "none";
// defparam \INSTR[31]~I .oe_async_reset = "none";
// defparam \INSTR[31]~I .oe_power_up = "low";
// defparam \INSTR[31]~I .oe_register_mode = "none";
// defparam \INSTR[31]~I .oe_sync_reset = "none";
// defparam \INSTR[31]~I .operation_mode = "output";
// defparam \INSTR[31]~I .output_async_reset = "none";
// defparam \INSTR[31]~I .output_power_up = "low";
// defparam \INSTR[31]~I .output_register_mode = "none";
// defparam \INSTR[31]~I .output_sync_reset = "none";
// defparam \INSTR[31]~I .sim_dqs_delay_increment = 0;
// defparam \INSTR[31]~I .sim_dqs_intrinsic_delay = 0;
// defparam \INSTR[31]~I .sim_dqs_offset_increment = 0;
// synopsys translate_on

endmodule

module stratixii_lcell_comb_1000_00000000FFFFFFFF_16_0 (
	dataf,
	combout);
input dataf;
output combout;

// Equation(s):
// combout = ( dataf )

wire dataf_combout, combout_in, combout;

AND1 dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataf_combout};

bbuf_pu_1x1 combout_inst(
	.bin(combout_in),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0020002000000000_66_3 (
	dataa, datab, datac, datad, dataf,
	combout);
input dataa, datab, datac, datad, dataf;
output combout;

// Equation(s):
// combout = ( !dataf & ( (!dataa & (datab & (!datac & datad))) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout, combout;
wire [4:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout};

bbuf_pu_5x1 combout_inst(
	.bin(combout_in[4:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0080008000000000_66_4 (
	dataa, datab, datac, datad, dataf,
	combout);
input dataa, datab, datac, datad, dataf;
output combout;

// Equation(s):
// combout = ( !dataf & ( (!dataa & (!datab & (!datac & datad))) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout, combout;
wire [4:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout};

bbuf_pu_5x1 combout_inst(
	.bin(combout_in[4:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_0088008800000000_53_3 (
	dataa, datab, datad, dataf,
	combout);
input dataa, datab, datad, dataf;
output combout;

// Equation(s):
// combout = ( !dataf & ( (!dataa & (!datab & datad)) ) )

wire dataa_combout, datab_combout, datad_combout, dataf_combout, combout;
wire [3:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datad_combout, dataf_combout};

bbuf_pu_4x1 combout_inst(
	.bin(combout_in[3:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_20A020A000000000_66_3 (
	dataa, datab, datac, datad, dataf,
	combout);
input dataa, datab, datac, datad, dataf;
output combout;

// Equation(s):
// combout = ( !dataf & ( (!dataa & (!datac & ((datad) # (datab)))) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout, combout;
wire [4:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout};

bbuf_pu_5x1 combout_inst(
	.bin(combout_in[4:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_2800280000000000_66_7 (
	dataa, datab, datac, datad, dataf,
	combout);
input dataa, datab, datac, datad, dataf;
output combout;

// Equation(s):
// combout = ( !dataf & ( (!dataa & (!datad & (!datab $ (!datac)))) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout, combout;
wire [4:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

AND1 datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

AND1 datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

INV datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout};

bbuf_pu_5x1 combout_inst(
	.bin(combout_in[4:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_8080808000000000_52_4 (
	dataa, datab, datac, dataf,
	combout);
input dataa, datab, datac, dataf;
output combout;

// Equation(s):
// combout = ( !dataf & ( (!dataa & (!datab & !datac)) ) )

wire dataa_combout, datab_combout, datac_combout, dataf_combout, combout;
wire [3:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, dataf_combout};

bbuf_pu_4x1 combout_inst(
	.bin(combout_in[3:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_8088808800000000_66_4 (
	dataa, datab, datac, datad, dataf,
	combout);
input dataa, datab, datac, datad, dataf;
output combout;

// Equation(s):
// combout = ( !dataf & ( (!dataa & (!datab & ((!datac) # (datad)))) ) )

wire dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout, combout;
wire [4:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datab_combout_inst(
	.IN1(datab),
	.Y(datab_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

AND1 datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datab_combout, datac_combout, datad_combout, dataf_combout};

bbuf_pu_5x1 combout_inst(
	.bin(combout_in[4:0]),
	.bout(combout));
endmodule

module stratixii_lcell_comb_1000_A000A00000000000_54_4 (
	dataa, datac, datad, dataf,
	combout);
input dataa, datac, datad, dataf;
output combout;

// Equation(s):
// combout = ( !dataf & ( (!dataa & (!datac & !datad)) ) )

wire dataa_combout, datac_combout, datad_combout, dataf_combout, combout;
wire [3:0] combout_in;

INV dataa_combout_inst(
	.IN1(dataa),
	.Y(dataa_combout));

INV datac_combout_inst(
	.IN1(datac),
	.Y(datac_combout));

INV datad_combout_inst(
	.IN1(datad),
	.Y(datad_combout));

INV dataf_combout_inst(
	.IN1(dataf),
	.Y(dataf_combout));

assign combout_in = {dataa_combout, datac_combout, datad_combout, dataf_combout};

bbuf_pu_4x1 combout_inst(
	.bin(combout_in[3:0]),
	.bout(combout));
endmodule
