# Reading H:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do calibration_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying H:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/10_cail/rtl {H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:49 on Aug 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/10_cail/rtl" H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v 
# -- Compiling module iic_bit_shift
# 
# Top level modules:
# 	iic_bit_shift
# End time: 19:03:49 on Aug 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/10_cail/rtl {H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:49 on Aug 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/10_cail/rtl" H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v 
# -- Compiling module iic_ctrl
# 
# Top level modules:
# 	iic_ctrl
# End time: 19:03:49 on Aug 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/10_cail/prj/ip {H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:49 on Aug 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/10_cail/prj/ip" H:/FPGA/cyclone source/10_cail/prj/ip/cail_param.v 
# -- Compiling module cail_param
# 
# Top level modules:
# 	cail_param
# End time: 19:03:49 on Aug 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/10_cail/rtl {H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:50 on Aug 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/10_cail/rtl" H:/FPGA/cyclone source/10_cail/rtl/cail_param_control.v 
# -- Compiling module cail_param_control
# 
# Top level modules:
# 	cail_param_control
# End time: 19:03:50 on Aug 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+H:/FPGA/cyclone\ source/10_cail/prj/../testbench {H:/FPGA/cyclone source/10_cail/prj/../testbench/cail_param_control_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:50 on Aug 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/FPGA/cyclone source/10_cail/prj/../testbench" H:/FPGA/cyclone source/10_cail/prj/../testbench/cail_param_control_tb.v 
# -- Compiling module cail_param_control_tb
# 
# Top level modules:
# 	cail_param_control_tb
# End time: 19:03:50 on Aug 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  cail_param_control_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" cail_param_control_tb 
# Start time: 19:03:50 on Aug 23,2023
# Loading work.cail_param_control_tb
# Loading work.cail_param_control
# Loading work.iic_ctrl
# Loading work.iic_bit_shift
# Loading work.cail_param
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: cail_param_control_tb.cail_param_control.cail_param.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : H:/FPGA/cyclone source/10_cail/prj/../testbench/cail_param_control_tb.v(45)
#    Time: 10000200 ns  Iteration: 0  Instance: /cail_param_control_tb
# Break in Module cail_param_control_tb at H:/FPGA/cyclone source/10_cail/prj/../testbench/cail_param_control_tb.v line 45
add wave -position insertpoint  \
sim:/cail_param_control_tb/cail_param_control/clk \
sim:/cail_param_control_tb/cail_param_control/rst_n \
sim:/cail_param_control_tb/cail_param_control/wr_req \
sim:/cail_param_control_tb/cail_param_control/rd_req \
sim:/cail_param_control_tb/cail_param_control/wr_addr \
sim:/cail_param_control_tb/cail_param_control/rd_addr \
sim:/cail_param_control_tb/cail_param_control/iic_clk \
sim:/cail_param_control_tb/cail_param_control/iic_sda \
sim:/cail_param_control_tb/cail_param_control/ee_w_req \
sim:/cail_param_control_tb/cail_param_control/ee_r_req \
sim:/cail_param_control_tb/cail_param_control/ee_wr_done \
sim:/cail_param_control_tb/cail_param_control/ee_rvalid \
sim:/cail_param_control_tb/cail_param_control/ee_wvalid \
sim:/cail_param_control_tb/cail_param_control/ee_w_num \
sim:/cail_param_control_tb/cail_param_control/ee_r_num \
sim:/cail_param_control_tb/cail_param_control/ee_w_data \
sim:/cail_param_control_tb/cail_param_control/ee_r_data \
sim:/cail_param_control_tb/cail_param_control/ee_rvalid_dly \
sim:/cail_param_control_tb/cail_param_control/ee_wvalid_dly \
sim:/cail_param_control_tb/cail_param_control/ee_wr_done_dly \
sim:/cail_param_control_tb/cail_param_control/ee_r_data_dly \
sim:/cail_param_control_tb/cail_param_control/ram_w_data \
sim:/cail_param_control_tb/cail_param_control/ram_r_data \
sim:/cail_param_control_tb/cail_param_control/ram_w_addr_dly \
sim:/cail_param_control_tb/cail_param_control/ram_w_addr \
sim:/cail_param_control_tb/cail_param_control/ram_r_addr \
sim:/cail_param_control_tb/cail_param_control/ram_wr \
sim:/cail_param_control_tb/cail_param_control/state \
sim:/cail_param_control_tb/cail_param_control/rst_cnt \
sim:/cail_param_control_tb/cail_param_control/data
restart
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: cail_param_control_tb.cail_param_control.cail_param.altsyncram_component.m_default.altsyncram_inst
# ** Note: $stop    : H:/FPGA/cyclone source/10_cail/prj/../testbench/cail_param_control_tb.v(45)
#    Time: 10000200 ns  Iteration: 0  Instance: /cail_param_control_tb
# Break in Module cail_param_control_tb at H:/FPGA/cyclone source/10_cail/prj/../testbench/cail_param_control_tb.v line 45
# End time: 19:05:51 on Aug 23,2023, Elapsed time: 0:02:01
# Errors: 0, Warnings: 0
