Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 1444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 1444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 1444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 1444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 1724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 1724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 1724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 1724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 1994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 1994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 1994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 1994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 2274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 2274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 2274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 2274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 2544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 2544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 2544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 2544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 2824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 2824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 2824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 2824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 3094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 3094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 3094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 3094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 3374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 3374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 3374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 3374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 3644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 3644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 3644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 3644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 3924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 3924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 3924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 3924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 4194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 4194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 4194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 4194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 4474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 4474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 4474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 4474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 4744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 4744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 4744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 4744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 5024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 5024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 5024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 5024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 5294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 5294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 5294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 5294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 5574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 5574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 5574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 5574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 5844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 5844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 5844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 5844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 6124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 6124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 6124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 6124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 6394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 6394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 6394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 6394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 6674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 6674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 6674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 6674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 6944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 6944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 6944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 6944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 7224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 7224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 7224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 7224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 7494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 7494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 7494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 7494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 7774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 7774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 7774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 7774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 8044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 8044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 8044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 8044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 8324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 8324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 8324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 8324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 8594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 8594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 8594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 8594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 8874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 8874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 8874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 8874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 9144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 9144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 9144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 9144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 9424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 9424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 9424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 9424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 9694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 9694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 9694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 9694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 9974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 9974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 9974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 9974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 10244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 10244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 10244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 10244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 10524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 10524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 10524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 10524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 10794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 10794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 10794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 10794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 11074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 11074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 11074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 11074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 11344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 11344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 11344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 11344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 11624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 11624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 11624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 11624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 11894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 11894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 11894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 11894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 12174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 12174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 12174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 12174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 12444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 12444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 12444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 12444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 12724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 12724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 12724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 12724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 12994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 12994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 12994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 12994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 13274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 13274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 13274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 13274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 13544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 13544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 13544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 13544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 13824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 13824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 13824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 13824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 14094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 14094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 14094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 14094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 14374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 14374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 14374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 14374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 14644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 14644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 14644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 14644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 14924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 14924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 14924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 14924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 15194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 15194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 15194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 15194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 15474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 15474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 15474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 15474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 15744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 15744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 15744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 15744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 16024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 16024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 16024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 16024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 16294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 16294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 16294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 16294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 16574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 16574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 16574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 16574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 16844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 16844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 16844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 16844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 17124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 17124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 17124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 17124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 17394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 17394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 17394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 17394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 17674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 17674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 17674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 17674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 17944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 17944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 17944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 17944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 18224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 18224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 18224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 18224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 18494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 18494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 18494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 18494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 18774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 18774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 18774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 18774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 19044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 19044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 19044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 19044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 19324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 19324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 19324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 19324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 19594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 19594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 19594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 19594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 19874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 19874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 19874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 19874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 20144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 20144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 20144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 20144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 20424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 20424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 20424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 20424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 20694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 20694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 20694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 20694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 20974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 20974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 20974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 20974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 21244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 21244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 21244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 21244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 21524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 21524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 21524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 21524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 21794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 21794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 21794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 21794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 22074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 22074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 22074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 22074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 22344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 22344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 22344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 22344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 22624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 22624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 22624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 22624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 22894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 22894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 22894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 22894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 23174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 23174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 23174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 23174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 23444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 23444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 23444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 23444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 23724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 23724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 23724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 23724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 23994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 23994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 23994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 23994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 24274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 24274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 24274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 24274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 24544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 24544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 24544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 24544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 24824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 24824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 24824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 24824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 25094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 25094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 25094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 25094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 25374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 25374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 25374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 25374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 25644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 25644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 25644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 25644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 25924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 25924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 25924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 25924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 26194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 26194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 26194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 26194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 26474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 26474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 26474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 26474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 26744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 26744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 26744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 26744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 27024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 27024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 27024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 27024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 27294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 27294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 27294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 27294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 27574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 27574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 27574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 27574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 27844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 27844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 27844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 27844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 28124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 28124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 28124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 28124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 28394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 28394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 28394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 28394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 28674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 28674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 28674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 28674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 28944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 28944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 28944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 28944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 29224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 29224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 29224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 29224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 29494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 29494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 29494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 29494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 29774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 29774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 29774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 29774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 30044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 30044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 30044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 30044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 30324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 30324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 30324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 30324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 30594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 30594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 30594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 30594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 30874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 30874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 30874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 30874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 31144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 31144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 31144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 31144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 31424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 31424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 31424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 31424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 31694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 31694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 31694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 31694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 31974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 31974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 31974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 31974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 32244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 32244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 32244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 32244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 32524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 32524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 32524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 32524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 32794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 32794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 32794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 32794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 33074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 33074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 33074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 33074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 33344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 33344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 33344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 33344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 33624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 33624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 33624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 33624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 33894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 33894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 33894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 33894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 34174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 34174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 34174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 34174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 34444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 34444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 34444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 34444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 34724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 34724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 34724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 34724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 34994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 34994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 34994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 34994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 35274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 35274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 35274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 35274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 35544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 35544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 35544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 35544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 35824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 35824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 35824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 35824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 36094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 36094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 36094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 36094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 36374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 36374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 36374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 36374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 36644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 36644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 36644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 36644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 36924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 36924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 36924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 36924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 37194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 37194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 37194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 37194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 37474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 37474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 37474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 37474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 37744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 37744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 37744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 37744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 38024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 38024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 38024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 38024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 38294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 38294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 38294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 38294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 38574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 38574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 38574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 38574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 38844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 38844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 38844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 38844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 39124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 39124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 39124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 39124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 39394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 39394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 39394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 39394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 39674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 39674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 39674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 39674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 39944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 39944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 39944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 39944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 40224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 40224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 40224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 40224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 40494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 40494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 40494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 40494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 40774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 40774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 40774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 40774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 41044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 41044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 41044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 41044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 41324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 41324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 41324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 41324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 41594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 41594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 41594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 41594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 41874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 41874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 41874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 41874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 42144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 42144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 42144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 42144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 42424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 42424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 42424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 42424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 42694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 42694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 42694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 42694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 42974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 42974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 42974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 42974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 43244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 43244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 43244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 43244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 43524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 43524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 43524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 43524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 43794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 43794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 43794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 43794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 44074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 44074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 44074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 44074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 44344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 44344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 44344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 44344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 44624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 44624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 44624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 44624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 44894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 44894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 44894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 44894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 45174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 45174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 45174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 45174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 45444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 45444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 45444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 45444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 45724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 45724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 45724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 45724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 45994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 45994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 45994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 45994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 46274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 46274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 46274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 46274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 46544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 46544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 46544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 46544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 46824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 46824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 46824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 46824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 47094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 47094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 47094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 47094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 47374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 47374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 47374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 47374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 47644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 47644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 47644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 47644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 47924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 47924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 47924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 47924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 48194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 48194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 48194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 48194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 48474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 48474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 48474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 48474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 48744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 48744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 48744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 48744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 49024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 49024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 49024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 49024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 49294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 49294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 49294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 49294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 49574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 49574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 49574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 49574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 49844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 49844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 49844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 49844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 50124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 50124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 50124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 50124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 50394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 50394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 50394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 50394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 50674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 50674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 50674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 50674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 50944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 50944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 50944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 50944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 51224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 51224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 51224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 51224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 51494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 51494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 51494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 51494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 51774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 51774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 51774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 51774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 52044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 52044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 52044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 52044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 52324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 52324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 52324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 52324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 52594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 52594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 52594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 52594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 52874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 52874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 52874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 52874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 53144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 53144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 53144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 53144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 53424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 53424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 53424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 53424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 53694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 53694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 53694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 53694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 53974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 53974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 53974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 53974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 54244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 54244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 54244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 54244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 54524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 54524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 54524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 54524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 54794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 54794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 54794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 54794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 55074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 55074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 55074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 55074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 55344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 55344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 55344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 55344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 55624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 55624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 55624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 55624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 55894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 55894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 55894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 55894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 56174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 56174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 56174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 56174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 56444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 56444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 56444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 56444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 56724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 56724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 56724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 56724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 56994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 56994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 56994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 56994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 57274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 57274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 57274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 57274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 57544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 57544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 57544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 57544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 57824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 57824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 57824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 57824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 58094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 58094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 58094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 58094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 58374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 58374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 58374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 58374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 58644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 58644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 58644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 58644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 58924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 58924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 58924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 58924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 59194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 59194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 59194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 59194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 59474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 59474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 59474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 59474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 59744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 59744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 59744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 59744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 60024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 60024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 60024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 60024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 60294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 60294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 60294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 60294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 60574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 60574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 60574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 60574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 60844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 60844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 60844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 60844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 61124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 61124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 61124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 61124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 61394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 61394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 61394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 61394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 61674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 61674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 61674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 61674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 61944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 61944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 61944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 61944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 62224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 62224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 62224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 62224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 62494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 62494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 62494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 62494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 62774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 62774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 62774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 62774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 63044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 63044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 63044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 63044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 63324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 63324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 63324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 63324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 63594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 63594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 63594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 63594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 63874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 63874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 63874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 63874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 64144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 64144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 64144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 64144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 64424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 64424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 64424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 64424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 64694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 64694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 64694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 64694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 64974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 64974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 64974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 64974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 65244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 65244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 65244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 65244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 65524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 65524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 65524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 65524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 65794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 65794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 65794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 65794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 66074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 66074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 66074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 66074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 66344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 66344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 66344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 66344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 66624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 66624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 66624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 66624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 66894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 66894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 66894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 66894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 67174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 67174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 67174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 67174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 67444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 67444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 67444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 67444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 67724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 67724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 67724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 67724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 67994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 67994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 67994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 67994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 68274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 68274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 68274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 68274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 68544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 68544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 68544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 68544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 68824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 68824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 68824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 68824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 69094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 69094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 69094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 69094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 69374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 69374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 69374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 69374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 69644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 69644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 69644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 69644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 69924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 69924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 69924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 69924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 70194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 70194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 70194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 70194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 70474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 70474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 70474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 70474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 70744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 70744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 70744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 70744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 71024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 71024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 71024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 71024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 71294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 71294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 71294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 71294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 71574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 71574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 71574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 71574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 71844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 71844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 71844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 71844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 72124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 72124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 72124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 72124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 72394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 72394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 72394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 72394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 72674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 72674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 72674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 72674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 72944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 72944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 72944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 72944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 73224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 73224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 73224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 73224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 73494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 73494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 73494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 73494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 73774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 73774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 73774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 73774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 74044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 74044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 74044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 74044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 74324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 74324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 74324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 74324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 74594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 74594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 74594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 74594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 74874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 74874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 74874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 74874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 75144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 75144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 75144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 75144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 75424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 75424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 75424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 75424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 75694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 75694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 75694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 75694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 75974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 75974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 75974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 75974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 76244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 76244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 76244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 76244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 76524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 76524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 76524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 76524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 76794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 76794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 76794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 76794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 77074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 77074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 77074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 77074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 77344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 77344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 77344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 77344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 77624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 77624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 77624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 77624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 77894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 77894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 77894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 77894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 78174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 78174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 78174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 78174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 78444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 78444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 78444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 78444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 78724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 78724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 78724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 78724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 78994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 78994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 78994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 78994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 79274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 79274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 79274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 79274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 79544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 79544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 79544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 79544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 79824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 79824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 79824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 79824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 80094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 80094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 80094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 80094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 80374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 80374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 80374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 80374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 80644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 80644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 80644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 80644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 80924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 80924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 80924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 80924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 81194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 81194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 81194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 81194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 81474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 81474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 81474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 81474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 81744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 81744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 81744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 81744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 82024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 82024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 82024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 82024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 82294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 82294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 82294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 82294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 82574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 82574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 82574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 82574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 82844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 82844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 82844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 82844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 83124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 83124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 83124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 83124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 83394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 83394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 83394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 83394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 83674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 83674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 83674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 83674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 83944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 83944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 83944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 83944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 84224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 84224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 84224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 84224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 84494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 84494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 84494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 84494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 84774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 84774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 84774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 84774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 85044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 85044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 85044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 85044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 85324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 85324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 85324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 85324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 85594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 85594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 85594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 85594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 85874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 85874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 85874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 85874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 86144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 86144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 86144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 86144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 86424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 86424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 86424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 86424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 86694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 86694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 86694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 86694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 86974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 86974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 86974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 86974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 87244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 87244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 87244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 87244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 87524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 87524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 87524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 87524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 87794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 87794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 87794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 87794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 88074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 88074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 88074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 88074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 88344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 88344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 88344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 88344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 88624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 88624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 88624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 88624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 88894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 88894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 88894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 88894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 89174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 89174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 89174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 89174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 89444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 89444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 89444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 89444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 89724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 89724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 89724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 89724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 89994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 89994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 89994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 89994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 90274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 90274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 90274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 90274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 90544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 90544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 90544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 90544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 90824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 90824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 90824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 90824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 91094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 91094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 91094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 91094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 91374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 91374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 91374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 91374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 91644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 91644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 91644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 91644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 91924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 91924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 91924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 91924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 92194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 92194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 92194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 92194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 92474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 92474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 92474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 92474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 92744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 92744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 92744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 92744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 93024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 93024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 93024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 93024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 93294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 93294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 93294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 93294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 93574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 93574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 93574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 93574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 93844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 93844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 93844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 93844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 94124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 94124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 94124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 94124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 94394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 94394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 94394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 94394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 94674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 94674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 94674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 94674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 94944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 94944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 94944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 94944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 95224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 95224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 95224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 95224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 95494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 95494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 95494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 95494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 95774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 95774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 95774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 95774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 96044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 96044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 96044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 96044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 96324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 96324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 96324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 96324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 96594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 96594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 96594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 96594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 96874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 96874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 96874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 96874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 97144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 97144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 97144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 97144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 97424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 97424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 97424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 97424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 97694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 97694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 97694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 97694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 97974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 97974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 97974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 97974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 98244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 98244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 98244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 98244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 98524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 98524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 98524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 98524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 98794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 98794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 98794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 98794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 99074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 99074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 99074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 99074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 99344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 99344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 99344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 99344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 99624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 99624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 99624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 99624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 99894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 99894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 99894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 99894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 100174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 100174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 100174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 100174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 100444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 100444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 100444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 100444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 100724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 100724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 100724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 100724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 100994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 100994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 100994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 100994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 101274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 101274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 101274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 101274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 101544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 101544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 101544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 101544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 101824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 101824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 101824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 101824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 102094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 102094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 102094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 102094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 102374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 102374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 102374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 102374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 102644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 102644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 102644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 102644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 102924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 102924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 102924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 102924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 103194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 103194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 103194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 103194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 103474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 103474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 103474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 103474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 103744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 103744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 103744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 103744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 104024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 104024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 104024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 104024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 104294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 104294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 104294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 104294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 104574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 104574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 104574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 104574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 104844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 104844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 104844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 104844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 105124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 105124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 105124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 105124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 105394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 105394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 105394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 105394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 105674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 105674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 105674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 105674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 105944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 105944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 105944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 105944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 106224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 106224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 106224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 106224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 106494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 106494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 106494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 106494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 106774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 106774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 106774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 106774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 107044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 107044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 107044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 107044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 107324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 107324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 107324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 107324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 107594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 107594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 107594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 107594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 107874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 107874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 107874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 107874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 108144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 108144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 108144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 108144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 108424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 108424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 108424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 108424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 108694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 108694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 108694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 108694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 108974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 108974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 108974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 108974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 109244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 109244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 109244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 109244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 109524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 109524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 109524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 109524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 109794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 109794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 109794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 109794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 110074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 110074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 110074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 110074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 110344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 110344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 110344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 110344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 110624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 110624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 110624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 110624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 110894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 110894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 110894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 110894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 111174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 111174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 111174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 111174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 111444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 111444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 111444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 111444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 111724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 111724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 111724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 111724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 111994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 111994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 111994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 111994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 112274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 112274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 112274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 112274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 112544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 112544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 112544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 112544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 112824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 112824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 112824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 112824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 113094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 113094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 113094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 113094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 113374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 113374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 113374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 113374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 113644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 113644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 113644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 113644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 113924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 113924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 113924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 113924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 114194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 114194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 114194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 114194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 114474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 114474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 114474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 114474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 114744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 114744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 114744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 114744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 115024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 115024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 115024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 115024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 115294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 115294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 115294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 115294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 115574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 115574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 115574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 115574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 115844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 115844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 115844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 115844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 116124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 116124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 116124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 116124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 116394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 116394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 116394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 116394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 116674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 116674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 116674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 116674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 116944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 116944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 116944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 116944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 117224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 117224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 117224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 117224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 117494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 117494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 117494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 117494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 117774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 117774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 117774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 117774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 118044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 118044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 118044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 118044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 118324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 118324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 118324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 118324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 118594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 118594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 118594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 118594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 118874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 118874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 118874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 118874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 119144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 119144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 119144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 119144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 119424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 119424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 119424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 119424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 119694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 119694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 119694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 119694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 119974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 119974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 119974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 119974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 120244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 120244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 120244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 120244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 120524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 120524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 120524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 120524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 120794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 120794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 120794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 120794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 121074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 121074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 121074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 121074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 121344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 121344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 121344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 121344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 121624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 121624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 121624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 121624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 121894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 121894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 121894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 121894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 122174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 122174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 122174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 122174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 122444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 122444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 122444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 122444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 122724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 122724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 122724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 122724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 122994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 122994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 122994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 122994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 123274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 123274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 123274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 123274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 123544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 123544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 123544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 123544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 123824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 123824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 123824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 123824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 124094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 124094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 124094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 124094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 124374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 124374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 124374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 124374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 124644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 124644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 124644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 124644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 124924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 124924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 124924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 124924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 125194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 125194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 125194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 125194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 125474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 125474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 125474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 125474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 125744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 125744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 125744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 125744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 126024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 126024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 126024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 126024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 126294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 126294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 126294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 126294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 126574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 126574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 126574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 126574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 126844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 126844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 126844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 126844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 127124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 127124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 127124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 127124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 127394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 127394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 127394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 127394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 127674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 127674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 127674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 127674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 127944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 127944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 127944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 127944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 128224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 128224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 128224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 128224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 128494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 128494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 128494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 128494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 128774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 128774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 128774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 128774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 129044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 129044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 129044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 129044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 129324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 129324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 129324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 129324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 129594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 129594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 129594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 129594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 129874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 129874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 129874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 129874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 130144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 130144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 130144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 130144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 130424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 130424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 130424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 130424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 130694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 130694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 130694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 130694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 130974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 130974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 130974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 130974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 131244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 131244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 131244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 131244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 131524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 131524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 131524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 131524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 131794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 131794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 131794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 131794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 132074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 132074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 132074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 132074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 132344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 132344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 132344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 132344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 132624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 132624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 132624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 132624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 132894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 132894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 132894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 132894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 133174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 133174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 133174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 133174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 133444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 133444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 133444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 133444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 133724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 133724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 133724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 133724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 133994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 133994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 133994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 133994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 134274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 134274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 134274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 134274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 134544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 134544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 134544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 134544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 134824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 134824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 134824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 134824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 135094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 135094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 135094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 135094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 135374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 135374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 135374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 135374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 135644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 135644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 135644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 135644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 135924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 135924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 135924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 135924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 136194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 136194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 136194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 136194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 136474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 136474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 136474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 136474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 136744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 136744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 136744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 136744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 137024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 137024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 137024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 137024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 137294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 137294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 137294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 137294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 137574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 137574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 137574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 137574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 137844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 137844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 137844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 137844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 138124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 138124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 138124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 138124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 138394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 138394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 138394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 138394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 138674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 138674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 138674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 138674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 138944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 138944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 138944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 138944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 139224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 139224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 139224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 139224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 139494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 139494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 139494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 139494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 139774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 139774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 139774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 139774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 140044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 140044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 140044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 140044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 140324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 140324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 140324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 140324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 140594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 140594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 140594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 140594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 140874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 140874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 140874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 140874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 141144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 141144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 141144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 141144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 141424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 141424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 141424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 141424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 141694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 141694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 141694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 141694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 141974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 141974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 141974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 141974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 142244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 142244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 142244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 142244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 142524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 142524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 142524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 142524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 142794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 142794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 142794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 142794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 143074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 143074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 143074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 143074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 143344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 143344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 143344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 143344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 143624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 143624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 143624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 143624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 143894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 143894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 143894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 143894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 144174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 144174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 144174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 144174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 144444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 144444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 144444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 144444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 144724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 144724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 144724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 144724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 144994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 144994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 144994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 144994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 145274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 145274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 145274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 145274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 145544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 145544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 145544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 145544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 145824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 145824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 145824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 145824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 146094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 146094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 146094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 146094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 146374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 146374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 146374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 146374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 146644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 146644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 146644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 146644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 146924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 146924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 146924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 146924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 147194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 147194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 147194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 147194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 147474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 147474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 147474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 147474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 147744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 147744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 147744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 147744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 148024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 148024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 148024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 148024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 148294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 148294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 148294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 148294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 148574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 148574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 148574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 148574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 148844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 148844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 148844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 148844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 149124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 149124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 149124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 149124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 149394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 149394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 149394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 149394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 149674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 149674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 149674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 149674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 149944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 149944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 149944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 149944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 150224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 150224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 150224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 150224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 150494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 150494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 150494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 150494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 150774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 150774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 150774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 150774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 151044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 151044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 151044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 151044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 151324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 151324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 151324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 151324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 151594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 151594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 151594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 151594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 151874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 151874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 151874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 151874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 152144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 152144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 152144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 152144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 152424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 152424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 152424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 152424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 152694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 152694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 152694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 152694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 152974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 152974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 152974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 152974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 153244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 153244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 153244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 153244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 153524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 153524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 153524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 153524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 153794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 153794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 153794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 153794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 154074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 154074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 154074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 154074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 154344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 154344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 154344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 154344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 154624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 154624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 154624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 154624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 154894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 154894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 154894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 154894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 155174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 155174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 155174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 155174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 155444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 155444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 155444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 155444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 155724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 155724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 155724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 155724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 155994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 155994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 155994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 155994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 156274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 156274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 156274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 156274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 156544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 156544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 156544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 156544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 156824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 156824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 156824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 156824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 157094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 157094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 157094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 157094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 157374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 157374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 157374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 157374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 157644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 157644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 157644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 157644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 157924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 157924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 157924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 157924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 158194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 158194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 158194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 158194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 158474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 158474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 158474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 158474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 158744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 158744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 158744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 158744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 159024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 159024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 159024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 159024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 159294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 159294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 159294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 159294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 159574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 159574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 159574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 159574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 159844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 159844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 159844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 159844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 160124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 160124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 160124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 160124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 160394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 160394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 160394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 160394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 160674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 160674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 160674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 160674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 160944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 160944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 160944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 160944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 161224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 161224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 161224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 161224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 161494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 161494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 161494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 161494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 161774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 161774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 161774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 161774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 162044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 162044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 162044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 162044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 162324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 162324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 162324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 162324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 162594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 162594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 162594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 162594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 162874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 162874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 162874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 162874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 163144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 163144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 163144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 163144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 163424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 163424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 163424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 163424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 163694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 163694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 163694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 163694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 163974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 163974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 163974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 163974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 164244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 164244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 164244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 164244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 164524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 164524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 164524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 164524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 164794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 164794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 164794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 164794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 165074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 165074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 165074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 165074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 165344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 165344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 165344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 165344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 165624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 165624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 165624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 165624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 165894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 165894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 165894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 165894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 166174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 166174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 166174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 166174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 166444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 166444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 166444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 166444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 166724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 166724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 166724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 166724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 166994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 166994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 166994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 166994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 167274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 167274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 167274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 167274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 167544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 167544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 167544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 167544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 167824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 167824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 167824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 167824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 168094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 168094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 168094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 168094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 168374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 168374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 168374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 168374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 168644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 168644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 168644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 168644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 168924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 168924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 168924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 168924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 169194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 169194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 169194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 169194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 169474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 169474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 169474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 169474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 169744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 169744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 169744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 169744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 170024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 170024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 170024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 170024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 170294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 170294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 170294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 170294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 170574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 170574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 170574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 170574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 170844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 170844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 170844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 170844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 171124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 171124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 171124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 171124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 171394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 171394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 171394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 171394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 171674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 171674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 171674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 171674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 171944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 171944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 171944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 171944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 172224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 172224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 172224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 172224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 172494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 172494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 172494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 172494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 172774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 172774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 172774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 172774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 173044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 173044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 173044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 173044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 173324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 173324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 173324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 173324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 173594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 173594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 173594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 173594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 173874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 173874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 173874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 173874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 174144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 174144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 174144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 174144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 174424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 174424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 174424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 174424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 174694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 174694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 174694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 174694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 174974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 174974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 174974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 174974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 175244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 175244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 175244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 175244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 175524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 175524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 175524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 175524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 175794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 175794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 175794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 175794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 176074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 176074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 176074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 176074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 176344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 176344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 176344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 176344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 176624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 176624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 176624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 176624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 176894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 176894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 176894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 176894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 177174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 177174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 177174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 177174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 177444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 177444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 177444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 177444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 177724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 177724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 177724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 177724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 177994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 177994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 177994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 177994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 178274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 178274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 178274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 178274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 178544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 178544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 178544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 178544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 178824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 178824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 178824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 178824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 179094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 179094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 179094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 179094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 179374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 179374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 179374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 179374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 179644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 179644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 179644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 179644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 179924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 179924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 179924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 179924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 180194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 180194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 180194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 180194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 180474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 180474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 180474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 180474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 180744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 180744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 180744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 180744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 181024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 181024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 181024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 181024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 181294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 181294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 181294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 181294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 181574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 181574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 181574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 181574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 181844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 181844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 181844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 181844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 182124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 182124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 182124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 182124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 182394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 182394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 182394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 182394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 182674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 182674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 182674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 182674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 182944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 182944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 182944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 182944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 183224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 183224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 183224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 183224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 183494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 183494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 183494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 183494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 183774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 183774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 183774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 183774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 184044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 184044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 184044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 184044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 184324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 184324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 184324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 184324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 184594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 184594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 184594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 184594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 184874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 184874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 184874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 184874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 185144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 185144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 185144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 185144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 185424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 185424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 185424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 185424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 185694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 185694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 185694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 185694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 185974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 185974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 185974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 185974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 186244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 186244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 186244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 186244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 186524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 186524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 186524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 186524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 186794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 186794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 186794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 186794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 187074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 187074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 187074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 187074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 187344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 187344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 187344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 187344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 187624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 187624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 187624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 187624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 187894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 187894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 187894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 187894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 188174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 188174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 188174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 188174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 188444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 188444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 188444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 188444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 188724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 188724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 188724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 188724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 188994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 188994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 188994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 188994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 189274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 189274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 189274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 189274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 189544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 189544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 189544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 189544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 189824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 189824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 189824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 189824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 190094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 190094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 190094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 190094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 190374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 190374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 190374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 190374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 190644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 190644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 190644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 190644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 190924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 190924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 190924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 190924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 191194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 191194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 191194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 191194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 191474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 191474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 191474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 191474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 191744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 191744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 191744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 191744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 192024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 192024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 192024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 192024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 192294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 192294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 192294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 192294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 192574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 192574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 192574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 192574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 192844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 192844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 192844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 192844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 193124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 193124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 193124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 193124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 193394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 193394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 193394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 193394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 193674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 193674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 193674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 193674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 193944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 193944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 193944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 193944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 194224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 194224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 194224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 194224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 194494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 194494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 194494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 194494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 194774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 194774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 194774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 194774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 195044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 195044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 195044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 195044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 195324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 195324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 195324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 195324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 195594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 195594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 195594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 195594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 195874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 195874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 195874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 195874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 196144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 196144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 196144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 196144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 196424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 196424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 196424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 196424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 196694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 196694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 196694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 196694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 196974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 196974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 196974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 196974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 197244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 197244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 197244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 197244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 197524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 197524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 197524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 197524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 197794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 197794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 197794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 197794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 198074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 198074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 198074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 198074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 198344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 198344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 198344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 198344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 198624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 198624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 198624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 198624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 198894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 198894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 198894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 198894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 199174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 199174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 199174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 199174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 199444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 199444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 199444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 199444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 199724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 199724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 199724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 199724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 199994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 199994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 199994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 199994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 200274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 200274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 200274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 200274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 200544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 200544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 200544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 200544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 200824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 200824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 200824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 200824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 201094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 201094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 201094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 201094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 201374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 201374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 201374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 201374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 201644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 201644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 201644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 201644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 201924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 201924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 201924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 201924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 202194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 202194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 202194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 202194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 202474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 202474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 202474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 202474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 202744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 202744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 202744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 202744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 203024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 203024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 203024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 203024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 203294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 203294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 203294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 203294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 203574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 203574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 203574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 203574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 203844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 203844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 203844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 203844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 204124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 204124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 204124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 204124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 204394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 204394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 204394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 204394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 204674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 204674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 204674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 204674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 204944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 204944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 204944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 204944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 205224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 205224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 205224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 205224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 205494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 205494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 205494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 205494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 205774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 205774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 205774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 205774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 206044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 206044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 206044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 206044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 206324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 206324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 206324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 206324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 206594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 206594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 206594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 206594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 206874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 206874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 206874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 206874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 207144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 207144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 207144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 207144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 207424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 207424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 207424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 207424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 207694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 207694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 207694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 207694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 207974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 207974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 207974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 207974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 208244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 208244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 208244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 208244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 208524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 208524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 208524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 208524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 208794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 208794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 208794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 208794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 209074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 209074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 209074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 209074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 209344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 209344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 209344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 209344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 209624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 209624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 209624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 209624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 209894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 209894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 209894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 209894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 210174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 210174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 210174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 210174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 210444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 210444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 210444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 210444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 210724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 210724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 210724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 210724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 210994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 210994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 210994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 210994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 211274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 211274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 211274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 211274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 211544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 211544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 211544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 211544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 211824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 211824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 211824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 211824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 212094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 212094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 212094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 212094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 212374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 212374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 212374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 212374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 212644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 212644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 212644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 212644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 212924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 212924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 212924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 212924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 213194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 213194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 213194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 213194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 213474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 213474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 213474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 213474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 213744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 213744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 213744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 213744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 214024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 214024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 214024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 214024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 214294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 214294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 214294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 214294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 214574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 214574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 214574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 214574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 214844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 214844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 214844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 214844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 215124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 215124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 215124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 215124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 215394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 215394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 215394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 215394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 215674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 215674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 215674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 215674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 215944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 215944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 215944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 215944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 216224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 216224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 216224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 216224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 216494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 216494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 216494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 216494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 216774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 216774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 216774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 216774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 217044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 217044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 217044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 217044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 217324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 217324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 217324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 217324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 217594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 217594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 217594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 217594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 217874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 217874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 217874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 217874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 218144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 218144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 218144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 218144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 218424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 218424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 218424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 218424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 218694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 218694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 218694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 218694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 218974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 218974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 218974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 218974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 219244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 219244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 219244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 219244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 219524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 219524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 219524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 219524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 219794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 219794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 219794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 219794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 220074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 220074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 220074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 220074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 220344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 220344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 220344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 220344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 220624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 220624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 220624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 220624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 220894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 220894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 220894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 220894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 221174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 221174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 221174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 221174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 221444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 221444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 221444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 221444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 221724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 221724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 221724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 221724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 221994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 221994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 221994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 221994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 222274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 222274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 222274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 222274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 222544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 222544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 222544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 222544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 222824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 222824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 222824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 222824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 223094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 223094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 223094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 223094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 223374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 223374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 223374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 223374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 223644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 223644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 223644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 223644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 223924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 223924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 223924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 223924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 224194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 224194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 224194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 224194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 224474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 224474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 224474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 224474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 224744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 224744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 224744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 224744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 225024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 225024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 225024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 225024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 225294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 225294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 225294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 225294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 225574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 225574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 225574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 225574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 225844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 225844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 225844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 225844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 226124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 226124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 226124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 226124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 226394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 226394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 226394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 226394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 226674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 226674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 226674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 226674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 226944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 226944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 226944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 226944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 227224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 227224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 227224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 227224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 227494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 227494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 227494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 227494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 227774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 227774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 227774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 227774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 228044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 228044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 228044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 228044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 228324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 228324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 228324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 228324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 228594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 228594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 228594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 228594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 228874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 228874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 228874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 228874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 229144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 229144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 229144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 229144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 229424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 229424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 229424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 229424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 229694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 229694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 229694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 229694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 229974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 229974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 229974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 229974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 230244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 230244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 230244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 230244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 230524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 230524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 230524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 230524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 230794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 230794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 230794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 230794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 231074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 231074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 231074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 231074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 231344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 231344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 231344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 231344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 231624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 231624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 231624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 231624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 231894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 231894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 231894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 231894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 232174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 232174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 232174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 232174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 232444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 232444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 232444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 232444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 232724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 232724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 232724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 232724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 232994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 232994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 232994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 232994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 233274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 233274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 233274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 233274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 233544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 233544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 233544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 233544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 233824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 233824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 233824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 233824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 234094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 234094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 234094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 234094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 234374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 234374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 234374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 234374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 234644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 234644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 234644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 234644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 234924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 234924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 234924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 234924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 235194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 235194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 235194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 235194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 235474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 235474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 235474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 235474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 235744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 235744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 235744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 235744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 236024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 236024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 236024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 236024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 236294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 236294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 236294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 236294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 236574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 236574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 236574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 236574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 236844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 236844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 236844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 236844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 237124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 237124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 237124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 237124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 237394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 237394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 237394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 237394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 237674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 237674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 237674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 237674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 237944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 237944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 237944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 237944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 238224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 238224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 238224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 238224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 238494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 238494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 238494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 238494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 238774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 238774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 238774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 238774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 239044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 239044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 239044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 239044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 239324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 239324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 239324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 239324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 239594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 239594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 239594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 239594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 239874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 239874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 239874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 239874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 240144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 240144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 240144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 240144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 240424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 240424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 240424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 240424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 240694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 240694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 240694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 240694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 240974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 240974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 240974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 240974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 241244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 241244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 241244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 241244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 241524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 241524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 241524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 241524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 241794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 241794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 241794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 241794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 242074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 242074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 242074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 242074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 242344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 242344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 242344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 242344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 242624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 242624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 242624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 242624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 242894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 242894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 242894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 242894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 243174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 243174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 243174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 243174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 243444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 243444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 243444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 243444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 243724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 243724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 243724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 243724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 243994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 243994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 243994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 243994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 244274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 244274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 244274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 244274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 244544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 244544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 244544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 244544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 244824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 244824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 244824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 244824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 245094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 245094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 245094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 245094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 245374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 245374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 245374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 245374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 245644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 245644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 245644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 245644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 245924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 245924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 245924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 245924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 246194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 246194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 246194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 246194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 246474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 246474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 246474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 246474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 246744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 246744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 246744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 246744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 247024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 247024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 247024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 247024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 247294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 247294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 247294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 247294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 247574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 247574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 247574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 247574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 247844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 247844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 247844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 247844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 248124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 248124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 248124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 248124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 248394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 248394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 248394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 248394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 248674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 248674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 248674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 248674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 248944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 248944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 248944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 248944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 249224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 249224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 249224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 249224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 249494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 249494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 249494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 249494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 249774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 249774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 249774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 249774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 250044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 250044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 250044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 250044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 250324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 250324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 250324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 250324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 250594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 250594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 250594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 250594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 250874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 250874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 250874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 250874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 251144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 251144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 251144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 251144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 251424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 251424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 251424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 251424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 251694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 251694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 251694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 251694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 251974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 251974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 251974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 251974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 252244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 252244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 252244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 252244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 252524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 252524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 252524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 252524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 252794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 252794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 252794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 252794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 253074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 253074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 253074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 253074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 253344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 253344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 253344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 253344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 253624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 253624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 253624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 253624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 253894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 253894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 253894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 253894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 254174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 254174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 254174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 254174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 254444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 254444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 254444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 254444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 254724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 254724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 254724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 254724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 254994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 254994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 254994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 254994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 255274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 255274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 255274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 255274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 255544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 255544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 255544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 255544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 255824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 255824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 255824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 255824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 256094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 256094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 256094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 256094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 256374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 256374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 256374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 256374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 256644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 256644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 256644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 256644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 256924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 256924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 256924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 256924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 257194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 257194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 257194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 257194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 257474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 257474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 257474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 257474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 257744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 257744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 257744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 257744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 258024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 258024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 258024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 258024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 258294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 258294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 258294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 258294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 258574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 258574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 258574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 258574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 258844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 258844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 258844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 258844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 259124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 259124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 259124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 259124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 259394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 259394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 259394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 259394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 259674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 259674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 259674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 259674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 259944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 259944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 259944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 259944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 260224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 260224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 260224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 260224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 260494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 260494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 260494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 260494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 260774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 260774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 260774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 260774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 261044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 261044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 261044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 261044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 261324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 261324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 261324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 261324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 261594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 261594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 261594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 261594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 261874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 261874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 261874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 261874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 262144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 262144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 262144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 262144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 262424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 262424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 262424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 262424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 262694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 262694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 262694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 262694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 262974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 262974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 262974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 262974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 263244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 263244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 263244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 263244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 263524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 263524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 263524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 263524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 263794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 263794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 263794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 263794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 264074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 264074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 264074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 264074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 264344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 264344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 264344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 264344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 264624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 264624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 264624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 264624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 264894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 264894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 264894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 264894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 265174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 265174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 265174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 265174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 265444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 265444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 265444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 265444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 265724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 265724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 265724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 265724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 265994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 265994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 265994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 265994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 266274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 266274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 266274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 266274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 266544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 266544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 266544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 266544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 266824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 266824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 266824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 266824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 267094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 267094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 267094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 267094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 267374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 267374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 267374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 267374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 267644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 267644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 267644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 267644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 267924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 267924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 267924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 267924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 268194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 268194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 268194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 268194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 268474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 268474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 268474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 268474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 268744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 268744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 268744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 268744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 269024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 269024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 269024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 269024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 269294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 269294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 269294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 269294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 269574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 269574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 269574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 269574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 269844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 269844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 269844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 269844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 270124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 270124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 270124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 270124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 270394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 270394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 270394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 270394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 270674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 270674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 270674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 270674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 270944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 270944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 270944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 270944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 271224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 271224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 271224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 271224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 271494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 271494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 271494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 271494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 271774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 271774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 271774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 271774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 272044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 272044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 272044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 272044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 272324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 272324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 272324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 272324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 272594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 272594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 272594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 272594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 272874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 272874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 272874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 272874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 273144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 273144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 273144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 273144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 273424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 273424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 273424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 273424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 273694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 273694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 273694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 273694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 273974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 273974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 273974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 273974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 274244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 274244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 274244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 274244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 274524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 274524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 274524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 274524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 274794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 274794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 274794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 274794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 275074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 275074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 275074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 275074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 275344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 275344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 275344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 275344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 275624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 275624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 275624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 275624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 275894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 275894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 275894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 275894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 276174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 276174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 276174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 276174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 276444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 276444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 276444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 276444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 276724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 276724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 276724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 276724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 276994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 276994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 276994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 276994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 277274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 277274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 277274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 277274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 277544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 277544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 277544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 277544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 277824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 277824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 277824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 277824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 278094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 278094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 278094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 278094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 278374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 278374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 278374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 278374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 278644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 278644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 278644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 278644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 278924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 278924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 278924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 278924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 279194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 279194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 279194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 279194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 279474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 279474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 279474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 279474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 279744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 279744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 279744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 279744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 280024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 280024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 280024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 280024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 280294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 280294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 280294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 280294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 280574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 280574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 280574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 280574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 280844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 280844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 280844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 280844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 281124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 281124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 281124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 281124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 281394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 281394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 281394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 281394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 281674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 281674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 281674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 281674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 281944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 281944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 281944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 281944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 282224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 282224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 282224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 282224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 282494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 282494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 282494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 282494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 282774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 282774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 282774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 282774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 283044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 283044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 283044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 283044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 283324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 283324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 283324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 283324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 283594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 283594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 283594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 283594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 283874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 283874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 283874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 283874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 284144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 284144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 284144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 284144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 284424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 284424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 284424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 284424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 284694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 284694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 284694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 284694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 284974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 284974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 284974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 284974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 285244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 285244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 285244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 285244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 285524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 285524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 285524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 285524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 285794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 285794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 285794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 285794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 286074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 286074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 286074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 286074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 286344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 286344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 286344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 286344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 286624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 286624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 286624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 286624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 286894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 286894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 286894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 286894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 287174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 287174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 287174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 287174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 287444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 287444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 287444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 287444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 287724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 287724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 287724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 287724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 287994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 287994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 287994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 287994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 288274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 288274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 288274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 288274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 288544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 288544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 288544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 288544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 288824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 288824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 288824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 288824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 289094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 289094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 289094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 289094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 289374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 289374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 289374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 289374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 289644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 289644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 289644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 289644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 289924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 289924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 289924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 289924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 290194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 290194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 290194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 290194133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 290474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 290474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 290474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 290474411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 290744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 290744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 290744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 290744133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 291024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 291024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 291024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 291024411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 291294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 291294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 291294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 291294133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 291574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 291574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 291574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 291574411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 291844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 291844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 291844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 291844133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 292124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 292124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 292124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 292124411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 292394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 292394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 292394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 292394133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 292674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 292674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 292674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 292674411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 292944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 292944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 292944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 292944133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 293224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 293224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 293224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 293224411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 293494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 293494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 293494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 293494133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 293774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 293774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 293774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 293774411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 294044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 294044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 294044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 294044133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 294324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 294324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 294324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 294324411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 294594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 294594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 294594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 294594133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 294874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 294874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 294874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 294874411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 295144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 295144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 295144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 295144133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 295424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 295424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 295424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 295424411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 295694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 295694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 295694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 295694133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 295974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 295974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 295974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 295974411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 296244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 296244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 296244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 296244133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 296524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 296524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 296524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 296524411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 296794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 296794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 296794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 296794133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 297074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 297074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 297074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 297074411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 297344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 297344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 297344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 297344133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 297624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 297624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 297624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 297624411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 297894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 297894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 297894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 297894133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 298174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 298174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 298174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 298174411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 298444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 298444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 298444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 298444133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 298724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 298724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 298724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 298724411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 298994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 298994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 298994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 298994133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 299274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 299274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 299274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 299274411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 299544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 299544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 299544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 299544133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 299824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 299824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 299824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 299824411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 300094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 300094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 300094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 300094133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 300374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 300374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 300374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 300374411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 300644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 300644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 300644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 300644133 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/TChk171_2174 at time 300924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[1]/TChk171_2174 at time 300924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/TChk171_2174 at time 300924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
WARNING: "/tools/Xilinx/Vivado/2018.3/data/verilog/src/unisims/FDPE.v" Line 171: Timing violation in scope /uart_transmitter_tb/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[3]/TChk171_2174 at time 300924411 ps $width (negedge C &&& CE,(0:0:0),0,notifier) 
