

================================================================
== Vitis HLS Report for 'tpgForeground_Pipeline_VITIS_LOOP_774_2'
================================================================
* Date:           Fri Nov 24 14:57:59 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.26 ns|  6.454 ns|     2.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65538|  18.518 ns|  0.607 ms|    2|  65538|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_774_2  |        0|    65536|         3|          1|          1|  0 ~ 65535|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%boxVCoord_loc_1 = alloca i32 1"   --->   Operation 7 'alloca' 'boxVCoord_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%boxHCoord_loc_1 = alloca i32 1"   --->   Operation 8 'alloca' 'boxHCoord_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color"   --->   Operation 9 'read' 'color_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cmp2_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp2_i"   --->   Operation 10 'read' 'cmp2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%crossHairX_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %crossHairX"   --->   Operation 11 'read' 'crossHairX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%boxColorG_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %boxColorG"   --->   Operation 12 'read' 'boxColorG_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%icmp_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp"   --->   Operation 13 'read' 'icmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1914_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln1914_1"   --->   Operation 14 'read' 'zext_ln1914_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%hMax_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %hMax"   --->   Operation 15 'read' 'hMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%vMax_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %vMax"   --->   Operation 16 'read' 'vMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1914_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln1914"   --->   Operation 17 'read' 'zext_ln1914_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y"   --->   Operation 18 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%boxSize_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxSize"   --->   Operation 19 'read' 'boxSize_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%patternId_val_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %patternId_val_load"   --->   Operation 20 'read' 'patternId_val_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%and10_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and10_i"   --->   Operation 21 'read' 'and10_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tobool_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tobool"   --->   Operation 22 'read' 'tobool_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%and26_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and26_i"   --->   Operation 23 'read' 'and26_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%and4_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and4_i"   --->   Operation 24 'read' 'and4_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%boxColorR_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %boxColorR"   --->   Operation 25 'read' 'boxColorR_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pixOut_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixOut"   --->   Operation 26 'read' 'pixOut_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%boxColorB_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %boxColorB"   --->   Operation 27 'read' 'boxColorB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%loopWidth_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopWidth"   --->   Operation 28 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%boxVCoord_loc_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxVCoord_loc_0"   --->   Operation 29 'read' 'boxVCoord_loc_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%boxHCoord_loc_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxHCoord_loc_0"   --->   Operation 30 'read' 'boxHCoord_loc_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1914_1_cast = zext i9 %zext_ln1914_1_read"   --->   Operation 31 'zext' 'zext_ln1914_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1914_cast = zext i8 %zext_ln1914_read"   --->   Operation 32 'zext' 'zext_ln1914_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %bckgndYUV, void @empty_19, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %ovrlayYUV, void @empty_19, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %boxHCoord_loc_0_read, i16 %boxHCoord_loc_1"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %boxVCoord_loc_0_read, i16 %boxVCoord_loc_1"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln1956 = store i16 0, i16 %x" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 37 'store' 'store_ln1956' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.05>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%x_1 = load i16 %x" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 39 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%boxVCoord_loc_1_load = load i16 %boxVCoord_loc_1" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 40 'load' 'boxVCoord_loc_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%boxHCoord_loc_1_load = load i16 %boxHCoord_loc_1" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1912->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 41 'load' 'boxHCoord_loc_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.07ns)   --->   "%icmp_ln774 = icmp_eq  i16 %x_1, i16 %loopWidth_read" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 42 'icmp' 'icmp_ln774' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (2.07ns)   --->   "%x_2 = add i16 %x_1, i16 1" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 43 'add' 'x_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln774 = br i1 %icmp_ln774, void %for.body6.split, void %for.inc17.loopexit.exitStub" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 44 'br' 'br_ln774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln774 = trunc i16 %x_1" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 45 'trunc' 'trunc_ln774' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1884)   --->   "%or_ln1884 = or i16 %x_1, i16 %y_read" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1884->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 46 'or' 'or_ln1884' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (2.07ns) (out node of the LUT)   --->   "%icmp_ln1884 = icmp_eq  i16 %or_ln1884, i16 0" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1884->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 47 'icmp' 'icmp_ln1884' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1884 = br i1 %icmp_ln1884, void %if.end64.i, void %if.then.i" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1884->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 48 'br' 'br_ln1884' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%hDir_load = load i1 %hDir" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 49 'load' 'hDir_load' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln1887 = br i1 %hDir_load, void %if.then12.i, void %if.else.i" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 50 'br' 'br_ln1887' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.07ns)   --->   "%icmp_ln1889 = icmp_ugt  i16 %boxHCoord_loc_1_load, i16 %hMax_read" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1889->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 51 'icmp' 'icmp_ln1889' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !hDir_load)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%br_ln1889 = br i1 %icmp_ln1889, void %if.end22.i, void %if.then16.i" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1889->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 52 'br' 'br_ln1889' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !hDir_load)> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln1890 = store i1 1, i1 %hDir" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1890->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 53 'store' 'store_ln1890' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !hDir_load & icmp_ln1889)> <Delay = 1.58>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%br_ln1890 = br void %if.end22.i" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1890->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 54 'br' 'br_ln1890' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !hDir_load & icmp_ln1889)> <Delay = 1.58>
ST_2 : Operation 55 [1/1] (2.07ns)   --->   "%icmp_ln1894 = icmp_ugt  i16 %zext_ln1914_1_cast, i16 %boxHCoord_loc_1_load" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1894->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 55 'icmp' 'icmp_ln1894' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & hDir_load)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln1894 = br i1 %icmp_ln1894, void %if.end22.i, void %if.then20.i" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1894->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 56 'br' 'br_ln1894' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & hDir_load)> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln1895 = store i1 0, i1 %hDir" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1895->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 57 'store' 'store_ln1895' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & hDir_load & icmp_ln1894)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln1895 = br void %if.end22.i" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1895->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 58 'br' 'br_ln1895' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & hDir_load & icmp_ln1894)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty_87 = phi i1 0, void %if.then20.i, i1 1, void %if.then16.i, i1 0, void %if.then12.i, i1 1, void %if.else.i"   --->   Operation 59 'phi' 'empty_87' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%vDir_load = load i1 %vDir" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1899->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 60 'load' 'vDir_load' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln1899 = br i1 %vDir_load, void %if.then25.i, void %if.else31.i" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1899->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 61 'br' 'br_ln1899' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.07ns)   --->   "%icmp_ln1901 = icmp_ugt  i16 %boxVCoord_loc_1_load, i16 %vMax_read" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1901->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 62 'icmp' 'icmp_ln1901' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.58ns)   --->   "%br_ln1901 = br i1 %icmp_ln1901, void %if.end38.i, void %if.then29.i" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1901->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 63 'br' 'br_ln1901' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load)> <Delay = 1.58>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln1902 = store i1 1, i1 %vDir" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 64 'store' 'store_ln1902' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load & icmp_ln1901)> <Delay = 1.58>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%br_ln1902 = br void %if.end38.i" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 65 'br' 'br_ln1902' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & !vDir_load & icmp_ln1901)> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (2.07ns)   --->   "%icmp_ln1906 = icmp_ugt  i16 %zext_ln1914_1_cast, i16 %boxVCoord_loc_1_load" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1906->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 66 'icmp' 'icmp_ln1906' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & vDir_load)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%br_ln1906 = br i1 %icmp_ln1906, void %if.end38.i, void %if.then36.i" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1906->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 67 'br' 'br_ln1906' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & vDir_load)> <Delay = 1.58>
ST_2 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln1907 = store i1 0, i1 %vDir" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1907->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 68 'store' 'store_ln1907' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & vDir_load & icmp_ln1906)> <Delay = 1.58>
ST_2 : Operation 69 [1/1] (1.58ns)   --->   "%br_ln1907 = br void %if.end38.i" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1907->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 69 'br' 'br_ln1907' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884 & vDir_load & icmp_ln1906)> <Delay = 1.58>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln1915)   --->   "%empty_86 = phi i1 0, void %if.then36.i, i1 1, void %if.then29.i, i1 0, void %if.then25.i, i1 1, void %if.else31.i"   --->   Operation 70 'phi' 'empty_86' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.07ns)   --->   "%sub_ln1914 = sub i16 %boxHCoord_loc_1_load, i16 %zext_ln1914_cast" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1914->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 71 'sub' 'sub_ln1914' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (2.07ns)   --->   "%add_ln1912 = add i16 %boxHCoord_loc_1_load, i16 %zext_ln1914_cast" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1912->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 72 'add' 'add_ln1912' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.80ns)   --->   "%select_ln1911 = select i1 %empty_87, i16 %sub_ln1914, i16 %add_ln1912" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1911->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 73 'select' 'select_ln1911' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln1912 = store i16 %select_ln1911, i16 %boxHCoord" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1912->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 74 'store' 'store_ln1912' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.07ns)   --->   "%sub_ln1918 = sub i16 %boxVCoord_loc_1_load, i16 %zext_ln1914_cast" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1918->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 75 'sub' 'sub_ln1918' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (2.07ns)   --->   "%add_ln1916 = add i16 %boxVCoord_loc_1_load, i16 %zext_ln1914_cast" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 76 'add' 'add_ln1916' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln1915 = select i1 %empty_86, i16 %sub_ln1918, i16 %add_ln1916" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1915->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 77 'select' 'select_ln1915' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln1916 = store i16 %select_ln1915, i16 %boxVCoord" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 78 'store' 'store_ln1916' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln1911 = store i16 %select_ln1911, i16 %boxHCoord_loc_1" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1911->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 79 'store' 'store_ln1911' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 1.58>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln1915 = store i16 %select_ln1915, i16 %boxVCoord_loc_1" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1915->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 80 'store' 'store_ln1915' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 1.58>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln1922 = br void %if.end64.i" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1922->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 81 'br' 'br_ln1922' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & icmp_ln1884)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.07ns)   --->   "%icmp_ln1963 = icmp_eq  i16 %x_1, i16 %crossHairX_read" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1963->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 82 'icmp' 'icmp_ln1963' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.97ns)   --->   "%or_ln1963 = or i1 %cmp2_i_read, i1 %icmp_ln1963" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1963->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 83 'or' 'or_ln1963' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.93ns)   --->   "%switch_ln1974 = switch i8 %color_read, void %cond.false15.i, i8 0, void %sw.epilog_ifconv, i8 1, void %cond.end.i" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1974->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 84 'switch' 'switch_ln1974' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963)> <Delay = 1.93>
ST_2 : Operation 85 [1/1] (0.99ns)   --->   "%select_ln1975 = select i1 %trunc_ln774, i2 2, i2 1" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 85 'select' 'select_ln1975' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0 & color_read != 1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.58ns)   --->   "%br_ln1975 = br void %cond.end.i" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 86 'br' 'br_ln1975' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0 & color_read != 1)> <Delay = 1.58>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%phi_ln1975 = phi i2 %select_ln1975, void %cond.false15.i, i2 1, void %if.then.i133" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 87 'phi' 'phi_ln1975' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1975 = zext i2 %phi_ln1975" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 88 'zext' 'zext_ln1975' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%whiYuv_2_addr = getelementptr i8 %whiYuv_2, i64 0, i64 %zext_ln1975" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1975->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 89 'getelementptr' 'whiYuv_2_addr' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (2.32ns)   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1974->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 90 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_2 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln1956 = store i16 %x_2, i16 %x" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1956->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 91 'store' 'store_ln1956' <Predicate = (!icmp_ln774)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.31>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln777 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:777]   --->   Operation 92 'specpipeline' 'specpipeline_ln777' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln763 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln763' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln774 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 94 'specloopname' 'specloopname_ln774' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (3.37ns)   --->   "%bckgndYUV_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %bckgndYUV" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 95 'read' 'bckgndYUV_read' <Predicate = (!icmp_ln774)> <Delay = 3.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%pixIn = trunc i24 %bckgndYUV_read" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 96 'trunc' 'pixIn' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%pixIn_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %bckgndYUV_read, i32 8, i32 15" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 97 'partselect' 'pixIn_5' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%pixIn_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %bckgndYUV_read, i32 16, i32 23" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 98 'partselect' 'pixIn_6' <Predicate = (!icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.93ns)   --->   "%switch_ln780 = switch i8 %patternId_val_load_read, void %sw.epilog_ifconv, i8 2, void %sw.bb10, i8 1, void %sw.bb8" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:780]   --->   Operation 99 'switch' 'switch_ln780' <Predicate = (!icmp_ln774)> <Delay = 1.93>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%boxTop = load i16 %boxVCoord_loc_1" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 100 'load' 'boxTop' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%boxLeft = load i16 %boxHCoord_loc_1" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 101 'load' 'boxLeft' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (2.07ns)   --->   "%boxRight = add i16 %boxSize_read, i16 %boxLeft" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1926->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 102 'add' 'boxRight' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (2.07ns)   --->   "%boxBottom = add i16 %boxSize_read, i16 %boxTop" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1928->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 103 'add' 'boxBottom' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (2.07ns)   --->   "%icmp_ln1932 = icmp_ult  i16 %y_read, i16 %boxTop" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 104 'icmp' 'icmp_ln1932' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln1942)   --->   "%xor_ln1932 = xor i1 %icmp_ln1932, i1 1" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 105 'xor' 'xor_ln1932' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (2.07ns)   --->   "%icmp_ln1932_1 = icmp_ult  i16 %y_read, i16 %boxBottom" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 106 'icmp' 'icmp_ln1932_1' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (2.07ns)   --->   "%icmp_ln1937 = icmp_ult  i16 %x_1, i16 %boxLeft" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 107 'icmp' 'icmp_ln1937' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln1942)   --->   "%xor_ln1937 = xor i1 %icmp_ln1937, i1 1" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 108 'xor' 'xor_ln1937' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (2.07ns)   --->   "%icmp_ln1937_1 = icmp_ult  i16 %x_1, i16 %boxRight" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1937->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 109 'icmp' 'icmp_ln1937_1' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln1942)   --->   "%and_ln1942_2 = and i1 %icmp_ln1937_1, i1 %xor_ln1937" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 110 'and' 'and_ln1942_2' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln1942)   --->   "%and_ln1942_1 = and i1 %xor_ln1932, i1 %icmp_ln1932_1" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 111 'and' 'and_ln1942_1' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1942 = and i1 %and_ln1942_1, i1 %and_ln1942_2" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 112 'and' 'and_ln1942' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node pixOut_7)   --->   "%and_ln1947 = and i1 %icmp_read, i1 %trunc_ln774" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1947->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 113 'and' 'and_ln1947' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & and_ln1942)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (1.24ns) (out node of the LUT)   --->   "%pixOut_7 = select i1 %and_ln1947, i8 %boxColorB_read, i8 %boxColorG_read" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1947->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 114 'select' 'pixOut_7' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & and_ln1942)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (1.82ns)   --->   "%br_ln1951 = br void %sw.epilog_ifconv" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1951->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 115 'br' 'br_ln1951' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1 & and_ln1942)> <Delay = 1.82>
ST_3 : Operation 116 [1/2] (2.32ns)   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1974->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 116 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_3 : Operation 117 [1/1] (1.82ns)   --->   "%br_ln1974 = br void %sw.epilog_ifconv" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1974->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 117 'br' 'br_ln1974' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2 & or_ln1963 & color_read != 0)> <Delay = 1.82>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln1912 = store i16 %boxHCoord_loc_1_load, i16 %boxHCoord_loc_1_out" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1912->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 132 'store' 'store_ln1912' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln1916 = store i16 %boxVCoord_loc_1_load, i16 %boxVCoord_loc_1_out" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 133 'store' 'store_ln1916' <Predicate = (icmp_ln774)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 134 'ret' 'ret_ln0' <Predicate = (icmp_ln774)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.45>
ST_4 : Operation 118 [1/1] (1.82ns)   --->   "%br_ln1942 = br i1 %and_ln1942, void %sw.epilog_ifconv, void %if.then97.i" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 118 'br' 'br_ln1942' <Predicate = (!icmp_ln774 & patternId_val_load_read == 1)> <Delay = 1.82>
ST_4 : Operation 119 [1/1] (1.82ns)   --->   "%br_ln1963 = br i1 %or_ln1963, void %sw.epilog_ifconv, void %if.then.i133" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1963->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793]   --->   Operation 119 'br' 'br_ln1963' <Predicate = (!icmp_ln774 & patternId_val_load_read == 2)> <Delay = 1.82>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%pix_4 = phi i8 %boxColorB_read, void %if.then97.i, i8 %pixOut_read, void %cond.end.i, i8 %pixIn_6, void %for.body6.split, i8 %pixIn_6, void %if.end64.i, i8 %pixIn_6, void %sw.bb10, i8 %pixOut_read, void %if.then.i133"   --->   Operation 120 'phi' 'pix_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%pix_3 = phi i8 %pixOut_7, void %if.then97.i, i8 %whiYuv_2_load, void %cond.end.i, i8 %pixIn_5, void %for.body6.split, i8 %pixIn_5, void %if.end64.i, i8 %pixIn_5, void %sw.bb10, i8 240, void %if.then.i133"   --->   Operation 121 'phi' 'pix_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%pix = phi i8 %boxColorR_read, void %if.then97.i, i8 240, void %cond.end.i, i8 %pixIn, void %for.body6.split, i8 %pixIn, void %if.end64.i, i8 %pixIn, void %sw.bb10, i8 240, void %if.then.i133"   --->   Operation 122 'phi' 'pix' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node pixOut_12)   --->   "%pixOut_11 = select i1 %and4_i_read, i8 0, i8 %pix" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1989->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:803]   --->   Operation 123 'select' 'pixOut_11' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_0_2_0_0_0269699)   --->   "%select_ln1993 = select i1 %and26_i_read, i8 0, i8 %pix_4" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1993->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:803]   --->   Operation 124 'select' 'select_ln1993' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_0_2_0_0_0269699 = select i1 %tobool_read, i8 %pix_4, i8 %select_ln1993" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 125 'select' 'p_0_2_0_0_0269699' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (1.24ns) (out node of the LUT)   --->   "%pixOut_12 = select i1 %tobool_read, i8 %pix, i8 %pixOut_11" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778]   --->   Operation 126 'select' 'pixOut_12' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%select_ln1991 = select i1 %and10_i_read, i8 0, i8 %pix_3" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1991->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:803]   --->   Operation 127 'select' 'select_ln1991' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (1.24ns) (out node of the LUT)   --->   "%empty = select i1 %tobool_read, i8 %pix_3, i8 %select_ln1991" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1947->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788]   --->   Operation 128 'select' 'empty' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %p_0_2_0_0_0269699, i8 %empty, i8 %pixOut_12" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:808]   --->   Operation 129 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (3.37ns)   --->   "%write_ln808 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %ovrlayYUV, i24 %p_0" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:808]   --->   Operation 130 'write' 'write_ln808' <Predicate = true> <Delay = 3.37> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln774 = br void %for.body6" [C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:774]   --->   Operation 131 'br' 'br_ln774' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 9.259ns, clock uncertainty: 2.500ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 16 bit ('boxHCoord_loc_1') [34]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of variable 'boxHCoord_loc_0_read' on local variable 'boxHCoord_loc_1' [61]  (1.588 ns)

 <State 2>: 6.058ns
The critical path consists of the following:
	'load' operation 16 bit ('boxHCoord_loc_1_load', C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1912->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788) on local variable 'boxHCoord_loc_1' [68]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln1889', C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1889->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788) [90]  (2.077 ns)
	multiplexor before 'phi' operation 1 bit ('empty_87') [102]  (1.588 ns)
	'phi' operation 1 bit ('empty_87') [102]  (0.000 ns)
	'select' operation 16 bit ('select_ln1911', C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1911->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788) [121]  (0.805 ns)
	'store' operation 0 bit ('store_ln1911', C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1911->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788) of variable 'select_ln1911', C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1911->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788 on local variable 'boxHCoord_loc_1' [127]  (1.588 ns)

 <State 3>: 5.315ns
The critical path consists of the following:
	'load' operation 16 bit ('boxTop', C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788) on local variable 'boxVCoord_loc_1' [131]  (0.000 ns)
	'add' operation 16 bit ('boxBottom', C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1928->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788) [134]  (2.077 ns)
	'icmp' operation 1 bit ('icmp_ln1932_1', C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1932->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788) [137]  (2.077 ns)
	'and' operation 1 bit ('and_ln1942_1', C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788) [142]  (0.000 ns)
	'and' operation 1 bit ('and_ln1942', C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788) [143]  (0.978 ns)
	blocking operation 0.18291 ns on control path)

 <State 4>: 6.454ns
The critical path consists of the following:
	multiplexor before 'phi' operation 8 bit ('pixIn') with incoming values : ('pixIn', C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778) ('pixOut', C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1947->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788) ('whiYuv_2_load', C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1974->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793) [166]  (1.827 ns)
	'phi' operation 8 bit ('pixIn') with incoming values : ('pixIn', C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778) ('pixOut', C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1947->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788) ('whiYuv_2_load', C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1974->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:793) [166]  (0.000 ns)
	'select' operation 8 bit ('empty', C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1947->C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:788) [173]  (1.248 ns)
	fifo write operation ('write_ln808', C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:808) on port 'ovrlayYUV' (C:/Xil_prj/hdmi_out/hdmi_out.runs/hdmi_out_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:808) [175]  (3.380 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
