# Generated by Yosys 0.36 (git sha1 8f07a0d8404, clang 14.0.0-1ubuntu1.1 -fPIC -Os)
autoidx 1
attribute \STRUCTURAL_NETLIST "yes"
attribute \ECO_CHECKSUM "e1586253"
attribute \hdlname "\\top"
attribute \top 1
attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:18.1-54.10"
module \top
  attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:24.8-24.17"
  wire \<const0>
  attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:37.5-45.16|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.43-10.45"
  wire \LUT6_2_inst.I0
  attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:37.5-45.16|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.47-10.49"
  wire \LUT6_2_inst.I1
  attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:37.5-45.16|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.51-10.53"
  wire \LUT6_2_inst.I2
  attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:37.5-45.16|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.55-10.57"
  wire \LUT6_2_inst.I3
  attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:37.5-45.16|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.59-10.61"
  wire \LUT6_2_inst.I4
  attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:37.5-45.16|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.63-10.65"
  wire \LUT6_2_inst.I5
  attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:37.5-45.16|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.33-10.35"
  wire \LUT6_2_inst.O5
  attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:37.5-45.16|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:10.22-10.24"
  wire \LUT6_2_inst.O6
  attribute \DONT_TOUCH 1
  attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:25.25-25.26"
  wire \a
  attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:21.9-21.10"
  wire input 1 \x
  attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:27.8-27.14"
  wire \x_IBUF
  attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:22.10-22.11"
  wire output 2 \y
  attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:29.8-29.14"
  wire \y_OBUF
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:31.7-32.24"
  cell \GND \GND
    connect \G \<const0>
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:37.5-45.16|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:20.30-26.14"
  cell \LUT5 \LUT6_2_inst.LUT5
    parameter \INIT 32'10101010101010101010101010101010
    connect \I0 \x_IBUF
    connect \I1 \a
    connect \I2 \<const0>
    connect \I3 \<const0>
    connect \I4 \<const0>
    connect \O \y_OBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:37.5-45.16|/mnt/c/Users/canpi/Documents/repositories/circuit-disguise/src/../netlist-preparation/cell_map_xilinx_7.v:12.24-19.14"
  cell \LUT6 \LUT6_2_inst.LUT6
    parameter \INIT 64'1010101010101010101010101010101010101010101010101010101010101010
    connect \I0 \x_IBUF
    connect \I1 \a
    connect \I2 \<const0>
    connect \I3 \<const0>
    connect \I4 \<const0>
    connect \I5 \<const0>
    connect \O \a
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:48.5-50.20"
  cell \IBUF \x_IBUF_inst
    parameter \CCIO_EN "TRUE"
    connect \I \x
    connect \O \x_IBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut6x2_benign_loop/outputs_vivado_xilinx_7/netlist.v:51.8-53.15"
  cell \OBUF \y_OBUF_inst
    connect \I \y_OBUF
    connect \O \y
  end
end
