{"Source Block": ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@61:71@HdlIdDef", "  input                 dma_valid_adjacent\n);\n\n  // internal signals\n\n  reg               dac_int_valid_d;\n  reg               dac_filt_int_valid;\n  reg     [15:0]    interp_rate_cic;\n  reg     [ 2:0]    filter_mask_d1;\n  reg               cic_change_rate;\n  reg     [31:0]    interpolation_counter;\n"], "Clone Blocks": [["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@64:74", "  // internal signals\n\n  reg               dac_int_valid_d;\n  reg               dac_filt_int_valid;\n  reg     [15:0]    interp_rate_cic;\n  reg     [ 2:0]    filter_mask_d1;\n  reg               cic_change_rate;\n  reg     [31:0]    interpolation_counter;\n\n  reg               transmit_ready = 1'b1;\n  reg               dma_data_valid = 1'b0;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@62:72", ");\n\n  // internal signals\n\n  reg               dac_int_valid_d;\n  reg               dac_filt_int_valid;\n  reg     [15:0]    interp_rate_cic;\n  reg     [ 2:0]    filter_mask_d1;\n  reg               cic_change_rate;\n  reg     [31:0]    interpolation_counter;\n\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_filter.v@63:73", "\n  // internal signals\n\n  reg               dac_int_valid_d;\n  reg               dac_filt_int_valid;\n  reg     [15:0]    interp_rate_cic;\n  reg     [ 2:0]    filter_mask_d1;\n  reg               cic_change_rate;\n  reg     [31:0]    interpolation_counter;\n\n  reg               transmit_ready = 1'b1;\n"]], "Diff Content": {"Delete": [[66, "  reg               dac_int_valid_d;\n"]], "Add": [[66, "  reg               dac_int_ready;\n"]]}}