Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date             : Tue May 12 00:06:00 2015
| Host             : XCOJAMESM22 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file xilinx_pcie_3_0_7vx_ep_power_routed.rpt -pb xilinx_pcie_3_0_7vx_ep_power_summary_routed.pb
| Design           : xilinx_pcie_3_0_7vx_ep
| Device           : xc7vx690tffg1761-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 4.425 |
| Dynamic (W)              | 4.016 |
| Device Static (W)        | 0.409 |
| Effective TJA (C/W)      | 1.1   |
| Max Ambient (C)          | 80.0  |
| Junction Temperature (C) | 30.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.070 |       11 |       --- |             --- |
| Slice Logic             |     0.028 |     8980 |       --- |             --- |
|   LUT as Logic          |     0.026 |     4189 |    433200 |            0.97 |
|   Register              |     0.002 |     4005 |    866400 |            0.46 |
|   CARRY4                |    <0.001 |      109 |    108300 |            0.10 |
|   Others                |     0.000 |      236 |       --- |             --- |
|   LUT as Shift Register |     0.000 |       56 |    174200 |            0.03 |
| Signals                 |     0.060 |     9488 |       --- |             --- |
| Block RAM               |     0.162 |       13 |      1470 |            0.88 |
| MMCM                    |     0.109 |        1 |        20 |            5.00 |
| PCIE                    |     0.334 |        1 |       --- |             --- |
| I/O                     |     0.002 |        5 |       850 |            0.59 |
| GTH                     |     3.251 |        8 |       --- |             --- |
| Static Power            |     0.409 |          |           |                 |
| Total                   |     4.425 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.334 |       1.104 |      0.230 |
| Vccaux    |       1.800 |     0.114 |       0.060 |      0.054 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.016 |       0.010 |      0.006 |
| MGTAVcc   |       1.000 |     1.676 |       1.647 |      0.029 |
| MGTAVtt   |       1.200 |     0.963 |       0.955 |      0.008 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                         | Domain                                                                                                                     | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz_mux_x0y1                                                                                                                           | vc709_pcie_x8_gen3_support_i/pipe_clock_i/gen3_reg2_reg_0                                                                  |             4.0 |
| clk_125mhz_x0y1                                                                                                                               | vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_125mhz                                                                       |             8.0 |
| clk_250mhz_mux_x0y1                                                                                                                           | vc709_pcie_x8_gen3_support_i/pipe_clock_i/gen3_reg2_reg_0                                                                  |             4.0 |
| clk_250mhz_x0y1                                                                                                                               | vc709_pcie_x8_gen3_support_i/pipe_clock_i/clk_250mhz                                                                       |             4.0 |
| mmcm_fb                                                                                                                                       | vc709_pcie_x8_gen3_support_i/pipe_clock_i/mmcm_fb                                                                          |            10.0 |
| sys_clk                                                                                                                                       | sys_clk_p                                                                                                                  |            10.0 |
| userclk1                                                                                                                                      | vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk1                                                                         |             2.0 |
| userclk2                                                                                                                                      | vc709_pcie_x8_gen3_support_i/pipe_clock_i/userclk2                                                                         |             4.0 |
| vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i/TXOUTCLK | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_txoutclk_out |            10.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------+-----------+
| Name                                                                           | Power (W) |
+--------------------------------------------------------------------------------+-----------+
| xilinx_pcie_3_0_7vx_ep                                                         |     4.016 |
|   pcie_app_7vx_i                                                               |     0.026 |
|     PIO_i                                                                      |     0.024 |
|       PIO_EP                                                                   |     0.024 |
|         EP_INTR_CTRL                                                           |    <0.001 |
|         EP_MEM                                                                 |     0.013 |
|           EP_MEM                                                               |     0.011 |
|         EP_RX                                                                  |     0.005 |
|         EP_TX                                                                  |     0.006 |
|       PIO_TO                                                                   |    <0.001 |
|   vc709_pcie_x8_gen3_support_i                                                 |     3.988 |
|     pipe_clock_i                                                               |     0.111 |
|     vc709_pcie_x8_gen3_i                                                       |     3.876 |
|       inst                                                                     |     3.876 |
|         gt_top_i                                                               |     3.352 |
|           pipe_wrapper_i                                                       |     3.352 |
|             pipe_lane[0].gt_wrapper_i                                          |     0.407 |
|               cpllPDInst                                                       |    <0.001 |
|             pipe_lane[0].pipe_drp_i                                            |     0.001 |
|             pipe_lane[0].pipe_eq.pipe_eq_i                                     |     0.005 |
|               rxeq_scan_i                                                      |     0.001 |
|             pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i |     0.001 |
|               qpll_drp_i                                                       |     0.001 |
|               qpll_wrapper_i                                                   |    <0.001 |
|             pipe_lane[0].pipe_rate_i                                           |     0.003 |
|             pipe_lane[0].pipe_sync_i                                           |    <0.001 |
|             pipe_lane[0].pipe_user_i                                           |     0.001 |
|             pipe_lane[1].gt_wrapper_i                                          |     0.407 |
|               cpllPDInst                                                       |    <0.001 |
|             pipe_lane[1].pipe_drp_i                                            |     0.001 |
|             pipe_lane[1].pipe_eq.pipe_eq_i                                     |     0.005 |
|               rxeq_scan_i                                                      |     0.001 |
|             pipe_lane[1].pipe_rate_i                                           |     0.003 |
|             pipe_lane[1].pipe_sync_i                                           |    <0.001 |
|             pipe_lane[1].pipe_user_i                                           |     0.001 |
|             pipe_lane[2].gt_wrapper_i                                          |     0.407 |
|               cpllPDInst                                                       |    <0.001 |
|             pipe_lane[2].pipe_drp_i                                            |     0.001 |
|             pipe_lane[2].pipe_eq.pipe_eq_i                                     |     0.005 |
|               rxeq_scan_i                                                      |     0.001 |
|             pipe_lane[2].pipe_rate_i                                           |     0.003 |
|             pipe_lane[2].pipe_sync_i                                           |    <0.001 |
|             pipe_lane[2].pipe_user_i                                           |     0.001 |
|             pipe_lane[3].gt_wrapper_i                                          |     0.407 |
|               cpllPDInst                                                       |    <0.001 |
|             pipe_lane[3].pipe_drp_i                                            |     0.001 |
|             pipe_lane[3].pipe_eq.pipe_eq_i                                     |     0.005 |
|               rxeq_scan_i                                                      |     0.001 |
|             pipe_lane[3].pipe_rate_i                                           |     0.003 |
|             pipe_lane[3].pipe_sync_i                                           |    <0.001 |
|             pipe_lane[3].pipe_user_i                                           |     0.002 |
|             pipe_lane[4].gt_wrapper_i                                          |     0.407 |
|               cpllPDInst                                                       |    <0.001 |
|             pipe_lane[4].pipe_drp_i                                            |     0.001 |
|             pipe_lane[4].pipe_eq.pipe_eq_i                                     |     0.005 |
|               rxeq_scan_i                                                      |     0.001 |
|             pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i |     0.001 |
|               qpll_drp_i                                                       |     0.001 |
|               qpll_wrapper_i                                                   |    <0.001 |
|             pipe_lane[4].pipe_rate_i                                           |     0.003 |
|             pipe_lane[4].pipe_sync_i                                           |    <0.001 |
|             pipe_lane[4].pipe_user_i                                           |     0.001 |
|             pipe_lane[5].gt_wrapper_i                                          |     0.407 |
|               cpllPDInst                                                       |    <0.001 |
|             pipe_lane[5].pipe_drp_i                                            |     0.001 |
|             pipe_lane[5].pipe_eq.pipe_eq_i                                     |     0.005 |
|               rxeq_scan_i                                                      |     0.001 |
|             pipe_lane[5].pipe_rate_i                                           |     0.003 |
|             pipe_lane[5].pipe_sync_i                                           |    <0.001 |
|             pipe_lane[5].pipe_user_i                                           |     0.001 |
|             pipe_lane[6].gt_wrapper_i                                          |     0.407 |
|               cpllPDInst                                                       |    <0.001 |
|             pipe_lane[6].pipe_drp_i                                            |     0.001 |
|             pipe_lane[6].pipe_eq.pipe_eq_i                                     |     0.005 |
|               rxeq_scan_i                                                      |     0.001 |
|             pipe_lane[6].pipe_rate_i                                           |     0.003 |
|             pipe_lane[6].pipe_sync_i                                           |    <0.001 |
|             pipe_lane[6].pipe_user_i                                           |     0.001 |
|             pipe_lane[7].gt_wrapper_i                                          |     0.407 |
|               cpllPDInst                                                       |    <0.001 |
|             pipe_lane[7].pipe_drp_i                                            |     0.001 |
|             pipe_lane[7].pipe_eq.pipe_eq_i                                     |     0.005 |
|               rxeq_scan_i                                                      |     0.002 |
|             pipe_lane[7].pipe_rate_i                                           |     0.003 |
|             pipe_lane[7].pipe_sync_i                                           |    <0.001 |
|             pipe_lane[7].pipe_user_i                                           |     0.001 |
|             pipe_reset_i                                                       |     0.003 |
|             qpll_reset.qpll_reset_i                                            |     0.002 |
|         pcie_top_i                                                             |     0.523 |
|           force_adapt_i                                                        |     0.003 |
|           pcie_7vx_i                                                           |     0.506 |
|             pcie_bram_7vx_i                                                    |     0.158 |
|               cpl_fifo                                                         |     0.068 |
|                 genblk1.CPL_FIFO_16KB.U0                                       |     0.068 |
|               replay_buffer                                                    |     0.054 |
|                 U0                                                             |     0.054 |
|               req_fifo                                                         |     0.036 |
|                 U0                                                             |     0.036 |
|           pcie_init_ctrl_7vx_i                                                 |    <0.001 |
|           pcie_tlp_tph_tbl_7vx_i                                               |     0.013 |
+--------------------------------------------------------------------------------+-----------+


