v 4
file . "implementation.vhdl" "c9866b1ff4f00d3104fba4162791981853f40c63" "20250722174007.165":
  entity implementation at 1( 0) + 0 on 55;
  architecture structural of implementation at 28( 852) + 0 on 56;
file . "pre_processing/input_pre_processing.vhdl" "94cb968e5c1e0b94b64c603dd58fd9c5da70cbb3" "20250722174007.064":
  entity input_pre_processing at 1( 0) + 0 on 51;
  architecture behavioral of input_pre_processing at 23( 686) + 0 on 52;
file . "queue/queue.vhdl" "0bca41af85d693bade353b5692f9533027abd89e" "20250722174006.962":
  entity queue at 1( 0) + 0 on 47;
  architecture behavioral of queue at 35( 981) + 0 on 48;
file . "llc/trigger_closer_count_0_sliding_window_entity.vhdl" "a341da70c3991eb2ac6f3fff785c2d265cfd9e33" "20250722174006.786":
  entity trigger_closer_count_0_sliding_window_entity at 1( 0) + 0 on 43;
  architecture behavioral of trigger_closer_count_0_sliding_window_entity at 29( 838) + 0 on 44;
file . "llc/is_good_output_stream_entity.vhdl" "4f973669cafccde71ab92ee121d1d2f2d0019850" "20250722174006.610":
  entity is_good_output_stream_entity at 1( 0) + 0 on 39;
  architecture behavioral of is_good_output_stream_entity at 31( 908) + 0 on 40;
file . "llc/evaluator.vhdl" "f1dcf44f16f4504909b7af413ab3d69d49ff9b2f" "20250722174006.432":
  entity evaluator at 1( 0) + 0 on 35;
  architecture mixed of evaluator at 37( 1026) + 0 on 36;
file . "llc/lat_input_stream_entity.vhdl" "e505ee3b32a0741c4582c95d68aad5c030cdcd97" "20250722174006.258":
  entity lat_input_stream_entity at 1( 0) + 0 on 31;
  architecture behavioral of lat_input_stream_entity at 24( 571) + 0 on 32;
file . "hlc/time_unit.vhdl" "0d2361b4c77963ba87339db5070c27014f4d48b1" "20250722174006.083":
  entity time_unit at 1( 0) + 0 on 27;
  architecture behavioral of time_unit at 13( 228) + 0 on 28;
file . "hlc/scheduler.vhdl" "6959e93088864083439732e2b3439cf9219d21d2" "20250722174005.983":
  entity scheduler at 1( 0) + 0 on 23;
  architecture behavioral of scheduler at 22( 530) + 0 on 24;
file . "hlc/check_new_input.vhdl" "0372bc4d5f396e0a5fc13de56eb7c4171e9214b0" "20250722174005.790":
  entity check_new_input at 1( 0) + 0 on 19;
  architecture behavioral of check_new_input at 14( 266) + 0 on 20;
file . "hlc/hl_qinterface.vhdl" "465474d61cc82c0a5e801495d2a193b5f6f486a3" "20250722174005.622":
  entity hlqinterface at 1( 0) + 0 on 15;
  architecture behavioral of hlqinterface at 44( 1223) + 0 on 16;
file . "my_array_package.vhdl" "3d61f698155627714a2abc59d9c87daf7a038737" "20250722174005.444":
  package array_type_pkg at 1( 0) + 0 on 11 body;
  package body array_type_pkg at 26( 1377) + 0 on 12;
file . "my_math_package.vhdl" "688f5ee99530b4bd8b0dd7201a9fc94ac53674a7" "20250722174005.531":
  package my_math_pkg at 1( 0) + 0 on 13 body;
  package body my_math_pkg at 14( 438) + 0 on 14;
file . "hlc/high_level_controller.vhdl" "17043811657152307c9778bfe395a0f20d1b9f2a" "20250722174005.707":
  entity high_level_controller at 1( 0) + 0 on 17;
  architecture mixed of high_level_controller at 30( 906) + 0 on 18;
file . "hlc/event_delay.vhdl" "82b1e75d515280a2100f635442c83b83d917acfc" "20250722174005.876":
  entity event_delay at 1( 0) + 0 on 21;
  architecture behavioral of event_delay at 29( 766) + 0 on 22;
file . "hlc/extInterface.vhdl" "139e7c33f64459c14d8ca242bfd2df3058be00ff" "20250722174006.066":
  entity extinterface at 1( 0) + 0 on 25;
  architecture behavioral of extinterface at 26( 696) + 0 on 26;
file . "llc/trigger_closer_output_stream_entity.vhdl" "71428f584fb82c22112e92bd8b47e705acc297ca" "20250722174006.172":
  entity trigger_closer_output_stream_entity at 1( 0) + 0 on 29;
  architecture behavioral of trigger_closer_output_stream_entity at 36( 930) + 0 on 30;
file . "llc/lon_input_stream_entity.vhdl" "b41fea53052dcc127bca99b08948e42361214898" "20250722174006.344":
  entity lon_input_stream_entity at 1( 0) + 0 on 33;
  architecture behavioral of lon_input_stream_entity at 24( 571) + 0 on 34;
file . "llc/low_level_controller.vhdl" "96c8a460535b9e470e344ca5aadaccf1b44b0b03" "20250722174006.520":
  entity low_level_controller at 1( 0) + 0 on 37;
  architecture mixed of low_level_controller at 29( 728) + 0 on 38;
file . "llc/distance_output_stream_entity.vhdl" "1de26344eddc859c013e72566fce5006e189947e" "20250722174006.698":
  entity distance_output_stream_entity at 1( 0) + 0 on 41;
  architecture behavioral of distance_output_stream_entity at 35( 883) + 0 on 42;
file . "llc/closer_output_stream_entity.vhdl" "86ac8aaf7c03bff28d2b4a3b6a1c877a1e8c4ae3" "20250722174006.874":
  entity closer_output_stream_entity at 1( 0) + 0 on 45;
  architecture behavioral of closer_output_stream_entity at 33( 895) + 0 on 46;
file . "monitor.vhdl" "d94aa25bbf5df6a22f2ada317e183ae14fbb985b" "20250722174007.046":
  entity monitor at 1( 0) + 0 on 49;
  architecture mixed of monitor at 27( 844) + 0 on 50;
file . "pre_processing/clock_pre_processing.vhdl" "f79bdce42c8045e867f60590ddcd0a419cf6a4fb" "20250722174007.081":
  entity clock_pre_processing at 1( 0) + 0 on 53;
  architecture behaviour of clock_pre_processing at 15( 275) + 0 on 54;
