
clpd6720_internals.h,8017
#define __CLPD6720_INTERNALS_H__30,958
#define SOCKET_0_START_INDEX 37,1303
#define SOCKET_0_END_INDEX 38,1342
#define SOCKET_1_START_INDEX 39,1381
#define SOCKET_1_END_INDEX 40,1420
#define DEVICE_0_START_INDEX 41,1459
#define DEVICE_0_END_INDEX 42,1498
#define DEVICE_1_START_INDEX 43,1537
#define DEVICE_1_END_INDEX 44,1576
#define CHIP_REVISION_IDX 51,1927
#define INTERFACE_STATUS_IDX 52,1967
#define POWER_CTRL_IDX 53,2007
#define INTERRUPT_CTRL_IDX 54,2047
#define CARD_STATUS_CHANGE_IDX 55,2087
#define MGMT_INT_CFG_IDX 56,2127
#define MAPPING_ENABLE_IDX 57,2167
#define IO_WINDOW_CTRL_IDX 58,2207
#define MISC_CTRL_1_IDX 59,2247
#define MISC_CTRL_2_IDX 60,2287
#define FIFO_CTRL_IDX 61,2327
#define CHIP_INFO_IDX 62,2367
#define ATA_CTRL_IDX 63,2407
#define IO_MAP_0_START_LO_IDX 65,2448
#define IO_MAP_0_START_HI_IDX 66,2488
#define IO_MAP_0_END_LO_IDX 67,2528
#define IO_MAP_0_END_HI_IDX 68,2568
#define IO_MAP_0_OFFSET_LO_IDX 69,2608
#define IO_MAP_0_OFFSET_HI_IDX 70,2648
#define IO_MAP_1_START_LO_IDX 72,2689
#define IO_MAP_1_START_HI_IDX 73,2729
#define IO_MAP_1_END_LO_IDX 74,2769
#define IO_MAP_1_END_HI_IDX 75,2809
#define IO_MAP_1_OFFSET_LO_IDX 76,2849
#define IO_MAP_1_OFFSET_HI_IDX 77,2889
#define MAP_0_START_LO_IDX 79,2930
#define MAP_0_START_HI_IDX 80,2970
#define MAP_0_END_LO_IDX 81,3010
#define MAP_0_END_HI_IDX 82,3050
#define MAP_0_OFFSET_LO_IDX 83,3090
#define MAP_0_OFFSET_HI_IDX 84,3130
#define MAP_1_START_LO_IDX 86,3171
#define MAP_1_START_HI_IDX 87,3211
#define MAP_1_END_LO_IDX 88,3251
#define MAP_1_END_HI_IDX 89,3291
#define MAP_1_OFFSET_LO_IDX 90,3331
#define MAP_1_OFFSET_HI_IDX 91,3371
#define MAP_2_START_LO_IDX 93,3412
#define MAP_2_START_HI_IDX 94,3452
#define MAP_2_END_LO_IDX 95,3492
#define MAP_2_END_HI_IDX 96,3532
#define MAP_2_OFFSET_LO_IDX 97,3572
#define MAP_2_OFFSET_HI_IDX 98,3612
#define MAP_3_START_LO_IDX 100,3653
#define MAP_3_START_HI_IDX 101,3693
#define MAP_3_END_LO_IDX 102,3733
#define MAP_3_END_HI_IDX 103,3773
#define MAP_3_OFFSET_LO_IDX 104,3813
#define MAP_3_OFFSET_HI_IDX 105,3853
#define MAP_4_START_LO_IDX 107,3894
#define MAP_4_START_HI_IDX 108,3934
#define MAP_4_END_LO_IDX 109,3974
#define MAP_4_END_HI_IDX 110,4014
#define MAP_4_OFFSET_LO_IDX 111,4054
#define MAP_4_OFFSET_HI_IDX 112,4094
#define SETUP_TIMING_0_IDX 114,4135
#define COMMAND_TIMING_0_IDX 115,4175
#define RECOVERY_TIMING_0_IDX 116,4215
#define SETUP_TIMING_1_IDX 118,4256
#define COMMAND_TIMING_1_IDX 119,4296
#define RECOVERY_TIMING_1_IDX 120,4336
#define REVISION_MASK 125,4585
#define INTERFACE_ID_MASK 127,4620
#define INTERFACE_ID_IO 128,4654
#define INTERFACE_ID_MEM 129,4688
#define INTERFACE_ID_MEM_IO 130,4722
#define BVD_MASK 135,4968
#define BVD_BATTERY_OK 136,5002
#define BVD_BATTERY_LOW 137,5036
#define CD_1_MASK 140,5132
#define CD_2_MASK 141,5166
#define CD_MASK 142,5200
#define CD_CARD_PRESENT 143,5253
#define CD_CARD_MISSING 144,5287
#define SOCKET_WRITE_PROTECT_MASK 147,5391
#define READY_MASK 148,5431
#define CARD_POWER_MASK 149,5471
#define VPP_VALID_MASK 150,5511
#define VPP1_POWER_OFF 156,5761
#define VPP1_POWER_VCC 157,5794
#define VPP1_POWER_12V 158,5827
#define VCC_POWER_ENABLE 159,5860
#define AUTO_POWER_ENABLE 160,5893
#define CARD_ENABLE 161,5926
#define IRQ_LEVEL_MASK 166,6172
#define MGMT_INT_ON_IRQ 167,6207
#define MGMT_INT_ON_INTR 168,6242
#define CARD_IS_MEM 169,6277
#define CARD_IS_IO 170,6312
#define CARD_RESET 171,6347
#define BVD1_IS_RI 172,6382
#define BVD1_IS_STATUS_CHANGE 173,6417
#define BATTERY_DEAD_CHANGE_MASK 183,6829
#define STATUS_CHANGE_MASK 184,6878
#define BATTERY_WARNING_CHANGE_MASK 186,6928
#define READY_CHANGE_MASK 187,6977
#define CARD_DETECT_CHANGE_MASK 188,7026
#define BATTERY_DEAD_CHANGE_ENABLE 198,7468
#define STATUS_CHANGE_ENABLE 199,7512
#define BATTERY_WARNING_CHANGE_ENABLE 200,7556
#define READY_CHANGE_ENABLE 201,7600
#define CARD_DETECT_CHANGE_ENABLE 202,7644
#define MGMT_IRQ_MASK 203,7688
#define MGMT_IRQ_SHIFT 204,7732
#define IRQ_DISABLE 211,8120
#define IRQ_3 212,8159
#define IRQ_4 213,8198
#define IRQ_5 214,8237
#define IRQ_7 215,8276
#define IRQ_9 216,8315
#define IRQ_10 217,8354
#define IRQ_11 218,8393
#define IRQ_12 219,8432
#define IRQ_14 220,8471
#define IRQ_15 221,8510
#define ALL_DISABLE 226,8759
#define MAP_0_ENABLE 227,8793
#define MAP_1_ENABLE 228,8827
#define MAP_2_ENABLE 229,8861
#define MAP_3_ENABLE 230,8895
#define MAP_4_ENABLE 231,8929
#define IO_MAP_0_ENABLE 232,8963
#define IO_MAP_1_ENABLE 233,8997
#define MAP_0_MASK 235,9032
#define MAP_1_MASK 236,9066
#define MAP_2_MASK 237,9100
#define MAP_3_MASK 238,9134
#define MAP_4_MASK 239,9168
#define IO_MAP_0_MASK 240,9202
#define IO_MAP_1_MASK 241,9236
#define IO_WINDOW_0_SIZE_8_BIT 246,9483
#define IO_WINDOW_0_SIZE_16_BIT 247,9528
#define IO_WINDOW_0_FIXED_SIZE 249,9574
#define IO_WINDOW_0_AUTO_SIZE 250,9619
#define IO_WINDOW_0_TIMING_SELECT_0 252,9665
#define IO_WINDOW_0_TIMING_SELECT_1 253,9710
#define IO_WINDOW_1_SIZE_8_BIT 255,9756
#define IO_WINDOW_1_SIZE_16_BIT 256,9801
#define IO_WINDOW_1_FIXED_SIZE 258,9847
#define IO_WINDOW_1_AUTO_SIZE 259,9892
#define IO_WINDOW_1_TIMING_SELECT_0 261,9938
#define IO_WINDOW_1_TIMING_SELECT_1 262,9983
#define MEM_WINDOW_DATA_SIZE_8_BIT 268,10267
#define MEM_WINDOW_DATA_SIZE_16_BIT 269,10312
#define CARD_TIMER_SELECT_MASK 274,10593
#define CARD_TIMER_SELECT_0 275,10631
#define CARD_TIMER_SELECT_1 276,10669
#define WRITE_ENABLE 281,10946
#define WRITE_PROTECT 282,10983
#define WRITE_PROTECT_MASK 283,11020
#define REG_PIN_INACTIVE 285,11058
#define REG_PIN_ACTIVE 286,11095
#define COMMON_MEM 287,11132
#define ATTRIBUTE_MEM 288,11181
#define POWER_5V_DETECT_MASK 293,11438
#define VCC_5V 295,11478
#define VCC_3V 296,11517
#define MGMT_INT_LEVEL 298,11557
#define MGMT_INT_PULSE 299,11596
#define SYS_IRQ_LEVEL 301,11636
#define SYS_IRQ_PULSE 302,11675
#define SPEAKER_DISABLE 304,11715
#define SPEAKER_ENABLE 305,11754
#define INPACK_IGNORED 307,11794
#define INPACK_ENABLE 308,11833
#define FIFO_STATUS_MASK 314,12132
#define FIFO_NOT_EMPTY 315,12167
#define FIFO_EMPTY 316,12202
#define FIFO_FLUSH 319,12291
#define NORMAL_CLOCK 324,12536
#define BYPASS_FREQ_SYNTH 325,12575
#define RUN_CLOCK_ALWAYS 327,12615
#define STOP_CLOCK_WHEN_POSSIBLE 328,12654
#define LOW_POWER_DYNAMIC_MODE 329,12693
#define SUSPEND_POWER_MODE 331,12753
#define NORMAL_POWER_MODE 332,12792
#define VDD_3V_CORE_MODE 334,12832
#define VDD_5V_CORE_MODE 335,12871
#define IRQ12_NORMAL_MODE 337,12911
#define IRQ12_LED_MODE 338,12950
#define BIT7_NORMAL_MODE 340,12990
#define BIT7_TRISTATE_MODE 341,13029
#define NON_DMA_MODE 343,13069
#define DMA_MODE 344,13108
#define IRQ15_NORMAL_MODE 346,13148
#define IRQ15_RI_MODE 347,13187
#define CHIP_REV_LEVEL_MASK 352,13438
#define CHIP_REV_LEVEL_SHIFT 353,13476
#define DUAL_SLOT_MASK 355,13512
#define CHIP_ID_MASK 357,13551
#define ATA_MODE_ENABLE 362,13796
#define ATA_MODE_DISABLE 363,13831
#define SPEAKER_IS_LED_INPUT 365,13867
#define ATA_ADDR_BITS_MASK 367,13903
#define SOCKET_PULLUP_ENABLE 372,14145
#define SOCKET_PULLUP_DISABLE 373,14184
#define DMA_DISABLE 375,14224
#define DMA_ENABLE_INPACK 376,14263
#define DMA_ENABLE_WP_IOIS16 377,14302
#define DMA_ENABLE_BVD2_SPKR 378,14341
#define PRESCALAR_MASK 385,14667
#define PRESCALAR_1 386,14700
#define PRESCALAR_16 387,14733
#define PRESCALAR_256 388,14766
#define PRESCALAR_4096 389,14799
#define MAX_LOCAL_ADDR 397,15043
#define MAX_PCMCIA_ADDR 398,15083
#define WINDOW_ADDR_MASK 400,15124
#define WINDOW_ADDR_LO_MASK 401,15164
#define WINDOW_ADDR_LO_SHIFT 402,15204
#define WINDOW_ADDR_HI_MASK 403,15244
#define WINDOW_ADDR_HI_SHIFT 404,15284
#define WINDOW_OFFSET_MASK 406,15325
#define WINDOW_OFFSET_LO_MASK 407,15367
#define WINDOW_OFFSET_LO_SHIFT 408,15409
#define WINDOW_OFFSET_HI_MASK 409,15451
#define WINDOW_OFFSET_HI_SHIFT 410,15493
