Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/vladi/Desktop/PR2_Hizgil/Test_isim_beh.exe -prj C:/Users/vladi/Desktop/PR2_Hizgil/Test_beh.prj work.Test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/vladi/Desktop/PR2_Hizgil/SEG_Decoder.v" into library work
Analyzing Verilog file "C:/Users/vladi/Desktop/PR2_Hizgil/Divider.v" into library work
Analyzing Verilog file "C:/Users/vladi/Desktop/PR2_Hizgil/VariantTable.v" into library work
Analyzing Verilog file "C:/Users/vladi/Desktop/PR2_Hizgil/Filter.v" into library work
Analyzing Verilog file "C:/Users/vladi/Desktop/PR2_Hizgil/Dysplay.v" into library work
Analyzing Verilog file "C:/Users/vladi/Desktop/PR2_Hizgil/Top.v" into library work
Analyzing Verilog file "C:/Users/vladi/Desktop/PR2_Hizgil/Test.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Filter
Compiling module VariantTable
Compiling module Divider
Compiling module SEG_Decoder
Compiling module Dysplay
Compiling module Top
Compiling module Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Users/vladi/Desktop/PR2_Hizgil/Test_isim_beh.exe
Fuse Memory Usage: 27676 KB
Fuse CPU Usage: 374 ms
