Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (win64) Build 1034051 Fri Oct  3 17:14:12 MDT 2014
| Date         : Fri Nov 21 18:59:20 2014
| Host         : Antonin-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file display_test_timing_summary_routed.rpt -rpx display_test_timing_summary_routed.rpx
| Design       : display_test
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.10 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.621        0.000                      0                  172        0.167        0.000                      0                  172        4.500        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.621        0.000                      0                  172        0.167        0.000                      0                  172        4.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 column_reader_inst/count_wait_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_reader_inst/strip_reg[0][0][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.963ns (23.411%)  route 3.150ns (76.589%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.879     5.641    column_reader_inst/clk_IBUF_BUFG
    SLICE_X113Y43                                                     r  column_reader_inst/count_wait_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDCE (Prop_fdce_C_Q)         0.419     6.060 f  column_reader_inst/count_wait_reg[3]/Q
                         net (fo=2, routed)           1.064     7.125    column_reader_inst/count_wait[3]
    SLICE_X113Y43        LUT6 (Prop_lut6_I2_O)        0.296     7.421 f  column_reader_inst/count_wait[31]_i_5/O
                         net (fo=1, routed)           0.918     8.339    column_reader_inst/n_0_count_wait[31]_i_5
    SLICE_X113Y47        LUT6 (Prop_lut6_I1_O)        0.124     8.463 f  column_reader_inst/count_wait[31]_i_2/O
                         net (fo=34, routed)          0.552     9.015    column_reader_inst/n_0_count_wait[31]_i_2
    SLICE_X111Y46        LUT5 (Prop_lut5_I3_O)        0.124     9.139 r  column_reader_inst/strip[19][0][0]_i_1/O
                         net (fo=40, routed)          0.616     9.755    column_reader_inst/n_0_strip[19][0][0]_i_1
    SLICE_X110Y45        FDCE                                         r  column_reader_inst/strip_reg[0][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.699    15.182    column_reader_inst/clk_IBUF_BUFG
    SLICE_X110Y45                                                     r  column_reader_inst/strip_reg[0][0][0]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X110Y45        FDCE (Setup_fdce_C_CE)      -0.205    15.376    column_reader_inst/strip_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 column_reader_inst/count_wait_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_reader_inst/strip_reg[11][0][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.963ns (23.411%)  route 3.150ns (76.589%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.879     5.641    column_reader_inst/clk_IBUF_BUFG
    SLICE_X113Y43                                                     r  column_reader_inst/count_wait_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDCE (Prop_fdce_C_Q)         0.419     6.060 f  column_reader_inst/count_wait_reg[3]/Q
                         net (fo=2, routed)           1.064     7.125    column_reader_inst/count_wait[3]
    SLICE_X113Y43        LUT6 (Prop_lut6_I2_O)        0.296     7.421 f  column_reader_inst/count_wait[31]_i_5/O
                         net (fo=1, routed)           0.918     8.339    column_reader_inst/n_0_count_wait[31]_i_5
    SLICE_X113Y47        LUT6 (Prop_lut6_I1_O)        0.124     8.463 f  column_reader_inst/count_wait[31]_i_2/O
                         net (fo=34, routed)          0.552     9.015    column_reader_inst/n_0_count_wait[31]_i_2
    SLICE_X111Y46        LUT5 (Prop_lut5_I3_O)        0.124     9.139 r  column_reader_inst/strip[19][0][0]_i_1/O
                         net (fo=40, routed)          0.616     9.755    column_reader_inst/n_0_strip[19][0][0]_i_1
    SLICE_X110Y45        FDCE                                         r  column_reader_inst/strip_reg[11][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.699    15.182    column_reader_inst/clk_IBUF_BUFG
    SLICE_X110Y45                                                     r  column_reader_inst/strip_reg[11][0][0]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X110Y45        FDCE (Setup_fdce_C_CE)      -0.205    15.376    column_reader_inst/strip_reg[11][0][0]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 column_reader_inst/count_wait_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_reader_inst/strip_reg[18][0][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.963ns (23.411%)  route 3.150ns (76.589%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.879     5.641    column_reader_inst/clk_IBUF_BUFG
    SLICE_X113Y43                                                     r  column_reader_inst/count_wait_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDCE (Prop_fdce_C_Q)         0.419     6.060 f  column_reader_inst/count_wait_reg[3]/Q
                         net (fo=2, routed)           1.064     7.125    column_reader_inst/count_wait[3]
    SLICE_X113Y43        LUT6 (Prop_lut6_I2_O)        0.296     7.421 f  column_reader_inst/count_wait[31]_i_5/O
                         net (fo=1, routed)           0.918     8.339    column_reader_inst/n_0_count_wait[31]_i_5
    SLICE_X113Y47        LUT6 (Prop_lut6_I1_O)        0.124     8.463 f  column_reader_inst/count_wait[31]_i_2/O
                         net (fo=34, routed)          0.552     9.015    column_reader_inst/n_0_count_wait[31]_i_2
    SLICE_X111Y46        LUT5 (Prop_lut5_I3_O)        0.124     9.139 r  column_reader_inst/strip[19][0][0]_i_1/O
                         net (fo=40, routed)          0.616     9.755    column_reader_inst/n_0_strip[19][0][0]_i_1
    SLICE_X110Y45        FDCE                                         r  column_reader_inst/strip_reg[18][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.699    15.182    column_reader_inst/clk_IBUF_BUFG
    SLICE_X110Y45                                                     r  column_reader_inst/strip_reg[18][0][0]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X110Y45        FDCE (Setup_fdce_C_CE)      -0.205    15.376    column_reader_inst/strip_reg[18][0][0]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 column_reader_inst/count_wait_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_reader_inst/strip_reg[2][0][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.963ns (23.411%)  route 3.150ns (76.589%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.879     5.641    column_reader_inst/clk_IBUF_BUFG
    SLICE_X113Y43                                                     r  column_reader_inst/count_wait_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDCE (Prop_fdce_C_Q)         0.419     6.060 f  column_reader_inst/count_wait_reg[3]/Q
                         net (fo=2, routed)           1.064     7.125    column_reader_inst/count_wait[3]
    SLICE_X113Y43        LUT6 (Prop_lut6_I2_O)        0.296     7.421 f  column_reader_inst/count_wait[31]_i_5/O
                         net (fo=1, routed)           0.918     8.339    column_reader_inst/n_0_count_wait[31]_i_5
    SLICE_X113Y47        LUT6 (Prop_lut6_I1_O)        0.124     8.463 f  column_reader_inst/count_wait[31]_i_2/O
                         net (fo=34, routed)          0.552     9.015    column_reader_inst/n_0_count_wait[31]_i_2
    SLICE_X111Y46        LUT5 (Prop_lut5_I3_O)        0.124     9.139 r  column_reader_inst/strip[19][0][0]_i_1/O
                         net (fo=40, routed)          0.616     9.755    column_reader_inst/n_0_strip[19][0][0]_i_1
    SLICE_X110Y45        FDCE                                         r  column_reader_inst/strip_reg[2][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.699    15.182    column_reader_inst/clk_IBUF_BUFG
    SLICE_X110Y45                                                     r  column_reader_inst/strip_reg[2][0][0]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X110Y45        FDCE (Setup_fdce_C_CE)      -0.205    15.376    column_reader_inst/strip_reg[2][0][0]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 column_reader_inst/count_wait_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_reader_inst/strip_reg[5][0][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.963ns (23.411%)  route 3.150ns (76.589%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.879     5.641    column_reader_inst/clk_IBUF_BUFG
    SLICE_X113Y43                                                     r  column_reader_inst/count_wait_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDCE (Prop_fdce_C_Q)         0.419     6.060 f  column_reader_inst/count_wait_reg[3]/Q
                         net (fo=2, routed)           1.064     7.125    column_reader_inst/count_wait[3]
    SLICE_X113Y43        LUT6 (Prop_lut6_I2_O)        0.296     7.421 f  column_reader_inst/count_wait[31]_i_5/O
                         net (fo=1, routed)           0.918     8.339    column_reader_inst/n_0_count_wait[31]_i_5
    SLICE_X113Y47        LUT6 (Prop_lut6_I1_O)        0.124     8.463 f  column_reader_inst/count_wait[31]_i_2/O
                         net (fo=34, routed)          0.552     9.015    column_reader_inst/n_0_count_wait[31]_i_2
    SLICE_X111Y46        LUT5 (Prop_lut5_I3_O)        0.124     9.139 r  column_reader_inst/strip[19][0][0]_i_1/O
                         net (fo=40, routed)          0.616     9.755    column_reader_inst/n_0_strip[19][0][0]_i_1
    SLICE_X110Y45        FDCE                                         r  column_reader_inst/strip_reg[5][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.699    15.182    column_reader_inst/clk_IBUF_BUFG
    SLICE_X110Y45                                                     r  column_reader_inst/strip_reg[5][0][0]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X110Y45        FDCE (Setup_fdce_C_CE)      -0.205    15.376    column_reader_inst/strip_reg[5][0][0]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 column_reader_inst/count_wait_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_reader_inst/strip_reg[7][0][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.963ns (23.411%)  route 3.150ns (76.589%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.879     5.641    column_reader_inst/clk_IBUF_BUFG
    SLICE_X113Y43                                                     r  column_reader_inst/count_wait_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDCE (Prop_fdce_C_Q)         0.419     6.060 f  column_reader_inst/count_wait_reg[3]/Q
                         net (fo=2, routed)           1.064     7.125    column_reader_inst/count_wait[3]
    SLICE_X113Y43        LUT6 (Prop_lut6_I2_O)        0.296     7.421 f  column_reader_inst/count_wait[31]_i_5/O
                         net (fo=1, routed)           0.918     8.339    column_reader_inst/n_0_count_wait[31]_i_5
    SLICE_X113Y47        LUT6 (Prop_lut6_I1_O)        0.124     8.463 f  column_reader_inst/count_wait[31]_i_2/O
                         net (fo=34, routed)          0.552     9.015    column_reader_inst/n_0_count_wait[31]_i_2
    SLICE_X111Y46        LUT5 (Prop_lut5_I3_O)        0.124     9.139 r  column_reader_inst/strip[19][0][0]_i_1/O
                         net (fo=40, routed)          0.616     9.755    column_reader_inst/n_0_strip[19][0][0]_i_1
    SLICE_X110Y45        FDCE                                         r  column_reader_inst/strip_reg[7][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.699    15.182    column_reader_inst/clk_IBUF_BUFG
    SLICE_X110Y45                                                     r  column_reader_inst/strip_reg[7][0][0]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X110Y45        FDCE (Setup_fdce_C_CE)      -0.205    15.376    column_reader_inst/strip_reg[7][0][0]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 column_reader_inst/count_wait_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_reader_inst/strip_reg[8][0][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.963ns (23.411%)  route 3.150ns (76.589%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.879     5.641    column_reader_inst/clk_IBUF_BUFG
    SLICE_X113Y43                                                     r  column_reader_inst/count_wait_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDCE (Prop_fdce_C_Q)         0.419     6.060 f  column_reader_inst/count_wait_reg[3]/Q
                         net (fo=2, routed)           1.064     7.125    column_reader_inst/count_wait[3]
    SLICE_X113Y43        LUT6 (Prop_lut6_I2_O)        0.296     7.421 f  column_reader_inst/count_wait[31]_i_5/O
                         net (fo=1, routed)           0.918     8.339    column_reader_inst/n_0_count_wait[31]_i_5
    SLICE_X113Y47        LUT6 (Prop_lut6_I1_O)        0.124     8.463 f  column_reader_inst/count_wait[31]_i_2/O
                         net (fo=34, routed)          0.552     9.015    column_reader_inst/n_0_count_wait[31]_i_2
    SLICE_X111Y46        LUT5 (Prop_lut5_I3_O)        0.124     9.139 r  column_reader_inst/strip[19][0][0]_i_1/O
                         net (fo=40, routed)          0.616     9.755    column_reader_inst/n_0_strip[19][0][0]_i_1
    SLICE_X110Y45        FDCE                                         r  column_reader_inst/strip_reg[8][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.699    15.182    column_reader_inst/clk_IBUF_BUFG
    SLICE_X110Y45                                                     r  column_reader_inst/strip_reg[8][0][0]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X110Y45        FDCE (Setup_fdce_C_CE)      -0.205    15.376    column_reader_inst/strip_reg[8][0][0]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 column_reader_inst/count_wait_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_reader_inst/strip_reg[9][0][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.963ns (23.411%)  route 3.150ns (76.589%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.879     5.641    column_reader_inst/clk_IBUF_BUFG
    SLICE_X113Y43                                                     r  column_reader_inst/count_wait_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDCE (Prop_fdce_C_Q)         0.419     6.060 f  column_reader_inst/count_wait_reg[3]/Q
                         net (fo=2, routed)           1.064     7.125    column_reader_inst/count_wait[3]
    SLICE_X113Y43        LUT6 (Prop_lut6_I2_O)        0.296     7.421 f  column_reader_inst/count_wait[31]_i_5/O
                         net (fo=1, routed)           0.918     8.339    column_reader_inst/n_0_count_wait[31]_i_5
    SLICE_X113Y47        LUT6 (Prop_lut6_I1_O)        0.124     8.463 f  column_reader_inst/count_wait[31]_i_2/O
                         net (fo=34, routed)          0.552     9.015    column_reader_inst/n_0_count_wait[31]_i_2
    SLICE_X111Y46        LUT5 (Prop_lut5_I3_O)        0.124     9.139 r  column_reader_inst/strip[19][0][0]_i_1/O
                         net (fo=40, routed)          0.616     9.755    column_reader_inst/n_0_strip[19][0][0]_i_1
    SLICE_X110Y45        FDCE                                         r  column_reader_inst/strip_reg[9][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.699    15.182    column_reader_inst/clk_IBUF_BUFG
    SLICE_X110Y45                                                     r  column_reader_inst/strip_reg[9][0][0]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X110Y45        FDCE (Setup_fdce_C_CE)      -0.205    15.376    column_reader_inst/strip_reg[9][0][0]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 column_reader_inst/count_wait_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_reader_inst/strip_reg[10][1][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.963ns (23.885%)  route 3.069ns (76.115%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.879     5.641    column_reader_inst/clk_IBUF_BUFG
    SLICE_X113Y43                                                     r  column_reader_inst/count_wait_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDCE (Prop_fdce_C_Q)         0.419     6.060 f  column_reader_inst/count_wait_reg[3]/Q
                         net (fo=2, routed)           1.064     7.125    column_reader_inst/count_wait[3]
    SLICE_X113Y43        LUT6 (Prop_lut6_I2_O)        0.296     7.421 f  column_reader_inst/count_wait[31]_i_5/O
                         net (fo=1, routed)           0.918     8.339    column_reader_inst/n_0_count_wait[31]_i_5
    SLICE_X113Y47        LUT6 (Prop_lut6_I1_O)        0.124     8.463 f  column_reader_inst/count_wait[31]_i_2/O
                         net (fo=34, routed)          0.552     9.015    column_reader_inst/n_0_count_wait[31]_i_2
    SLICE_X111Y46        LUT5 (Prop_lut5_I3_O)        0.124     9.139 r  column_reader_inst/strip[19][0][0]_i_1/O
                         net (fo=40, routed)          0.535     9.673    column_reader_inst/n_0_strip[19][0][0]_i_1
    SLICE_X109Y47        FDCE                                         r  column_reader_inst/strip_reg[10][1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.698    15.181    column_reader_inst/clk_IBUF_BUFG
    SLICE_X109Y47                                                     r  column_reader_inst/strip_reg[10][1][0]/C
                         clock pessimism              0.394    15.575    
                         clock uncertainty           -0.035    15.540    
    SLICE_X109Y47        FDCE (Setup_fdce_C_CE)      -0.205    15.335    column_reader_inst/strip_reg[10][1][0]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 column_reader_inst/count_wait_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_reader_inst/strip_reg[11][1][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.963ns (23.885%)  route 3.069ns (76.115%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.879     5.641    column_reader_inst/clk_IBUF_BUFG
    SLICE_X113Y43                                                     r  column_reader_inst/count_wait_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDCE (Prop_fdce_C_Q)         0.419     6.060 f  column_reader_inst/count_wait_reg[3]/Q
                         net (fo=2, routed)           1.064     7.125    column_reader_inst/count_wait[3]
    SLICE_X113Y43        LUT6 (Prop_lut6_I2_O)        0.296     7.421 f  column_reader_inst/count_wait[31]_i_5/O
                         net (fo=1, routed)           0.918     8.339    column_reader_inst/n_0_count_wait[31]_i_5
    SLICE_X113Y47        LUT6 (Prop_lut6_I1_O)        0.124     8.463 f  column_reader_inst/count_wait[31]_i_2/O
                         net (fo=34, routed)          0.552     9.015    column_reader_inst/n_0_count_wait[31]_i_2
    SLICE_X111Y46        LUT5 (Prop_lut5_I3_O)        0.124     9.139 r  column_reader_inst/strip[19][0][0]_i_1/O
                         net (fo=40, routed)          0.535     9.673    column_reader_inst/n_0_strip[19][0][0]_i_1
    SLICE_X109Y47        FDCE                                         r  column_reader_inst/strip_reg[11][1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.698    15.181    column_reader_inst/clk_IBUF_BUFG
    SLICE_X109Y47                                                     r  column_reader_inst/strip_reg[11][1][0]/C
                         clock pessimism              0.394    15.575    
                         clock uncertainty           -0.035    15.540    
    SLICE_X109Y47        FDCE (Setup_fdce_C_CE)      -0.205    15.335    column_reader_inst/strip_reg[11][1][0]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 send_pixel_inst/count_pixel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_pixel_inst/count_pixel_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.095%)  route 0.114ns (37.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.639     1.586    send_pixel_inst/clk_IBUF_BUFG
    SLICE_X109Y44                                                     r  send_pixel_inst/count_pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDCE (Prop_fdce_C_Q)         0.141     1.727 r  send_pixel_inst/count_pixel_reg[1]/Q
                         net (fo=20, routed)          0.114     1.840    send_pixel_inst/Q[1]
    SLICE_X108Y44        LUT6 (Prop_lut6_I3_O)        0.045     1.885 r  send_pixel_inst/count_pixel[4]_i_2/O
                         net (fo=1, routed)           0.000     1.885    send_pixel_inst/n_0_count_pixel[4]_i_2
    SLICE_X108Y44        FDCE                                         r  send_pixel_inst/count_pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.104    send_pixel_inst/clk_IBUF_BUFG
    SLICE_X108Y44                                                     r  send_pixel_inst/count_pixel_reg[4]/C
                         clock pessimism             -0.505     1.599    
    SLICE_X108Y44        FDCE (Hold_fdce_C_D)         0.120     1.719    send_pixel_inst/count_pixel_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 send_to_stripe_inst/next_bit_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_stripe_inst/send_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.640     1.587    send_to_stripe_inst/clk_IBUF_BUFG
    SLICE_X106Y47                                                     r  send_to_stripe_inst/next_bit_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y47        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  send_to_stripe_inst/next_bit_ready_reg/Q
                         net (fo=4, routed)           0.108     1.836    send_to_stripe_inst/n_0_next_bit_ready_reg
    SLICE_X107Y47        LUT6 (Prop_lut6_I5_O)        0.045     1.881 r  send_to_stripe_inst/send_i_1/O
                         net (fo=1, routed)           0.000     1.881    send_to_stripe_inst/n_0_send_i_1
    SLICE_X107Y47        FDCE                                         r  send_to_stripe_inst/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.911     2.105    send_to_stripe_inst/clk_IBUF_BUFG
    SLICE_X107Y47                                                     r  send_to_stripe_inst/send_reg/C
                         clock pessimism             -0.505     1.600    
    SLICE_X107Y47        FDCE (Hold_fdce_C_D)         0.091     1.691    send_to_stripe_inst/send_reg
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 send_to_stripe_inst/send_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_stripe_inst/start_sending_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.190ns (60.871%)  route 0.122ns (39.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.640     1.587    send_to_stripe_inst/clk_IBUF_BUFG
    SLICE_X107Y47                                                     r  send_to_stripe_inst/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDCE (Prop_fdce_C_Q)         0.141     1.728 f  send_to_stripe_inst/send_reg/Q
                         net (fo=11, routed)          0.122     1.850    send_to_stripe_inst/send
    SLICE_X106Y47        LUT3 (Prop_lut3_I1_O)        0.049     1.899 r  send_to_stripe_inst/start_sending_i_1/O
                         net (fo=1, routed)           0.000     1.899    send_to_stripe_inst/n_0_start_sending_i_1
    SLICE_X106Y47        FDCE                                         r  send_to_stripe_inst/start_sending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.911     2.105    send_to_stripe_inst/clk_IBUF_BUFG
    SLICE_X106Y47                                                     r  send_to_stripe_inst/start_sending_reg/C
                         clock pessimism             -0.505     1.600    
    SLICE_X106Y47        FDCE (Hold_fdce_C_D)         0.107     1.707    send_to_stripe_inst/start_sending_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 send_pixel_inst/stop_r_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_pixel_inst/stop_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.569%)  route 0.149ns (51.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.639     1.586    send_pixel_inst/clk_IBUF_BUFG
    SLICE_X109Y45                                                     r  send_pixel_inst/stop_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDPE (Prop_fdpe_C_Q)         0.141     1.727 r  send_pixel_inst/stop_r_reg/Q
                         net (fo=5, routed)           0.149     1.876    send_pixel_inst/stop_r
    SLICE_X106Y45        FDPE                                         r  send_pixel_inst/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.104    send_pixel_inst/clk_IBUF_BUFG
    SLICE_X106Y45                                                     r  send_pixel_inst/stop_reg/C
                         clock pessimism             -0.502     1.602    
    SLICE_X106Y45        FDPE (Hold_fdpe_C_D)         0.075     1.677    send_pixel_inst/stop_reg
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 send_to_stripe_inst/send_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_stripe_inst/ready_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.640     1.587    send_to_stripe_inst/clk_IBUF_BUFG
    SLICE_X107Y47                                                     r  send_to_stripe_inst/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y47        FDCE (Prop_fdce_C_Q)         0.141     1.728 f  send_to_stripe_inst/send_reg/Q
                         net (fo=11, routed)          0.122     1.850    send_to_stripe_inst/send
    SLICE_X106Y47        LUT3 (Prop_lut3_I1_O)        0.045     1.895 r  send_to_stripe_inst/ready_i_1/O
                         net (fo=1, routed)           0.000     1.895    send_to_stripe_inst/ready2_out
    SLICE_X106Y47        FDCE                                         r  send_to_stripe_inst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.911     2.105    send_to_stripe_inst/clk_IBUF_BUFG
    SLICE_X106Y47                                                     r  send_to_stripe_inst/ready_reg/C
                         clock pessimism             -0.505     1.600    
    SLICE_X106Y47        FDCE (Hold_fdce_C_D)         0.092     1.692    send_to_stripe_inst/ready_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 column_reader_inst/new_strip_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_pixel_inst/stop_r_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.973%)  route 0.152ns (45.026%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.640     1.587    column_reader_inst/clk_IBUF_BUFG
    SLICE_X111Y46                                                     r  column_reader_inst/new_strip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDCE (Prop_fdce_C_Q)         0.141     1.728 f  column_reader_inst/new_strip_reg/Q
                         net (fo=2, routed)           0.152     1.880    send_pixel_inst/new_strip
    SLICE_X109Y45        LUT4 (Prop_lut4_I0_O)        0.045     1.925 r  send_pixel_inst/stop_r_i_1/O
                         net (fo=1, routed)           0.000     1.925    send_pixel_inst/n_0_stop_r_i_1
    SLICE_X109Y45        FDPE                                         r  send_pixel_inst/stop_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.104    send_pixel_inst/clk_IBUF_BUFG
    SLICE_X109Y45                                                     r  send_pixel_inst/stop_r_reg/C
                         clock pessimism             -0.480     1.624    
    SLICE_X109Y45        FDPE (Hold_fdpe_C_D)         0.092     1.716    send_pixel_inst/stop_r_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 send_pixel_inst/count_pixel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_pixel_inst/count_pixel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.943%)  route 0.118ns (36.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.639     1.586    send_pixel_inst/clk_IBUF_BUFG
    SLICE_X108Y44                                                     r  send_pixel_inst/count_pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDCE (Prop_fdce_C_Q)         0.164     1.750 r  send_pixel_inst/count_pixel_reg[0]/Q
                         net (fo=21, routed)          0.118     1.868    send_pixel_inst/Q[0]
    SLICE_X109Y44        LUT6 (Prop_lut6_I4_O)        0.045     1.913 r  send_pixel_inst/count_pixel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.913    send_pixel_inst/n_0_count_pixel[1]_i_1
    SLICE_X109Y44        FDCE                                         r  send_pixel_inst/count_pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.104    send_pixel_inst/clk_IBUF_BUFG
    SLICE_X109Y44                                                     r  send_pixel_inst/count_pixel_reg[1]/C
                         clock pessimism             -0.505     1.599    
    SLICE_X109Y44        FDCE (Hold_fdce_C_D)         0.092     1.691    send_pixel_inst/count_pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 send_pixel_inst/count_pixel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_pixel_inst/count_pixel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.799%)  route 0.173ns (48.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.639     1.586    send_pixel_inst/clk_IBUF_BUFG
    SLICE_X109Y44                                                     r  send_pixel_inst/count_pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y44        FDCE (Prop_fdce_C_Q)         0.141     1.727 f  send_pixel_inst/count_pixel_reg[2]/Q
                         net (fo=12, routed)          0.173     1.900    send_pixel_inst/Q[2]
    SLICE_X108Y44        LUT5 (Prop_lut5_I1_O)        0.045     1.945 r  send_pixel_inst/count_pixel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.945    send_pixel_inst/n_0_count_pixel[0]_i_1
    SLICE_X108Y44        FDCE                                         r  send_pixel_inst/count_pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.104    send_pixel_inst/clk_IBUF_BUFG
    SLICE_X108Y44                                                     r  send_pixel_inst/count_pixel_reg[0]/C
                         clock pessimism             -0.505     1.599    
    SLICE_X108Y44        FDCE (Hold_fdce_C_D)         0.121     1.720    send_pixel_inst/count_pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 column_reader_inst/count_strip_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            column_reader_inst/strip_reg[7][1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.190ns (47.696%)  route 0.208ns (52.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.640     1.587    column_reader_inst/clk_IBUF_BUFG
    SLICE_X110Y46                                                     r  column_reader_inst/count_strip_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y46        FDCE (Prop_fdce_C_Q)         0.141     1.728 f  column_reader_inst/count_strip_reg[1]/Q
                         net (fo=44, routed)          0.208     1.936    column_reader_inst/count_strip[1]
    SLICE_X108Y45        LUT5 (Prop_lut5_I1_O)        0.049     1.985 r  column_reader_inst/g0_b0__31/O
                         net (fo=1, routed)           0.000     1.985    column_reader_inst/n_0_g0_b0__31
    SLICE_X108Y45        FDCE                                         r  column_reader_inst/strip_reg[7][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.104    column_reader_inst/clk_IBUF_BUFG
    SLICE_X108Y45                                                     r  column_reader_inst/strip_reg[7][1][0]/C
                         clock pessimism             -0.480     1.624    
    SLICE_X108Y45        FDCE (Hold_fdce_C_D)         0.131     1.755    column_reader_inst/strip_reg[7][1][0]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 send_to_stripe_inst/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_to_stripe_inst/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.639     1.586    send_to_stripe_inst/clk_IBUF_BUFG
    SLICE_X107Y46                                                     r  send_to_stripe_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y46        FDCE (Prop_fdce_C_Q)         0.128     1.714 f  send_to_stripe_inst/count_reg[6]/Q
                         net (fo=7, routed)           0.098     1.812    send_to_stripe_inst/count[6]
    SLICE_X107Y46        LUT5 (Prop_lut5_I3_O)        0.099     1.911 r  send_to_stripe_inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.911    send_to_stripe_inst/n_0_count[0]_i_1
    SLICE_X107Y46        FDCE                                         r  send_to_stripe_inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.910     2.104    send_to_stripe_inst/clk_IBUF_BUFG
    SLICE_X107Y46                                                     r  send_to_stripe_inst/count_reg[0]/C
                         clock pessimism             -0.518     1.586    
    SLICE_X107Y46        FDCE (Hold_fdce_C_D)         0.092     1.678    send_to_stripe_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155     10.000  7.845  BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X110Y46  column_reader_inst/count_strip_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X110Y46  column_reader_inst/count_strip_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X110Y46  column_reader_inst/count_strip_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X110Y46  column_reader_inst/count_strip_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X110Y46  column_reader_inst/count_strip_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X111Y48  column_reader_inst/count_wait_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X113Y45  column_reader_inst/count_wait_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X113Y45  column_reader_inst/count_wait_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000     10.000  9.000  SLICE_X113Y46  column_reader_inst/count_wait_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500     5.000   4.500  SLICE_X110Y46  column_reader_inst/count_strip_reg[4]/C



