
G473_CAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f94  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08005174  08005174  00006174  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005244  08005244  00007074  2**0
                  CONTENTS
  4 .ARM          00000008  08005244  08005244  00006244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800524c  0800524c  00007074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800524c  0800524c  0000624c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005250  08005250  00006250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08005254  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  20000074  080052c8  00007074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000334  080052c8  00007334  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bfbb  00000000  00000000  000070a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020ca  00000000  00000000  0001305f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c08  00000000  00000000  00015130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008fc  00000000  00000000  00015d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020bb1  00000000  00000000  00016634  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d406  00000000  00000000  000371e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000caf71  00000000  00000000  000445eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010f55c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038a0  00000000  00000000  0010f5a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00112e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000074 	.word	0x20000074
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800515c 	.word	0x0800515c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000078 	.word	0x20000078
 800021c:	0800515c 	.word	0x0800515c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80002c0:	b480      	push	{r7}
 80002c2:	b083      	sub	sp, #12
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80002c8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002cc:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80002d0:	f003 0301 	and.w	r3, r3, #1
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d013      	beq.n	8000300 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80002d8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002dc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80002e0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d00b      	beq.n	8000300 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80002e8:	e000      	b.n	80002ec <ITM_SendChar+0x2c>
    {
      __NOP();
 80002ea:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80002ec:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d0f9      	beq.n	80002ea <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80002f6:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80002fa:	687a      	ldr	r2, [r7, #4]
 80002fc:	b2d2      	uxtb	r2, r2
 80002fe:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000300:	687b      	ldr	r3, [r7, #4]
}
 8000302:	4618      	mov	r0, r3
 8000304:	370c      	adds	r7, #12
 8000306:	46bd      	mov	sp, r7
 8000308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030c:	4770      	bx	lr
	...

08000310 <HAL_FDCAN_RxFifo0Callback>:
int indx = 0;
volatile int message_counter = 0;
uint32_t fill_level_in_main = 0;

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b084      	sub	sp, #16
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
 8000318:	6039      	str	r1, [r7, #0]
  if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 800031a:	683b      	ldr	r3, [r7, #0]
 800031c:	f003 0301 	and.w	r3, r3, #1
 8000320:	2b00      	cmp	r3, #0
 8000322:	d026      	beq.n	8000372 <HAL_FDCAN_RxFifo0Callback+0x62>
  {
    /* Retreive Rx messages from RX FIFO0 */
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8000324:	4b15      	ldr	r3, [pc, #84]	@ (800037c <HAL_FDCAN_RxFifo0Callback+0x6c>)
 8000326:	4a16      	ldr	r2, [pc, #88]	@ (8000380 <HAL_FDCAN_RxFifo0Callback+0x70>)
 8000328:	2140      	movs	r1, #64	@ 0x40
 800032a:	6878      	ldr	r0, [r7, #4]
 800032c:	f001 fa6e 	bl	800180c <HAL_FDCAN_GetRxMessage>
 8000330:	4603      	mov	r3, r0
 8000332:	2b00      	cmp	r3, #0
 8000334:	d001      	beq.n	800033a <HAL_FDCAN_RxFifo0Callback+0x2a>
    {
    /* Reception Error */
    Error_Handler();
 8000336:	f000 fab1 	bl	800089c <Error_Handler>
    }
    message_counter++;
 800033a:	4b12      	ldr	r3, [pc, #72]	@ (8000384 <HAL_FDCAN_RxFifo0Callback+0x74>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	3301      	adds	r3, #1
 8000340:	4a10      	ldr	r2, [pc, #64]	@ (8000384 <HAL_FDCAN_RxFifo0Callback+0x74>)
 8000342:	6013      	str	r3, [r2, #0]
    uint32_t free_level = HAL_FDCAN_GetRxFifoFillLevel(hfdcan, RxFifo0ITs);
 8000344:	6839      	ldr	r1, [r7, #0]
 8000346:	6878      	ldr	r0, [r7, #4]
 8000348:	f001 fb68 	bl	8001a1c <HAL_FDCAN_GetRxFifoFillLevel>
 800034c:	60f8      	str	r0, [r7, #12]
    printf("0 Free: %d  Messages: %d  Received ID: 0x%X \n", (int)free_level, message_counter, (int)RxHeader.Identifier);
 800034e:	68f9      	ldr	r1, [r7, #12]
 8000350:	4b0c      	ldr	r3, [pc, #48]	@ (8000384 <HAL_FDCAN_RxFifo0Callback+0x74>)
 8000352:	681a      	ldr	r2, [r3, #0]
 8000354:	4b0a      	ldr	r3, [pc, #40]	@ (8000380 <HAL_FDCAN_RxFifo0Callback+0x70>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	480b      	ldr	r0, [pc, #44]	@ (8000388 <HAL_FDCAN_RxFifo0Callback+0x78>)
 800035a:	f003 fff7 	bl	800434c <iprintf>

    if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) // Нахуя?
 800035e:	2200      	movs	r2, #0
 8000360:	2101      	movs	r1, #1
 8000362:	6878      	ldr	r0, [r7, #4]
 8000364:	f001 fb78 	bl	8001a58 <HAL_FDCAN_ActivateNotification>
 8000368:	4603      	mov	r3, r0
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <HAL_FDCAN_RxFifo0Callback+0x62>
    {
      /* Notification Error */
      Error_Handler();
 800036e:	f000 fa95 	bl	800089c <Error_Handler>
    }
  }
}
 8000372:	bf00      	nop
 8000374:	3710      	adds	r7, #16
 8000376:	46bd      	mov	sp, r7
 8000378:	bd80      	pop	{r7, pc}
 800037a:	bf00      	nop
 800037c:	200001c8 	.word	0x200001c8
 8000380:	200001a0 	.word	0x200001a0
 8000384:	200001dc 	.word	0x200001dc
 8000388:	08005174 	.word	0x08005174

0800038c <HAL_FDCAN_RxFifo1Callback>:

void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b084      	sub	sp, #16
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
 8000394:	6039      	str	r1, [r7, #0]
  if((RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) != RESET)
 8000396:	683b      	ldr	r3, [r7, #0]
 8000398:	f003 0308 	and.w	r3, r3, #8
 800039c:	2b00      	cmp	r3, #0
 800039e:	d026      	beq.n	80003ee <HAL_FDCAN_RxFifo1Callback+0x62>
  {
    /* Retreive Rx messages from RX FIFO0 */
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &RxHeader, RxData) != HAL_OK)
 80003a0:	4b15      	ldr	r3, [pc, #84]	@ (80003f8 <HAL_FDCAN_RxFifo1Callback+0x6c>)
 80003a2:	4a16      	ldr	r2, [pc, #88]	@ (80003fc <HAL_FDCAN_RxFifo1Callback+0x70>)
 80003a4:	2141      	movs	r1, #65	@ 0x41
 80003a6:	6878      	ldr	r0, [r7, #4]
 80003a8:	f001 fa30 	bl	800180c <HAL_FDCAN_GetRxMessage>
 80003ac:	4603      	mov	r3, r0
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d001      	beq.n	80003b6 <HAL_FDCAN_RxFifo1Callback+0x2a>
    {
    /* Reception Error */
    Error_Handler();
 80003b2:	f000 fa73 	bl	800089c <Error_Handler>
    }

    uint32_t fill_level = HAL_FDCAN_GetRxFifoFillLevel (hfdcan, RxFifo1ITs);
 80003b6:	6839      	ldr	r1, [r7, #0]
 80003b8:	6878      	ldr	r0, [r7, #4]
 80003ba:	f001 fb2f 	bl	8001a1c <HAL_FDCAN_GetRxFifoFillLevel>
 80003be:	60f8      	str	r0, [r7, #12]
    message_counter++;
 80003c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000400 <HAL_FDCAN_RxFifo1Callback+0x74>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	3301      	adds	r3, #1
 80003c6:	4a0e      	ldr	r2, [pc, #56]	@ (8000400 <HAL_FDCAN_RxFifo1Callback+0x74>)
 80003c8:	6013      	str	r3, [r2, #0]
    printf("1 Fill: %d  Messages: %d  Received ID: 0x%X \n", (int)fill_level, message_counter, (int)RxHeader.Identifier);
 80003ca:	68f9      	ldr	r1, [r7, #12]
 80003cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000400 <HAL_FDCAN_RxFifo1Callback+0x74>)
 80003ce:	681a      	ldr	r2, [r3, #0]
 80003d0:	4b0a      	ldr	r3, [pc, #40]	@ (80003fc <HAL_FDCAN_RxFifo1Callback+0x70>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	480b      	ldr	r0, [pc, #44]	@ (8000404 <HAL_FDCAN_RxFifo1Callback+0x78>)
 80003d6:	f003 ffb9 	bl	800434c <iprintf>

    if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE | FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK) // Нахуя?
 80003da:	2200      	movs	r2, #0
 80003dc:	2109      	movs	r1, #9
 80003de:	6878      	ldr	r0, [r7, #4]
 80003e0:	f001 fb3a 	bl	8001a58 <HAL_FDCAN_ActivateNotification>
 80003e4:	4603      	mov	r3, r0
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d001      	beq.n	80003ee <HAL_FDCAN_RxFifo1Callback+0x62>
    {
      /* Notification Error */
      Error_Handler();
 80003ea:	f000 fa57 	bl	800089c <Error_Handler>
    }
  }
}
 80003ee:	bf00      	nop
 80003f0:	3710      	adds	r7, #16
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}
 80003f6:	bf00      	nop
 80003f8:	200001c8 	.word	0x200001c8
 80003fc:	200001a0 	.word	0x200001a0
 8000400:	200001dc 	.word	0x200001dc
 8000404:	080051a4 	.word	0x080051a4

08000408 <__io_putchar>:

int __io_putchar(int ch)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b082      	sub	sp, #8
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	4618      	mov	r0, r3
 8000414:	f7ff ff54 	bl	80002c0 <ITM_SendChar>
	return(ch);
 8000418:	687b      	ldr	r3, [r7, #4]
}
 800041a:	4618      	mov	r0, r3
 800041c:	3708      	adds	r7, #8
 800041e:	46bd      	mov	sp, r7
 8000420:	bd80      	pop	{r7, pc}
	...

08000424 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b082      	sub	sp, #8
 8000428:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800042a:	f000 fc72 	bl	8000d12 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800042e:	f000 f8a1 	bl	8000574 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000432:	f000 f9c3 	bl	80007bc <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8000436:	f000 f90b 	bl	8000650 <MX_FDCAN1_Init>
  MX_SPI2_Init();
 800043a:	f000 f981 	bl	8000740 <MX_SPI2_Init>
  MX_CRC_Init();
 800043e:	f000 f8e5 	bl	800060c <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

  //HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_ACCEPT_IN_RX_FIFO0, FDCAN_REJECT, FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);

  if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK)
 8000442:	483f      	ldr	r0, [pc, #252]	@ (8000540 <main+0x11c>)
 8000444:	f001 f9ba 	bl	80017bc <HAL_FDCAN_Start>
 8000448:	4603      	mov	r3, r0
 800044a:	2b00      	cmp	r3, #0
 800044c:	d001      	beq.n	8000452 <main+0x2e>
  {
	  Error_Handler();
 800044e:	f000 fa25 	bl	800089c <Error_Handler>
  }

  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE | FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK)
 8000452:	2200      	movs	r2, #0
 8000454:	2109      	movs	r1, #9
 8000456:	483a      	ldr	r0, [pc, #232]	@ (8000540 <main+0x11c>)
 8000458:	f001 fafe 	bl	8001a58 <HAL_FDCAN_ActivateNotification>
 800045c:	4603      	mov	r3, r0
 800045e:	2b00      	cmp	r3, #0
 8000460:	d001      	beq.n	8000466 <main+0x42>
  {
    /* Notification Error */
    Error_Handler();
 8000462:	f000 fa1b 	bl	800089c <Error_Handler>
  }

  TxHeader.Identifier = 0x11;
 8000466:	4b37      	ldr	r3, [pc, #220]	@ (8000544 <main+0x120>)
 8000468:	2211      	movs	r2, #17
 800046a:	601a      	str	r2, [r3, #0]
  TxHeader.IdType = FDCAN_STANDARD_ID;
 800046c:	4b35      	ldr	r3, [pc, #212]	@ (8000544 <main+0x120>)
 800046e:	2200      	movs	r2, #0
 8000470:	605a      	str	r2, [r3, #4]
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000472:	4b34      	ldr	r3, [pc, #208]	@ (8000544 <main+0x120>)
 8000474:	2200      	movs	r2, #0
 8000476:	609a      	str	r2, [r3, #8]
  TxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8000478:	4b32      	ldr	r3, [pc, #200]	@ (8000544 <main+0x120>)
 800047a:	2209      	movs	r2, #9
 800047c:	60da      	str	r2, [r3, #12]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800047e:	4b31      	ldr	r3, [pc, #196]	@ (8000544 <main+0x120>)
 8000480:	2200      	movs	r2, #0
 8000482:	611a      	str	r2, [r3, #16]
  TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8000484:	4b2f      	ldr	r3, [pc, #188]	@ (8000544 <main+0x120>)
 8000486:	2200      	movs	r2, #0
 8000488:	615a      	str	r2, [r3, #20]
  TxHeader.FDFormat = FDCAN_FD_CAN;
 800048a:	4b2e      	ldr	r3, [pc, #184]	@ (8000544 <main+0x120>)
 800048c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000490:	619a      	str	r2, [r3, #24]
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000492:	4b2c      	ldr	r3, [pc, #176]	@ (8000544 <main+0x120>)
 8000494:	2200      	movs	r2, #0
 8000496:	61da      	str	r2, [r3, #28]
  TxHeader.MessageMarker = 0;
 8000498:	4b2a      	ldr	r3, [pc, #168]	@ (8000544 <main+0x120>)
 800049a:	2200      	movs	r2, #0
 800049c:	621a      	str	r2, [r3, #32]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  message_counter = 0;
 800049e:	4b2a      	ldr	r3, [pc, #168]	@ (8000548 <main+0x124>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	601a      	str	r2, [r3, #0]
	  printf("tick \n");
 80004a4:	4829      	ldr	r0, [pc, #164]	@ (800054c <main+0x128>)
 80004a6:	f003 ffc1 	bl	800442c <puts>

	  HAL_GPIO_WritePin(CS_SPI_GPIO_Port, CS_SPI_Pin, GPIO_PIN_RESET);						// read unique ID
 80004aa:	2200      	movs	r2, #0
 80004ac:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80004b0:	4827      	ldr	r0, [pc, #156]	@ (8000550 <main+0x12c>)
 80004b2:	f001 ff29 	bl	8002308 <HAL_GPIO_WritePin>
	  for(int x = 0; x < 6; x++){
 80004b6:	2300      	movs	r3, #0
 80004b8:	607b      	str	r3, [r7, #4]
 80004ba:	e009      	b.n	80004d0 <main+0xac>
	  HAL_SPI_Transmit(&hspi2, &Read_Unique_ID, sizeof(Read_Unique_ID), 1000);
 80004bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004c0:	2201      	movs	r2, #1
 80004c2:	4924      	ldr	r1, [pc, #144]	@ (8000554 <main+0x130>)
 80004c4:	4824      	ldr	r0, [pc, #144]	@ (8000558 <main+0x134>)
 80004c6:	f002 fff4 	bl	80034b2 <HAL_SPI_Transmit>
	  for(int x = 0; x < 6; x++){
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	3301      	adds	r3, #1
 80004ce:	607b      	str	r3, [r7, #4]
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	2b05      	cmp	r3, #5
 80004d4:	ddf2      	ble.n	80004bc <main+0x98>
	  }
	  HAL_SPI_Receive(&hspi2, RX_Data_8, sizeof(RX_Data_8), 1000);
 80004d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004da:	2208      	movs	r2, #8
 80004dc:	491f      	ldr	r1, [pc, #124]	@ (800055c <main+0x138>)
 80004de:	481e      	ldr	r0, [pc, #120]	@ (8000558 <main+0x134>)
 80004e0:	f003 f95c 	bl	800379c <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(CS_SPI_GPIO_Port, CS_SPI_Pin, GPIO_PIN_SET);
 80004e4:	2201      	movs	r2, #1
 80004e6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80004ea:	4819      	ldr	r0, [pc, #100]	@ (8000550 <main+0x12c>)
 80004ec:	f001 ff0c 	bl	8002308 <HAL_GPIO_WritePin>

	  for(int i = 0; i < 8; i++){																// print unique ID
 80004f0:	2300      	movs	r3, #0
 80004f2:	603b      	str	r3, [r7, #0]
 80004f4:	e00a      	b.n	800050c <main+0xe8>
	  	printf("%d  ", RX_Data_8[i]);
 80004f6:	4a19      	ldr	r2, [pc, #100]	@ (800055c <main+0x138>)
 80004f8:	683b      	ldr	r3, [r7, #0]
 80004fa:	4413      	add	r3, r2
 80004fc:	781b      	ldrb	r3, [r3, #0]
 80004fe:	4619      	mov	r1, r3
 8000500:	4817      	ldr	r0, [pc, #92]	@ (8000560 <main+0x13c>)
 8000502:	f003 ff23 	bl	800434c <iprintf>
	  for(int i = 0; i < 8; i++){																// print unique ID
 8000506:	683b      	ldr	r3, [r7, #0]
 8000508:	3301      	adds	r3, #1
 800050a:	603b      	str	r3, [r7, #0]
 800050c:	683b      	ldr	r3, [r7, #0]
 800050e:	2b07      	cmp	r3, #7
 8000510:	ddf1      	ble.n	80004f6 <main+0xd2>
	  }
	  printf("\n");
 8000512:	200a      	movs	r0, #10
 8000514:	f003 ff2c 	bl	8004370 <putchar>

	  //printf("CRC = %" PRIx32 " \n", HAL_CRC_Calculate(&hcrc, (uint32_t *)CRC_buff, sizeof(CRC_buff)));
	  printf("CRC = %" PRIx32 " \n", HAL_CRC_Accumulate(&hcrc, (uint32_t *)CRC_buff, sizeof(CRC_buff)));
 8000518:	2205      	movs	r2, #5
 800051a:	4912      	ldr	r1, [pc, #72]	@ (8000564 <main+0x140>)
 800051c:	4812      	ldr	r0, [pc, #72]	@ (8000568 <main+0x144>)
 800051e:	f000 fdff 	bl	8001120 <HAL_CRC_Accumulate>
 8000522:	4603      	mov	r3, r0
 8000524:	4619      	mov	r1, r3
 8000526:	4811      	ldr	r0, [pc, #68]	@ (800056c <main+0x148>)
 8000528:	f003 ff10 	bl	800434c <iprintf>

	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800052c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000530:	480f      	ldr	r0, [pc, #60]	@ (8000570 <main+0x14c>)
 8000532:	f001 ff01 	bl	8002338 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 8000536:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800053a:	f000 fc5b 	bl	8000df4 <HAL_Delay>
	  message_counter = 0;
 800053e:	e7ae      	b.n	800049e <main+0x7a>
 8000540:	200000b4 	.word	0x200000b4
 8000544:	2000017c 	.word	0x2000017c
 8000548:	200001dc 	.word	0x200001dc
 800054c:	080051d4 	.word	0x080051d4
 8000550:	48000400 	.word	0x48000400
 8000554:	20000000 	.word	0x20000000
 8000558:	20000118 	.word	0x20000118
 800055c:	200001d4 	.word	0x200001d4
 8000560:	080051dc 	.word	0x080051dc
 8000564:	20000004 	.word	0x20000004
 8000568:	20000090 	.word	0x20000090
 800056c:	080051e4 	.word	0x080051e4
 8000570:	48000800 	.word	0x48000800

08000574 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b094      	sub	sp, #80	@ 0x50
 8000578:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800057a:	f107 0318 	add.w	r3, r7, #24
 800057e:	2238      	movs	r2, #56	@ 0x38
 8000580:	2100      	movs	r1, #0
 8000582:	4618      	mov	r0, r3
 8000584:	f004 f832 	bl	80045ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000588:	1d3b      	adds	r3, r7, #4
 800058a:	2200      	movs	r2, #0
 800058c:	601a      	str	r2, [r3, #0]
 800058e:	605a      	str	r2, [r3, #4]
 8000590:	609a      	str	r2, [r3, #8]
 8000592:	60da      	str	r2, [r3, #12]
 8000594:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000596:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800059a:	f001 fee7 	bl	800236c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800059e:	2302      	movs	r3, #2
 80005a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005a6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005a8:	2340      	movs	r3, #64	@ 0x40
 80005aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ac:	2302      	movs	r3, #2
 80005ae:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005b0:	2302      	movs	r3, #2
 80005b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80005b4:	2301      	movs	r3, #1
 80005b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 8;
 80005b8:	2308      	movs	r3, #8
 80005ba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005bc:	2302      	movs	r3, #2
 80005be:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005c0:	2302      	movs	r3, #2
 80005c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005c4:	2302      	movs	r3, #2
 80005c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005c8:	f107 0318 	add.w	r3, r7, #24
 80005cc:	4618      	mov	r0, r3
 80005ce:	f001 ff81 	bl	80024d4 <HAL_RCC_OscConfig>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d001      	beq.n	80005dc <SystemClock_Config+0x68>
  {
    Error_Handler();
 80005d8:	f000 f960 	bl	800089c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005dc:	230f      	movs	r3, #15
 80005de:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005e0:	2303      	movs	r3, #3
 80005e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005e4:	2300      	movs	r3, #0
 80005e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005e8:	2300      	movs	r3, #0
 80005ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005ec:	2300      	movs	r3, #0
 80005ee:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005f0:	1d3b      	adds	r3, r7, #4
 80005f2:	2102      	movs	r1, #2
 80005f4:	4618      	mov	r0, r3
 80005f6:	f002 fa7f 	bl	8002af8 <HAL_RCC_ClockConfig>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d001      	beq.n	8000604 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000600:	f000 f94c 	bl	800089c <Error_Handler>
  }
}
 8000604:	bf00      	nop
 8000606:	3750      	adds	r7, #80	@ 0x50
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}

0800060c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000610:	4b0d      	ldr	r3, [pc, #52]	@ (8000648 <MX_CRC_Init+0x3c>)
 8000612:	4a0e      	ldr	r2, [pc, #56]	@ (800064c <MX_CRC_Init+0x40>)
 8000614:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000616:	4b0c      	ldr	r3, [pc, #48]	@ (8000648 <MX_CRC_Init+0x3c>)
 8000618:	2200      	movs	r2, #0
 800061a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800061c:	4b0a      	ldr	r3, [pc, #40]	@ (8000648 <MX_CRC_Init+0x3c>)
 800061e:	2200      	movs	r2, #0
 8000620:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000622:	4b09      	ldr	r3, [pc, #36]	@ (8000648 <MX_CRC_Init+0x3c>)
 8000624:	2200      	movs	r2, #0
 8000626:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000628:	4b07      	ldr	r3, [pc, #28]	@ (8000648 <MX_CRC_Init+0x3c>)
 800062a:	2200      	movs	r2, #0
 800062c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800062e:	4b06      	ldr	r3, [pc, #24]	@ (8000648 <MX_CRC_Init+0x3c>)
 8000630:	2201      	movs	r2, #1
 8000632:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000634:	4804      	ldr	r0, [pc, #16]	@ (8000648 <MX_CRC_Init+0x3c>)
 8000636:	f000 fd0f 	bl	8001058 <HAL_CRC_Init>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000640:	f000 f92c 	bl	800089c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000644:	bf00      	nop
 8000646:	bd80      	pop	{r7, pc}
 8000648:	20000090 	.word	0x20000090
 800064c:	40023000 	.word	0x40023000

08000650 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b086      	sub	sp, #24
 8000654:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000656:	4b38      	ldr	r3, [pc, #224]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 8000658:	4a38      	ldr	r2, [pc, #224]	@ (800073c <MX_FDCAN1_Init+0xec>)
 800065a:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800065c:	4b36      	ldr	r3, [pc, #216]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 800065e:	2200      	movs	r2, #0
 8000660:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000662:	4b35      	ldr	r3, [pc, #212]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 8000664:	2200      	movs	r2, #0
 8000666:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_BUS_MONITORING;
 8000668:	4b33      	ldr	r3, [pc, #204]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 800066a:	2202      	movs	r2, #2
 800066c:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 800066e:	4b32      	ldr	r3, [pc, #200]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 8000670:	2201      	movs	r2, #1
 8000672:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 8000674:	4b30      	ldr	r3, [pc, #192]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 8000676:	2201      	movs	r2, #1
 8000678:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800067a:	4b2f      	ldr	r3, [pc, #188]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 800067c:	2200      	movs	r2, #0
 800067e:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 8000680:	4b2d      	ldr	r3, [pc, #180]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 8000682:	2204      	movs	r2, #4
 8000684:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000686:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 8000688:	2201      	movs	r2, #1
 800068a:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 800068c:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 800068e:	220d      	movs	r2, #13
 8000690:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000692:	4b29      	ldr	r3, [pc, #164]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 8000694:	2202      	movs	r2, #2
 8000696:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 800069a:	2201      	movs	r2, #1
 800069c:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800069e:	4b26      	ldr	r3, [pc, #152]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 80006a0:	2201      	movs	r2, #1
 80006a2:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80006a4:	4b24      	ldr	r3, [pc, #144]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 80006a6:	2201      	movs	r2, #1
 80006a8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80006aa:	4b23      	ldr	r3, [pc, #140]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 80006ac:	2201      	movs	r2, #1
 80006ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 2;
 80006b0:	4b21      	ldr	r3, [pc, #132]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 80006b2:	2202      	movs	r2, #2
 80006b4:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80006b6:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80006bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 80006be:	2200      	movs	r2, #0
 80006c0:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80006c2:	481d      	ldr	r0, [pc, #116]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 80006c4:	f000 fec6 	bl	8001454 <HAL_FDCAN_Init>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 80006ce:	f000 f8e5 	bl	800089c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  FDCAN_FilterTypeDef sFilterConfig;

  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 80006d2:	2300      	movs	r3, #0
 80006d4:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex = 0;
 80006d6:	2300      	movs	r3, #0
 80006d8:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 80006da:	2302      	movs	r3, #2
 80006dc:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80006de:	2301      	movs	r3, #1
 80006e0:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x0000;
 80006e2:	2300      	movs	r3, #0
 80006e4:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x0100;
 80006e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006ea:	617b      	str	r3, [r7, #20]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 80006ec:	463b      	mov	r3, r7
 80006ee:	4619      	mov	r1, r3
 80006f0:	4811      	ldr	r0, [pc, #68]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 80006f2:	f001 f809 	bl	8001708 <HAL_FDCAN_ConfigFilter>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <MX_FDCAN1_Init+0xb0>
  {
    /* Filter configuration Error */
    Error_Handler();
 80006fc:	f000 f8ce 	bl	800089c <Error_Handler>
  }

  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000700:	2300      	movs	r3, #0
 8000702:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIndex = 1;
 8000704:	2301      	movs	r3, #1
 8000706:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000708:	2302      	movs	r3, #2
 800070a:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO1;
 800070c:	2302      	movs	r3, #2
 800070e:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterID1 = 0x0700;
 8000710:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000714:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterID2 = 0x0780;
 8000716:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 800071a:	617b      	str	r3, [r7, #20]
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 800071c:	463b      	mov	r3, r7
 800071e:	4619      	mov	r1, r3
 8000720:	4805      	ldr	r0, [pc, #20]	@ (8000738 <MX_FDCAN1_Init+0xe8>)
 8000722:	f000 fff1 	bl	8001708 <HAL_FDCAN_ConfigFilter>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <MX_FDCAN1_Init+0xe0>
  {
    /* Filter configuration Error */
    Error_Handler();
 800072c:	f000 f8b6 	bl	800089c <Error_Handler>
  }

  /* USER CODE END FDCAN1_Init 2 */

}
 8000730:	bf00      	nop
 8000732:	3718      	adds	r7, #24
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	200000b4 	.word	0x200000b4
 800073c:	40006400 	.word	0x40006400

08000740 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000744:	4b1b      	ldr	r3, [pc, #108]	@ (80007b4 <MX_SPI2_Init+0x74>)
 8000746:	4a1c      	ldr	r2, [pc, #112]	@ (80007b8 <MX_SPI2_Init+0x78>)
 8000748:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800074a:	4b1a      	ldr	r3, [pc, #104]	@ (80007b4 <MX_SPI2_Init+0x74>)
 800074c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000750:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000752:	4b18      	ldr	r3, [pc, #96]	@ (80007b4 <MX_SPI2_Init+0x74>)
 8000754:	2200      	movs	r2, #0
 8000756:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000758:	4b16      	ldr	r3, [pc, #88]	@ (80007b4 <MX_SPI2_Init+0x74>)
 800075a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800075e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000760:	4b14      	ldr	r3, [pc, #80]	@ (80007b4 <MX_SPI2_Init+0x74>)
 8000762:	2200      	movs	r2, #0
 8000764:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000766:	4b13      	ldr	r3, [pc, #76]	@ (80007b4 <MX_SPI2_Init+0x74>)
 8000768:	2200      	movs	r2, #0
 800076a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800076c:	4b11      	ldr	r3, [pc, #68]	@ (80007b4 <MX_SPI2_Init+0x74>)
 800076e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000772:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000774:	4b0f      	ldr	r3, [pc, #60]	@ (80007b4 <MX_SPI2_Init+0x74>)
 8000776:	2238      	movs	r2, #56	@ 0x38
 8000778:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800077a:	4b0e      	ldr	r3, [pc, #56]	@ (80007b4 <MX_SPI2_Init+0x74>)
 800077c:	2200      	movs	r2, #0
 800077e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000780:	4b0c      	ldr	r3, [pc, #48]	@ (80007b4 <MX_SPI2_Init+0x74>)
 8000782:	2200      	movs	r2, #0
 8000784:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000786:	4b0b      	ldr	r3, [pc, #44]	@ (80007b4 <MX_SPI2_Init+0x74>)
 8000788:	2200      	movs	r2, #0
 800078a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800078c:	4b09      	ldr	r3, [pc, #36]	@ (80007b4 <MX_SPI2_Init+0x74>)
 800078e:	2207      	movs	r2, #7
 8000790:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000792:	4b08      	ldr	r3, [pc, #32]	@ (80007b4 <MX_SPI2_Init+0x74>)
 8000794:	2200      	movs	r2, #0
 8000796:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000798:	4b06      	ldr	r3, [pc, #24]	@ (80007b4 <MX_SPI2_Init+0x74>)
 800079a:	2208      	movs	r2, #8
 800079c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800079e:	4805      	ldr	r0, [pc, #20]	@ (80007b4 <MX_SPI2_Init+0x74>)
 80007a0:	f002 fddc 	bl	800335c <HAL_SPI_Init>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80007aa:	f000 f877 	bl	800089c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	20000118 	.word	0x20000118
 80007b8:	40003800 	.word	0x40003800

080007bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b08a      	sub	sp, #40	@ 0x28
 80007c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c2:	f107 0314 	add.w	r3, r7, #20
 80007c6:	2200      	movs	r2, #0
 80007c8:	601a      	str	r2, [r3, #0]
 80007ca:	605a      	str	r2, [r3, #4]
 80007cc:	609a      	str	r2, [r3, #8]
 80007ce:	60da      	str	r2, [r3, #12]
 80007d0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007d2:	4b2f      	ldr	r3, [pc, #188]	@ (8000890 <MX_GPIO_Init+0xd4>)
 80007d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007d6:	4a2e      	ldr	r2, [pc, #184]	@ (8000890 <MX_GPIO_Init+0xd4>)
 80007d8:	f043 0304 	orr.w	r3, r3, #4
 80007dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007de:	4b2c      	ldr	r3, [pc, #176]	@ (8000890 <MX_GPIO_Init+0xd4>)
 80007e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007e2:	f003 0304 	and.w	r3, r3, #4
 80007e6:	613b      	str	r3, [r7, #16]
 80007e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007ea:	4b29      	ldr	r3, [pc, #164]	@ (8000890 <MX_GPIO_Init+0xd4>)
 80007ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ee:	4a28      	ldr	r2, [pc, #160]	@ (8000890 <MX_GPIO_Init+0xd4>)
 80007f0:	f043 0320 	orr.w	r3, r3, #32
 80007f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007f6:	4b26      	ldr	r3, [pc, #152]	@ (8000890 <MX_GPIO_Init+0xd4>)
 80007f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007fa:	f003 0320 	and.w	r3, r3, #32
 80007fe:	60fb      	str	r3, [r7, #12]
 8000800:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000802:	4b23      	ldr	r3, [pc, #140]	@ (8000890 <MX_GPIO_Init+0xd4>)
 8000804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000806:	4a22      	ldr	r2, [pc, #136]	@ (8000890 <MX_GPIO_Init+0xd4>)
 8000808:	f043 0302 	orr.w	r3, r3, #2
 800080c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800080e:	4b20      	ldr	r3, [pc, #128]	@ (8000890 <MX_GPIO_Init+0xd4>)
 8000810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000812:	f003 0302 	and.w	r3, r3, #2
 8000816:	60bb      	str	r3, [r7, #8]
 8000818:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800081a:	4b1d      	ldr	r3, [pc, #116]	@ (8000890 <MX_GPIO_Init+0xd4>)
 800081c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081e:	4a1c      	ldr	r2, [pc, #112]	@ (8000890 <MX_GPIO_Init+0xd4>)
 8000820:	f043 0301 	orr.w	r3, r3, #1
 8000824:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000826:	4b1a      	ldr	r3, [pc, #104]	@ (8000890 <MX_GPIO_Init+0xd4>)
 8000828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	607b      	str	r3, [r7, #4]
 8000830:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000832:	2200      	movs	r2, #0
 8000834:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000838:	4816      	ldr	r0, [pc, #88]	@ (8000894 <MX_GPIO_Init+0xd8>)
 800083a:	f001 fd65 	bl	8002308 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_SPI_GPIO_Port, CS_SPI_Pin, GPIO_PIN_SET);
 800083e:	2201      	movs	r2, #1
 8000840:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000844:	4814      	ldr	r0, [pc, #80]	@ (8000898 <MX_GPIO_Init+0xdc>)
 8000846:	f001 fd5f 	bl	8002308 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800084a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800084e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000850:	2301      	movs	r3, #1
 8000852:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000854:	2300      	movs	r3, #0
 8000856:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000858:	2300      	movs	r3, #0
 800085a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800085c:	f107 0314 	add.w	r3, r7, #20
 8000860:	4619      	mov	r1, r3
 8000862:	480c      	ldr	r0, [pc, #48]	@ (8000894 <MX_GPIO_Init+0xd8>)
 8000864:	f001 fbce 	bl	8002004 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_SPI_Pin */
  GPIO_InitStruct.Pin = CS_SPI_Pin;
 8000868:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800086c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800086e:	2301      	movs	r3, #1
 8000870:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	2300      	movs	r3, #0
 8000874:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000876:	2301      	movs	r3, #1
 8000878:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_SPI_GPIO_Port, &GPIO_InitStruct);
 800087a:	f107 0314 	add.w	r3, r7, #20
 800087e:	4619      	mov	r1, r3
 8000880:	4805      	ldr	r0, [pc, #20]	@ (8000898 <MX_GPIO_Init+0xdc>)
 8000882:	f001 fbbf 	bl	8002004 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000886:	bf00      	nop
 8000888:	3728      	adds	r7, #40	@ 0x28
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	40021000 	.word	0x40021000
 8000894:	48000800 	.word	0x48000800
 8000898:	48000400 	.word	0x48000400

0800089c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a0:	b672      	cpsid	i
}
 80008a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008a4:	bf00      	nop
 80008a6:	e7fd      	b.n	80008a4 <Error_Handler+0x8>

080008a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ae:	4b0f      	ldr	r3, [pc, #60]	@ (80008ec <HAL_MspInit+0x44>)
 80008b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008b2:	4a0e      	ldr	r2, [pc, #56]	@ (80008ec <HAL_MspInit+0x44>)
 80008b4:	f043 0301 	orr.w	r3, r3, #1
 80008b8:	6613      	str	r3, [r2, #96]	@ 0x60
 80008ba:	4b0c      	ldr	r3, [pc, #48]	@ (80008ec <HAL_MspInit+0x44>)
 80008bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008be:	f003 0301 	and.w	r3, r3, #1
 80008c2:	607b      	str	r3, [r7, #4]
 80008c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008c6:	4b09      	ldr	r3, [pc, #36]	@ (80008ec <HAL_MspInit+0x44>)
 80008c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008ca:	4a08      	ldr	r2, [pc, #32]	@ (80008ec <HAL_MspInit+0x44>)
 80008cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80008d2:	4b06      	ldr	r3, [pc, #24]	@ (80008ec <HAL_MspInit+0x44>)
 80008d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008da:	603b      	str	r3, [r7, #0]
 80008dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80008de:	f001 fde9 	bl	80024b4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008e2:	bf00      	nop
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	40021000 	.word	0x40021000

080008f0 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b085      	sub	sp, #20
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a0a      	ldr	r2, [pc, #40]	@ (8000928 <HAL_CRC_MspInit+0x38>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d10b      	bne.n	800091a <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000902:	4b0a      	ldr	r3, [pc, #40]	@ (800092c <HAL_CRC_MspInit+0x3c>)
 8000904:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000906:	4a09      	ldr	r2, [pc, #36]	@ (800092c <HAL_CRC_MspInit+0x3c>)
 8000908:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800090c:	6493      	str	r3, [r2, #72]	@ 0x48
 800090e:	4b07      	ldr	r3, [pc, #28]	@ (800092c <HAL_CRC_MspInit+0x3c>)
 8000910:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000912:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000916:	60fb      	str	r3, [r7, #12]
 8000918:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CRC_MspInit 1 */

  }

}
 800091a:	bf00      	nop
 800091c:	3714      	adds	r7, #20
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop
 8000928:	40023000 	.word	0x40023000
 800092c:	40021000 	.word	0x40021000

08000930 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b09e      	sub	sp, #120	@ 0x78
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000938:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800093c:	2200      	movs	r2, #0
 800093e:	601a      	str	r2, [r3, #0]
 8000940:	605a      	str	r2, [r3, #4]
 8000942:	609a      	str	r2, [r3, #8]
 8000944:	60da      	str	r2, [r3, #12]
 8000946:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000948:	f107 0310 	add.w	r3, r7, #16
 800094c:	2254      	movs	r2, #84	@ 0x54
 800094e:	2100      	movs	r1, #0
 8000950:	4618      	mov	r0, r3
 8000952:	f003 fe4b 	bl	80045ec <memset>
  if(hfdcan->Instance==FDCAN1)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	4a28      	ldr	r2, [pc, #160]	@ (80009fc <HAL_FDCAN_MspInit+0xcc>)
 800095c:	4293      	cmp	r3, r2
 800095e:	d149      	bne.n	80009f4 <HAL_FDCAN_MspInit+0xc4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000960:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000964:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000966:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800096a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800096c:	f107 0310 	add.w	r3, r7, #16
 8000970:	4618      	mov	r0, r3
 8000972:	f002 faa5 	bl	8002ec0 <HAL_RCCEx_PeriphCLKConfig>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 800097c:	f7ff ff8e 	bl	800089c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000980:	4b1f      	ldr	r3, [pc, #124]	@ (8000a00 <HAL_FDCAN_MspInit+0xd0>)
 8000982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000984:	4a1e      	ldr	r2, [pc, #120]	@ (8000a00 <HAL_FDCAN_MspInit+0xd0>)
 8000986:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800098a:	6593      	str	r3, [r2, #88]	@ 0x58
 800098c:	4b1c      	ldr	r3, [pc, #112]	@ (8000a00 <HAL_FDCAN_MspInit+0xd0>)
 800098e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000990:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000994:	60fb      	str	r3, [r7, #12]
 8000996:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000998:	4b19      	ldr	r3, [pc, #100]	@ (8000a00 <HAL_FDCAN_MspInit+0xd0>)
 800099a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800099c:	4a18      	ldr	r2, [pc, #96]	@ (8000a00 <HAL_FDCAN_MspInit+0xd0>)
 800099e:	f043 0301 	orr.w	r3, r3, #1
 80009a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009a4:	4b16      	ldr	r3, [pc, #88]	@ (8000a00 <HAL_FDCAN_MspInit+0xd0>)
 80009a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a8:	f003 0301 	and.w	r3, r3, #1
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80009b0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80009b4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b6:	2302      	movs	r3, #2
 80009b8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ba:	2300      	movs	r3, #0
 80009bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009be:	2300      	movs	r3, #0
 80009c0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80009c2:	2309      	movs	r3, #9
 80009c4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80009ca:	4619      	mov	r1, r3
 80009cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009d0:	f001 fb18 	bl	8002004 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80009d4:	2200      	movs	r2, #0
 80009d6:	2100      	movs	r1, #0
 80009d8:	2015      	movs	r0, #21
 80009da:	f000 fb08 	bl	8000fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80009de:	2015      	movs	r0, #21
 80009e0:	f000 fb1f 	bl	8001022 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 80009e4:	2200      	movs	r2, #0
 80009e6:	2100      	movs	r1, #0
 80009e8:	2016      	movs	r0, #22
 80009ea:	f000 fb00 	bl	8000fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 80009ee:	2016      	movs	r0, #22
 80009f0:	f000 fb17 	bl	8001022 <HAL_NVIC_EnableIRQ>

  /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80009f4:	bf00      	nop
 80009f6:	3778      	adds	r7, #120	@ 0x78
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	40006400 	.word	0x40006400
 8000a00:	40021000 	.word	0x40021000

08000a04 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b08a      	sub	sp, #40	@ 0x28
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0c:	f107 0314 	add.w	r3, r7, #20
 8000a10:	2200      	movs	r2, #0
 8000a12:	601a      	str	r2, [r3, #0]
 8000a14:	605a      	str	r2, [r3, #4]
 8000a16:	609a      	str	r2, [r3, #8]
 8000a18:	60da      	str	r2, [r3, #12]
 8000a1a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a26      	ldr	r2, [pc, #152]	@ (8000abc <HAL_SPI_MspInit+0xb8>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d145      	bne.n	8000ab2 <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a26:	4b26      	ldr	r3, [pc, #152]	@ (8000ac0 <HAL_SPI_MspInit+0xbc>)
 8000a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a2a:	4a25      	ldr	r2, [pc, #148]	@ (8000ac0 <HAL_SPI_MspInit+0xbc>)
 8000a2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a30:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a32:	4b23      	ldr	r3, [pc, #140]	@ (8000ac0 <HAL_SPI_MspInit+0xbc>)
 8000a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a3a:	613b      	str	r3, [r7, #16]
 8000a3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a3e:	4b20      	ldr	r3, [pc, #128]	@ (8000ac0 <HAL_SPI_MspInit+0xbc>)
 8000a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a42:	4a1f      	ldr	r2, [pc, #124]	@ (8000ac0 <HAL_SPI_MspInit+0xbc>)
 8000a44:	f043 0320 	orr.w	r3, r3, #32
 8000a48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a4a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ac0 <HAL_SPI_MspInit+0xbc>)
 8000a4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4e:	f003 0320 	and.w	r3, r3, #32
 8000a52:	60fb      	str	r3, [r7, #12]
 8000a54:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a56:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac0 <HAL_SPI_MspInit+0xbc>)
 8000a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a5a:	4a19      	ldr	r2, [pc, #100]	@ (8000ac0 <HAL_SPI_MspInit+0xbc>)
 8000a5c:	f043 0302 	orr.w	r3, r3, #2
 8000a60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a62:	4b17      	ldr	r3, [pc, #92]	@ (8000ac0 <HAL_SPI_MspInit+0xbc>)
 8000a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a66:	f003 0302 	and.w	r3, r3, #2
 8000a6a:	60bb      	str	r3, [r7, #8]
 8000a6c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PF9     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000a6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a74:	2302      	movs	r3, #2
 8000a76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000a80:	2305      	movs	r3, #5
 8000a82:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000a84:	f107 0314 	add.w	r3, r7, #20
 8000a88:	4619      	mov	r1, r3
 8000a8a:	480e      	ldr	r0, [pc, #56]	@ (8000ac4 <HAL_SPI_MspInit+0xc0>)
 8000a8c:	f001 faba 	bl	8002004 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000a90:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000a94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a96:	2302      	movs	r3, #2
 8000a98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000aa2:	2305      	movs	r3, #5
 8000aa4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aa6:	f107 0314 	add.w	r3, r7, #20
 8000aaa:	4619      	mov	r1, r3
 8000aac:	4806      	ldr	r0, [pc, #24]	@ (8000ac8 <HAL_SPI_MspInit+0xc4>)
 8000aae:	f001 faa9 	bl	8002004 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000ab2:	bf00      	nop
 8000ab4:	3728      	adds	r7, #40	@ 0x28
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	40003800 	.word	0x40003800
 8000ac0:	40021000 	.word	0x40021000
 8000ac4:	48001400 	.word	0x48001400
 8000ac8:	48000400 	.word	0x48000400

08000acc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ad0:	bf00      	nop
 8000ad2:	e7fd      	b.n	8000ad0 <NMI_Handler+0x4>

08000ad4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ad8:	bf00      	nop
 8000ada:	e7fd      	b.n	8000ad8 <HardFault_Handler+0x4>

08000adc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ae0:	bf00      	nop
 8000ae2:	e7fd      	b.n	8000ae0 <MemManage_Handler+0x4>

08000ae4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ae8:	bf00      	nop
 8000aea:	e7fd      	b.n	8000ae8 <BusFault_Handler+0x4>

08000aec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000af0:	bf00      	nop
 8000af2:	e7fd      	b.n	8000af0 <UsageFault_Handler+0x4>

08000af4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000af8:	bf00      	nop
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr

08000b02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b02:	b480      	push	{r7}
 8000b04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b06:	bf00      	nop
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0e:	4770      	bx	lr

08000b10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b14:	bf00      	nop
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr

08000b1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b1e:	b580      	push	{r7, lr}
 8000b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b22:	f000 f949 	bl	8000db8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b26:	bf00      	nop
 8000b28:	bd80      	pop	{r7, pc}
	...

08000b2c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000b30:	4802      	ldr	r0, [pc, #8]	@ (8000b3c <FDCAN1_IT0_IRQHandler+0x10>)
 8000b32:	f001 f877 	bl	8001c24 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8000b36:	bf00      	nop
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	200000b4 	.word	0x200000b4

08000b40 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8000b44:	4802      	ldr	r0, [pc, #8]	@ (8000b50 <FDCAN1_IT1_IRQHandler+0x10>)
 8000b46:	f001 f86d 	bl	8001c24 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8000b4a:	bf00      	nop
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	200000b4 	.word	0x200000b4

08000b54 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	b086      	sub	sp, #24
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	60f8      	str	r0, [r7, #12]
 8000b5c:	60b9      	str	r1, [r7, #8]
 8000b5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b60:	2300      	movs	r3, #0
 8000b62:	617b      	str	r3, [r7, #20]
 8000b64:	e00a      	b.n	8000b7c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b66:	f3af 8000 	nop.w
 8000b6a:	4601      	mov	r1, r0
 8000b6c:	68bb      	ldr	r3, [r7, #8]
 8000b6e:	1c5a      	adds	r2, r3, #1
 8000b70:	60ba      	str	r2, [r7, #8]
 8000b72:	b2ca      	uxtb	r2, r1
 8000b74:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	3301      	adds	r3, #1
 8000b7a:	617b      	str	r3, [r7, #20]
 8000b7c:	697a      	ldr	r2, [r7, #20]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	429a      	cmp	r2, r3
 8000b82:	dbf0      	blt.n	8000b66 <_read+0x12>
  }

  return len;
 8000b84:	687b      	ldr	r3, [r7, #4]
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	3718      	adds	r7, #24
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd80      	pop	{r7, pc}

08000b8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b8e:	b580      	push	{r7, lr}
 8000b90:	b086      	sub	sp, #24
 8000b92:	af00      	add	r7, sp, #0
 8000b94:	60f8      	str	r0, [r7, #12]
 8000b96:	60b9      	str	r1, [r7, #8]
 8000b98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	617b      	str	r3, [r7, #20]
 8000b9e:	e009      	b.n	8000bb4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	1c5a      	adds	r2, r3, #1
 8000ba4:	60ba      	str	r2, [r7, #8]
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f7ff fc2d 	bl	8000408 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	617b      	str	r3, [r7, #20]
 8000bb4:	697a      	ldr	r2, [r7, #20]
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	dbf1      	blt.n	8000ba0 <_write+0x12>
  }
  return len;
 8000bbc:	687b      	ldr	r3, [r7, #4]
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3718      	adds	r7, #24
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}

08000bc6 <_close>:

int _close(int file)
{
 8000bc6:	b480      	push	{r7}
 8000bc8:	b083      	sub	sp, #12
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000bce:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	370c      	adds	r7, #12
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr

08000bde <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bde:	b480      	push	{r7}
 8000be0:	b083      	sub	sp, #12
 8000be2:	af00      	add	r7, sp, #0
 8000be4:	6078      	str	r0, [r7, #4]
 8000be6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bee:	605a      	str	r2, [r3, #4]
  return 0;
 8000bf0:	2300      	movs	r3, #0
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	370c      	adds	r7, #12
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr

08000bfe <_isatty>:

int _isatty(int file)
{
 8000bfe:	b480      	push	{r7}
 8000c00:	b083      	sub	sp, #12
 8000c02:	af00      	add	r7, sp, #0
 8000c04:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c06:	2301      	movs	r3, #1
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	370c      	adds	r7, #12
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr

08000c14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b085      	sub	sp, #20
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	60f8      	str	r0, [r7, #12]
 8000c1c:	60b9      	str	r1, [r7, #8]
 8000c1e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c20:	2300      	movs	r3, #0
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3714      	adds	r7, #20
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr
	...

08000c30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b086      	sub	sp, #24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c38:	4a14      	ldr	r2, [pc, #80]	@ (8000c8c <_sbrk+0x5c>)
 8000c3a:	4b15      	ldr	r3, [pc, #84]	@ (8000c90 <_sbrk+0x60>)
 8000c3c:	1ad3      	subs	r3, r2, r3
 8000c3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c40:	697b      	ldr	r3, [r7, #20]
 8000c42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c44:	4b13      	ldr	r3, [pc, #76]	@ (8000c94 <_sbrk+0x64>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d102      	bne.n	8000c52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c4c:	4b11      	ldr	r3, [pc, #68]	@ (8000c94 <_sbrk+0x64>)
 8000c4e:	4a12      	ldr	r2, [pc, #72]	@ (8000c98 <_sbrk+0x68>)
 8000c50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c52:	4b10      	ldr	r3, [pc, #64]	@ (8000c94 <_sbrk+0x64>)
 8000c54:	681a      	ldr	r2, [r3, #0]
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4413      	add	r3, r2
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	429a      	cmp	r2, r3
 8000c5e:	d207      	bcs.n	8000c70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c60:	f003 fd12 	bl	8004688 <__errno>
 8000c64:	4603      	mov	r3, r0
 8000c66:	220c      	movs	r2, #12
 8000c68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c6e:	e009      	b.n	8000c84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c70:	4b08      	ldr	r3, [pc, #32]	@ (8000c94 <_sbrk+0x64>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c76:	4b07      	ldr	r3, [pc, #28]	@ (8000c94 <_sbrk+0x64>)
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4413      	add	r3, r2
 8000c7e:	4a05      	ldr	r2, [pc, #20]	@ (8000c94 <_sbrk+0x64>)
 8000c80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c82:	68fb      	ldr	r3, [r7, #12]
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	3718      	adds	r7, #24
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	20020000 	.word	0x20020000
 8000c90:	00000400 	.word	0x00000400
 8000c94:	200001e0 	.word	0x200001e0
 8000c98:	20000338 	.word	0x20000338

08000c9c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ca0:	4b06      	ldr	r3, [pc, #24]	@ (8000cbc <SystemInit+0x20>)
 8000ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ca6:	4a05      	ldr	r2, [pc, #20]	@ (8000cbc <SystemInit+0x20>)
 8000ca8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cb0:	bf00      	nop
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	e000ed00 	.word	0xe000ed00

08000cc0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cc0:	480d      	ldr	r0, [pc, #52]	@ (8000cf8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cc2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000cc4:	f7ff ffea 	bl	8000c9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cc8:	480c      	ldr	r0, [pc, #48]	@ (8000cfc <LoopForever+0x6>)
  ldr r1, =_edata
 8000cca:	490d      	ldr	r1, [pc, #52]	@ (8000d00 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ccc:	4a0d      	ldr	r2, [pc, #52]	@ (8000d04 <LoopForever+0xe>)
  movs r3, #0
 8000cce:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000cd0:	e002      	b.n	8000cd8 <LoopCopyDataInit>

08000cd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cd6:	3304      	adds	r3, #4

08000cd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cdc:	d3f9      	bcc.n	8000cd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cde:	4a0a      	ldr	r2, [pc, #40]	@ (8000d08 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ce0:	4c0a      	ldr	r4, [pc, #40]	@ (8000d0c <LoopForever+0x16>)
  movs r3, #0
 8000ce2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ce4:	e001      	b.n	8000cea <LoopFillZerobss>

08000ce6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ce6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ce8:	3204      	adds	r2, #4

08000cea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cec:	d3fb      	bcc.n	8000ce6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cee:	f003 fcd1 	bl	8004694 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cf2:	f7ff fb97 	bl	8000424 <main>

08000cf6 <LoopForever>:

LoopForever:
    b LoopForever
 8000cf6:	e7fe      	b.n	8000cf6 <LoopForever>
  ldr   r0, =_estack
 8000cf8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000cfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d00:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000d04:	08005254 	.word	0x08005254
  ldr r2, =_sbss
 8000d08:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000d0c:	20000334 	.word	0x20000334

08000d10 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d10:	e7fe      	b.n	8000d10 <ADC1_2_IRQHandler>

08000d12 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d12:	b580      	push	{r7, lr}
 8000d14:	b082      	sub	sp, #8
 8000d16:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d1c:	2003      	movs	r0, #3
 8000d1e:	f000 f95b 	bl	8000fd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d22:	2000      	movs	r0, #0
 8000d24:	f000 f80e 	bl	8000d44 <HAL_InitTick>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d002      	beq.n	8000d34 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	71fb      	strb	r3, [r7, #7]
 8000d32:	e001      	b.n	8000d38 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d34:	f7ff fdb8 	bl	80008a8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d38:	79fb      	ldrb	r3, [r7, #7]

}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
	...

08000d44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000d50:	4b16      	ldr	r3, [pc, #88]	@ (8000dac <HAL_InitTick+0x68>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d022      	beq.n	8000d9e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000d58:	4b15      	ldr	r3, [pc, #84]	@ (8000db0 <HAL_InitTick+0x6c>)
 8000d5a:	681a      	ldr	r2, [r3, #0]
 8000d5c:	4b13      	ldr	r3, [pc, #76]	@ (8000dac <HAL_InitTick+0x68>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000d64:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f000 f966 	bl	800103e <HAL_SYSTICK_Config>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d10f      	bne.n	8000d98 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	2b0f      	cmp	r3, #15
 8000d7c:	d809      	bhi.n	8000d92 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	6879      	ldr	r1, [r7, #4]
 8000d82:	f04f 30ff 	mov.w	r0, #4294967295
 8000d86:	f000 f932 	bl	8000fee <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000db4 <HAL_InitTick+0x70>)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	6013      	str	r3, [r2, #0]
 8000d90:	e007      	b.n	8000da2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000d92:	2301      	movs	r3, #1
 8000d94:	73fb      	strb	r3, [r7, #15]
 8000d96:	e004      	b.n	8000da2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d98:	2301      	movs	r3, #1
 8000d9a:	73fb      	strb	r3, [r7, #15]
 8000d9c:	e001      	b.n	8000da2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000da2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	3710      	adds	r7, #16
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	20000014 	.word	0x20000014
 8000db0:	2000000c 	.word	0x2000000c
 8000db4:	20000010 	.word	0x20000010

08000db8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000dbc:	4b05      	ldr	r3, [pc, #20]	@ (8000dd4 <HAL_IncTick+0x1c>)
 8000dbe:	681a      	ldr	r2, [r3, #0]
 8000dc0:	4b05      	ldr	r3, [pc, #20]	@ (8000dd8 <HAL_IncTick+0x20>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4413      	add	r3, r2
 8000dc6:	4a03      	ldr	r2, [pc, #12]	@ (8000dd4 <HAL_IncTick+0x1c>)
 8000dc8:	6013      	str	r3, [r2, #0]
}
 8000dca:	bf00      	nop
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	200001e4 	.word	0x200001e4
 8000dd8:	20000014 	.word	0x20000014

08000ddc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  return uwTick;
 8000de0:	4b03      	ldr	r3, [pc, #12]	@ (8000df0 <HAL_GetTick+0x14>)
 8000de2:	681b      	ldr	r3, [r3, #0]
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	200001e4 	.word	0x200001e4

08000df4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dfc:	f7ff ffee 	bl	8000ddc <HAL_GetTick>
 8000e00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e0c:	d004      	beq.n	8000e18 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e0e:	4b09      	ldr	r3, [pc, #36]	@ (8000e34 <HAL_Delay+0x40>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	68fa      	ldr	r2, [r7, #12]
 8000e14:	4413      	add	r3, r2
 8000e16:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e18:	bf00      	nop
 8000e1a:	f7ff ffdf 	bl	8000ddc <HAL_GetTick>
 8000e1e:	4602      	mov	r2, r0
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	1ad3      	subs	r3, r2, r3
 8000e24:	68fa      	ldr	r2, [r7, #12]
 8000e26:	429a      	cmp	r2, r3
 8000e28:	d8f7      	bhi.n	8000e1a <HAL_Delay+0x26>
  {
  }
}
 8000e2a:	bf00      	nop
 8000e2c:	bf00      	nop
 8000e2e:	3710      	adds	r7, #16
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	20000014 	.word	0x20000014

08000e38 <__NVIC_SetPriorityGrouping>:
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b085      	sub	sp, #20
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	f003 0307 	and.w	r3, r3, #7
 8000e46:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e48:	4b0c      	ldr	r3, [pc, #48]	@ (8000e7c <__NVIC_SetPriorityGrouping+0x44>)
 8000e4a:	68db      	ldr	r3, [r3, #12]
 8000e4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e4e:	68ba      	ldr	r2, [r7, #8]
 8000e50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e54:	4013      	ands	r3, r2
 8000e56:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e6a:	4a04      	ldr	r2, [pc, #16]	@ (8000e7c <__NVIC_SetPriorityGrouping+0x44>)
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	60d3      	str	r3, [r2, #12]
}
 8000e70:	bf00      	nop
 8000e72:	3714      	adds	r7, #20
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr
 8000e7c:	e000ed00 	.word	0xe000ed00

08000e80 <__NVIC_GetPriorityGrouping>:
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e84:	4b04      	ldr	r3, [pc, #16]	@ (8000e98 <__NVIC_GetPriorityGrouping+0x18>)
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	0a1b      	lsrs	r3, r3, #8
 8000e8a:	f003 0307 	and.w	r3, r3, #7
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	46bd      	mov	sp, r7
 8000e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e96:	4770      	bx	lr
 8000e98:	e000ed00 	.word	0xe000ed00

08000e9c <__NVIC_EnableIRQ>:
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	db0b      	blt.n	8000ec6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eae:	79fb      	ldrb	r3, [r7, #7]
 8000eb0:	f003 021f 	and.w	r2, r3, #31
 8000eb4:	4907      	ldr	r1, [pc, #28]	@ (8000ed4 <__NVIC_EnableIRQ+0x38>)
 8000eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eba:	095b      	lsrs	r3, r3, #5
 8000ebc:	2001      	movs	r0, #1
 8000ebe:	fa00 f202 	lsl.w	r2, r0, r2
 8000ec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000ec6:	bf00      	nop
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	e000e100 	.word	0xe000e100

08000ed8 <__NVIC_SetPriority>:
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	6039      	str	r1, [r7, #0]
 8000ee2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ee4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	db0a      	blt.n	8000f02 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	b2da      	uxtb	r2, r3
 8000ef0:	490c      	ldr	r1, [pc, #48]	@ (8000f24 <__NVIC_SetPriority+0x4c>)
 8000ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef6:	0112      	lsls	r2, r2, #4
 8000ef8:	b2d2      	uxtb	r2, r2
 8000efa:	440b      	add	r3, r1
 8000efc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000f00:	e00a      	b.n	8000f18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	b2da      	uxtb	r2, r3
 8000f06:	4908      	ldr	r1, [pc, #32]	@ (8000f28 <__NVIC_SetPriority+0x50>)
 8000f08:	79fb      	ldrb	r3, [r7, #7]
 8000f0a:	f003 030f 	and.w	r3, r3, #15
 8000f0e:	3b04      	subs	r3, #4
 8000f10:	0112      	lsls	r2, r2, #4
 8000f12:	b2d2      	uxtb	r2, r2
 8000f14:	440b      	add	r3, r1
 8000f16:	761a      	strb	r2, [r3, #24]
}
 8000f18:	bf00      	nop
 8000f1a:	370c      	adds	r7, #12
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr
 8000f24:	e000e100 	.word	0xe000e100
 8000f28:	e000ed00 	.word	0xe000ed00

08000f2c <NVIC_EncodePriority>:
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b089      	sub	sp, #36	@ 0x24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	60f8      	str	r0, [r7, #12]
 8000f34:	60b9      	str	r1, [r7, #8]
 8000f36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	f003 0307 	and.w	r3, r3, #7
 8000f3e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f40:	69fb      	ldr	r3, [r7, #28]
 8000f42:	f1c3 0307 	rsb	r3, r3, #7
 8000f46:	2b04      	cmp	r3, #4
 8000f48:	bf28      	it	cs
 8000f4a:	2304      	movcs	r3, #4
 8000f4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	3304      	adds	r3, #4
 8000f52:	2b06      	cmp	r3, #6
 8000f54:	d902      	bls.n	8000f5c <NVIC_EncodePriority+0x30>
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	3b03      	subs	r3, #3
 8000f5a:	e000      	b.n	8000f5e <NVIC_EncodePriority+0x32>
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f60:	f04f 32ff 	mov.w	r2, #4294967295
 8000f64:	69bb      	ldr	r3, [r7, #24]
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	43da      	mvns	r2, r3
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	401a      	ands	r2, r3
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f74:	f04f 31ff 	mov.w	r1, #4294967295
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f7e:	43d9      	mvns	r1, r3
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f84:	4313      	orrs	r3, r2
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	3724      	adds	r7, #36	@ 0x24
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
	...

08000f94 <SysTick_Config>:
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	3b01      	subs	r3, #1
 8000fa0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000fa4:	d301      	bcc.n	8000faa <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	e00f      	b.n	8000fca <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000faa:	4a0a      	ldr	r2, [pc, #40]	@ (8000fd4 <SysTick_Config+0x40>)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fb2:	210f      	movs	r1, #15
 8000fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fb8:	f7ff ff8e 	bl	8000ed8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fbc:	4b05      	ldr	r3, [pc, #20]	@ (8000fd4 <SysTick_Config+0x40>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fc2:	4b04      	ldr	r3, [pc, #16]	@ (8000fd4 <SysTick_Config+0x40>)
 8000fc4:	2207      	movs	r2, #7
 8000fc6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000fc8:	2300      	movs	r3, #0
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	e000e010 	.word	0xe000e010

08000fd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f7ff ff29 	bl	8000e38 <__NVIC_SetPriorityGrouping>
}
 8000fe6:	bf00      	nop
 8000fe8:	3708      	adds	r7, #8
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}

08000fee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fee:	b580      	push	{r7, lr}
 8000ff0:	b086      	sub	sp, #24
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	60b9      	str	r1, [r7, #8]
 8000ff8:	607a      	str	r2, [r7, #4]
 8000ffa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ffc:	f7ff ff40 	bl	8000e80 <__NVIC_GetPriorityGrouping>
 8001000:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001002:	687a      	ldr	r2, [r7, #4]
 8001004:	68b9      	ldr	r1, [r7, #8]
 8001006:	6978      	ldr	r0, [r7, #20]
 8001008:	f7ff ff90 	bl	8000f2c <NVIC_EncodePriority>
 800100c:	4602      	mov	r2, r0
 800100e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001012:	4611      	mov	r1, r2
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff ff5f 	bl	8000ed8 <__NVIC_SetPriority>
}
 800101a:	bf00      	nop
 800101c:	3718      	adds	r7, #24
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}

08001022 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001022:	b580      	push	{r7, lr}
 8001024:	b082      	sub	sp, #8
 8001026:	af00      	add	r7, sp, #0
 8001028:	4603      	mov	r3, r0
 800102a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800102c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff ff33 	bl	8000e9c <__NVIC_EnableIRQ>
}
 8001036:	bf00      	nop
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}

0800103e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800103e:	b580      	push	{r7, lr}
 8001040:	b082      	sub	sp, #8
 8001042:	af00      	add	r7, sp, #0
 8001044:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001046:	6878      	ldr	r0, [r7, #4]
 8001048:	f7ff ffa4 	bl	8000f94 <SysTick_Config>
 800104c:	4603      	mov	r3, r0
}
 800104e:	4618      	mov	r0, r3
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
	...

08001058 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d101      	bne.n	800106a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
 8001068:	e054      	b.n	8001114 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	7f5b      	ldrb	r3, [r3, #29]
 800106e:	b2db      	uxtb	r3, r3
 8001070:	2b00      	cmp	r3, #0
 8001072:	d105      	bne.n	8001080 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2200      	movs	r2, #0
 8001078:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f7ff fc38 	bl	80008f0 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2202      	movs	r2, #2
 8001084:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	791b      	ldrb	r3, [r3, #4]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d10c      	bne.n	80010a8 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	4a22      	ldr	r2, [pc, #136]	@ (800111c <HAL_CRC_Init+0xc4>)
 8001094:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	689a      	ldr	r2, [r3, #8]
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f022 0218 	bic.w	r2, r2, #24
 80010a4:	609a      	str	r2, [r3, #8]
 80010a6:	e00c      	b.n	80010c2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6899      	ldr	r1, [r3, #8]
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	461a      	mov	r2, r3
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f000 f940 	bl	8001338 <HAL_CRCEx_Polynomial_Set>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
 80010c0:	e028      	b.n	8001114 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	795b      	ldrb	r3, [r3, #5]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d105      	bne.n	80010d6 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f04f 32ff 	mov.w	r2, #4294967295
 80010d2:	611a      	str	r2, [r3, #16]
 80010d4:	e004      	b.n	80010e0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	687a      	ldr	r2, [r7, #4]
 80010dc:	6912      	ldr	r2, [r2, #16]
 80010de:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	689b      	ldr	r3, [r3, #8]
 80010e6:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	695a      	ldr	r2, [r3, #20]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	430a      	orrs	r2, r1
 80010f4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	699a      	ldr	r2, [r3, #24]
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	430a      	orrs	r2, r1
 800110a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2201      	movs	r2, #1
 8001110:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8001112:	2300      	movs	r3, #0
}
 8001114:	4618      	mov	r0, r3
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	04c11db7 	.word	0x04c11db7

08001120 <HAL_CRC_Accumulate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b086      	sub	sp, #24
 8001124:	af00      	add	r7, sp, #0
 8001126:	60f8      	str	r0, [r7, #12]
 8001128:	60b9      	str	r1, [r7, #8]
 800112a:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800112c:	2300      	movs	r3, #0
 800112e:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	2202      	movs	r2, #2
 8001134:	775a      	strb	r2, [r3, #29]

  switch (hcrc->InputDataFormat)
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	6a1b      	ldr	r3, [r3, #32]
 800113a:	2b03      	cmp	r3, #3
 800113c:	d006      	beq.n	800114c <HAL_CRC_Accumulate+0x2c>
 800113e:	2b03      	cmp	r3, #3
 8001140:	d829      	bhi.n	8001196 <HAL_CRC_Accumulate+0x76>
 8001142:	2b01      	cmp	r3, #1
 8001144:	d019      	beq.n	800117a <HAL_CRC_Accumulate+0x5a>
 8001146:	2b02      	cmp	r3, #2
 8001148:	d01e      	beq.n	8001188 <HAL_CRC_Accumulate+0x68>

    case CRC_INPUTDATA_FORMAT_HALFWORDS:
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;
    default:
      break;
 800114a:	e024      	b.n	8001196 <HAL_CRC_Accumulate+0x76>
      for (index = 0U; index < BufferLength; index++)
 800114c:	2300      	movs	r3, #0
 800114e:	617b      	str	r3, [r7, #20]
 8001150:	e00a      	b.n	8001168 <HAL_CRC_Accumulate+0x48>
        hcrc->Instance->DR = pBuffer[index];
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	009b      	lsls	r3, r3, #2
 8001156:	68ba      	ldr	r2, [r7, #8]
 8001158:	441a      	add	r2, r3
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	6812      	ldr	r2, [r2, #0]
 8001160:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8001162:	697b      	ldr	r3, [r7, #20]
 8001164:	3301      	adds	r3, #1
 8001166:	617b      	str	r3, [r7, #20]
 8001168:	697a      	ldr	r2, [r7, #20]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	429a      	cmp	r2, r3
 800116e:	d3f0      	bcc.n	8001152 <HAL_CRC_Accumulate+0x32>
      temp = hcrc->Instance->DR;
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	613b      	str	r3, [r7, #16]
      break;
 8001178:	e00e      	b.n	8001198 <HAL_CRC_Accumulate+0x78>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800117a:	687a      	ldr	r2, [r7, #4]
 800117c:	68b9      	ldr	r1, [r7, #8]
 800117e:	68f8      	ldr	r0, [r7, #12]
 8001180:	f000 f812 	bl	80011a8 <CRC_Handle_8>
 8001184:	6138      	str	r0, [r7, #16]
      break;
 8001186:	e007      	b.n	8001198 <HAL_CRC_Accumulate+0x78>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8001188:	687a      	ldr	r2, [r7, #4]
 800118a:	68b9      	ldr	r1, [r7, #8]
 800118c:	68f8      	ldr	r0, [r7, #12]
 800118e:	f000 f899 	bl	80012c4 <CRC_Handle_16>
 8001192:	6138      	str	r0, [r7, #16]
      break;
 8001194:	e000      	b.n	8001198 <HAL_CRC_Accumulate+0x78>
      break;
 8001196:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	2201      	movs	r2, #1
 800119c:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800119e:	693b      	ldr	r3, [r7, #16]
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	3718      	adds	r7, #24
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b089      	sub	sp, #36	@ 0x24
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	60f8      	str	r0, [r7, #12]
 80011b0:	60b9      	str	r1, [r7, #8]
 80011b2:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 80011b4:	2300      	movs	r3, #0
 80011b6:	61fb      	str	r3, [r7, #28]
 80011b8:	e023      	b.n	8001202 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	009b      	lsls	r3, r3, #2
 80011be:	68ba      	ldr	r2, [r7, #8]
 80011c0:	4413      	add	r3, r2
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	3301      	adds	r3, #1
 80011cc:	68b9      	ldr	r1, [r7, #8]
 80011ce:	440b      	add	r3, r1
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80011d4:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	009b      	lsls	r3, r3, #2
 80011da:	3302      	adds	r3, #2
 80011dc:	68b9      	ldr	r1, [r7, #8]
 80011de:	440b      	add	r3, r1
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80011e4:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	3303      	adds	r3, #3
 80011ec:	68b9      	ldr	r1, [r7, #8]
 80011ee:	440b      	add	r3, r1
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80011f8:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80011fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	3301      	adds	r3, #1
 8001200:	61fb      	str	r3, [r7, #28]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	089b      	lsrs	r3, r3, #2
 8001206:	69fa      	ldr	r2, [r7, #28]
 8001208:	429a      	cmp	r2, r3
 800120a:	d3d6      	bcc.n	80011ba <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	f003 0303 	and.w	r3, r3, #3
 8001212:	2b00      	cmp	r3, #0
 8001214:	d04d      	beq.n	80012b2 <CRC_Handle_8+0x10a>
  {
    if ((BufferLength % 4U) == 1U)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	f003 0303 	and.w	r3, r3, #3
 800121c:	2b01      	cmp	r3, #1
 800121e:	d107      	bne.n	8001230 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	68ba      	ldr	r2, [r7, #8]
 8001226:	4413      	add	r3, r2
 8001228:	68fa      	ldr	r2, [r7, #12]
 800122a:	6812      	ldr	r2, [r2, #0]
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	f003 0303 	and.w	r3, r3, #3
 8001236:	2b02      	cmp	r3, #2
 8001238:	d116      	bne.n	8001268 <CRC_Handle_8+0xc0>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	68ba      	ldr	r2, [r7, #8]
 8001240:	4413      	add	r3, r2
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	021b      	lsls	r3, r3, #8
 8001246:	b21a      	sxth	r2, r3
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	3301      	adds	r3, #1
 800124e:	68b9      	ldr	r1, [r7, #8]
 8001250:	440b      	add	r3, r1
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	b21b      	sxth	r3, r3
 8001256:	4313      	orrs	r3, r2
 8001258:	b21b      	sxth	r3, r3
 800125a:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	8b7a      	ldrh	r2, [r7, #26]
 8001266:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	f003 0303 	and.w	r3, r3, #3
 800126e:	2b03      	cmp	r3, #3
 8001270:	d11f      	bne.n	80012b2 <CRC_Handle_8+0x10a>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	68ba      	ldr	r2, [r7, #8]
 8001278:	4413      	add	r3, r2
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	021b      	lsls	r3, r3, #8
 800127e:	b21a      	sxth	r2, r3
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	3301      	adds	r3, #1
 8001286:	68b9      	ldr	r1, [r7, #8]
 8001288:	440b      	add	r3, r1
 800128a:	781b      	ldrb	r3, [r3, #0]
 800128c:	b21b      	sxth	r3, r3
 800128e:	4313      	orrs	r3, r2
 8001290:	b21b      	sxth	r3, r3
 8001292:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	8b7a      	ldrh	r2, [r7, #26]
 800129e:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	3302      	adds	r3, #2
 80012a6:	68ba      	ldr	r2, [r7, #8]
 80012a8:	4413      	add	r3, r2
 80012aa:	68fa      	ldr	r2, [r7, #12]
 80012ac:	6812      	ldr	r2, [r2, #0]
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	681b      	ldr	r3, [r3, #0]
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3724      	adds	r7, #36	@ 0x24
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr

080012c4 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b087      	sub	sp, #28
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	60b9      	str	r1, [r7, #8]
 80012ce:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 80012d0:	2300      	movs	r3, #0
 80012d2:	617b      	str	r3, [r7, #20]
 80012d4:	e013      	b.n	80012fe <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	68ba      	ldr	r2, [r7, #8]
 80012dc:	4413      	add	r3, r2
 80012de:	881b      	ldrh	r3, [r3, #0]
 80012e0:	041a      	lsls	r2, r3, #16
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	3302      	adds	r3, #2
 80012e8:	68b9      	ldr	r1, [r7, #8]
 80012ea:	440b      	add	r3, r1
 80012ec:	881b      	ldrh	r3, [r3, #0]
 80012ee:	4619      	mov	r1, r3
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	430a      	orrs	r2, r1
 80012f6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	3301      	adds	r3, #1
 80012fc:	617b      	str	r3, [r7, #20]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	085b      	lsrs	r3, r3, #1
 8001302:	697a      	ldr	r2, [r7, #20]
 8001304:	429a      	cmp	r2, r3
 8001306:	d3e6      	bcc.n	80012d6 <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	f003 0301 	and.w	r3, r3, #1
 800130e:	2b00      	cmp	r3, #0
 8001310:	d009      	beq.n	8001326 <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	68ba      	ldr	r2, [r7, #8]
 800131e:	4413      	add	r3, r2
 8001320:	881a      	ldrh	r2, [r3, #0]
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	681b      	ldr	r3, [r3, #0]
}
 800132c:	4618      	mov	r0, r3
 800132e:	371c      	adds	r7, #28
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr

08001338 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8001338:	b480      	push	{r7}
 800133a:	b087      	sub	sp, #28
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	60b9      	str	r1, [r7, #8]
 8001342:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001344:	2300      	movs	r3, #0
 8001346:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8001348:	231f      	movs	r3, #31
 800134a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800134c:	68bb      	ldr	r3, [r7, #8]
 800134e:	f003 0301 	and.w	r3, r3, #1
 8001352:	2b00      	cmp	r3, #0
 8001354:	d102      	bne.n	800135c <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	75fb      	strb	r3, [r7, #23]
 800135a:	e063      	b.n	8001424 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800135c:	bf00      	nop
 800135e:	693b      	ldr	r3, [r7, #16]
 8001360:	1e5a      	subs	r2, r3, #1
 8001362:	613a      	str	r2, [r7, #16]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d009      	beq.n	800137c <HAL_CRCEx_Polynomial_Set+0x44>
 8001368:	693b      	ldr	r3, [r7, #16]
 800136a:	f003 031f 	and.w	r3, r3, #31
 800136e:	68ba      	ldr	r2, [r7, #8]
 8001370:	fa22 f303 	lsr.w	r3, r2, r3
 8001374:	f003 0301 	and.w	r3, r3, #1
 8001378:	2b00      	cmp	r3, #0
 800137a:	d0f0      	beq.n	800135e <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2b18      	cmp	r3, #24
 8001380:	d846      	bhi.n	8001410 <HAL_CRCEx_Polynomial_Set+0xd8>
 8001382:	a201      	add	r2, pc, #4	@ (adr r2, 8001388 <HAL_CRCEx_Polynomial_Set+0x50>)
 8001384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001388:	08001417 	.word	0x08001417
 800138c:	08001411 	.word	0x08001411
 8001390:	08001411 	.word	0x08001411
 8001394:	08001411 	.word	0x08001411
 8001398:	08001411 	.word	0x08001411
 800139c:	08001411 	.word	0x08001411
 80013a0:	08001411 	.word	0x08001411
 80013a4:	08001411 	.word	0x08001411
 80013a8:	08001405 	.word	0x08001405
 80013ac:	08001411 	.word	0x08001411
 80013b0:	08001411 	.word	0x08001411
 80013b4:	08001411 	.word	0x08001411
 80013b8:	08001411 	.word	0x08001411
 80013bc:	08001411 	.word	0x08001411
 80013c0:	08001411 	.word	0x08001411
 80013c4:	08001411 	.word	0x08001411
 80013c8:	080013f9 	.word	0x080013f9
 80013cc:	08001411 	.word	0x08001411
 80013d0:	08001411 	.word	0x08001411
 80013d4:	08001411 	.word	0x08001411
 80013d8:	08001411 	.word	0x08001411
 80013dc:	08001411 	.word	0x08001411
 80013e0:	08001411 	.word	0x08001411
 80013e4:	08001411 	.word	0x08001411
 80013e8:	080013ed 	.word	0x080013ed
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	2b06      	cmp	r3, #6
 80013f0:	d913      	bls.n	800141a <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
 80013f4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80013f6:	e010      	b.n	800141a <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	2b07      	cmp	r3, #7
 80013fc:	d90f      	bls.n	800141e <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8001402:	e00c      	b.n	800141e <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	2b0f      	cmp	r3, #15
 8001408:	d90b      	bls.n	8001422 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 800140a:	2301      	movs	r3, #1
 800140c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800140e:	e008      	b.n	8001422 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8001410:	2301      	movs	r3, #1
 8001412:	75fb      	strb	r3, [r7, #23]
        break;
 8001414:	e006      	b.n	8001424 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8001416:	bf00      	nop
 8001418:	e004      	b.n	8001424 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800141a:	bf00      	nop
 800141c:	e002      	b.n	8001424 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800141e:	bf00      	nop
 8001420:	e000      	b.n	8001424 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8001422:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8001424:	7dfb      	ldrb	r3, [r7, #23]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d10d      	bne.n	8001446 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	68ba      	ldr	r2, [r7, #8]
 8001430:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	f023 0118 	bic.w	r1, r3, #24
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	687a      	ldr	r2, [r7, #4]
 8001442:	430a      	orrs	r2, r1
 8001444:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8001446:	7dfb      	ldrb	r3, [r7, #23]
}
 8001448:	4618      	mov	r0, r3
 800144a:	371c      	adds	r7, #28
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d101      	bne.n	8001466 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e147      	b.n	80016f6 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800146c:	b2db      	uxtb	r3, r3
 800146e:	2b00      	cmp	r3, #0
 8001470:	d106      	bne.n	8001480 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2200      	movs	r2, #0
 8001476:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800147a:	6878      	ldr	r0, [r7, #4]
 800147c:	f7ff fa58 	bl	8000930 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	699a      	ldr	r2, [r3, #24]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f022 0210 	bic.w	r2, r2, #16
 800148e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001490:	f7ff fca4 	bl	8000ddc <HAL_GetTick>
 8001494:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001496:	e012      	b.n	80014be <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001498:	f7ff fca0 	bl	8000ddc <HAL_GetTick>
 800149c:	4602      	mov	r2, r0
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	2b0a      	cmp	r3, #10
 80014a4:	d90b      	bls.n	80014be <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014aa:	f043 0201 	orr.w	r2, r3, #1
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2203      	movs	r2, #3
 80014b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80014ba:	2301      	movs	r3, #1
 80014bc:	e11b      	b.n	80016f6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	699b      	ldr	r3, [r3, #24]
 80014c4:	f003 0308 	and.w	r3, r3, #8
 80014c8:	2b08      	cmp	r3, #8
 80014ca:	d0e5      	beq.n	8001498 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	699a      	ldr	r2, [r3, #24]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f042 0201 	orr.w	r2, r2, #1
 80014da:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014dc:	f7ff fc7e 	bl	8000ddc <HAL_GetTick>
 80014e0:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80014e2:	e012      	b.n	800150a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80014e4:	f7ff fc7a 	bl	8000ddc <HAL_GetTick>
 80014e8:	4602      	mov	r2, r0
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	2b0a      	cmp	r3, #10
 80014f0:	d90b      	bls.n	800150a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014f6:	f043 0201 	orr.w	r2, r3, #1
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2203      	movs	r2, #3
 8001502:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001506:	2301      	movs	r3, #1
 8001508:	e0f5      	b.n	80016f6 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	699b      	ldr	r3, [r3, #24]
 8001510:	f003 0301 	and.w	r3, r3, #1
 8001514:	2b00      	cmp	r3, #0
 8001516:	d0e5      	beq.n	80014e4 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	699a      	ldr	r2, [r3, #24]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f042 0202 	orr.w	r2, r2, #2
 8001526:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a74      	ldr	r2, [pc, #464]	@ (8001700 <HAL_FDCAN_Init+0x2ac>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d103      	bne.n	800153a <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8001532:	4a74      	ldr	r2, [pc, #464]	@ (8001704 <HAL_FDCAN_Init+0x2b0>)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	7c1b      	ldrb	r3, [r3, #16]
 800153e:	2b01      	cmp	r3, #1
 8001540:	d108      	bne.n	8001554 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	699a      	ldr	r2, [r3, #24]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001550:	619a      	str	r2, [r3, #24]
 8001552:	e007      	b.n	8001564 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	699a      	ldr	r2, [r3, #24]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001562:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	7c5b      	ldrb	r3, [r3, #17]
 8001568:	2b01      	cmp	r3, #1
 800156a:	d108      	bne.n	800157e <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	699a      	ldr	r2, [r3, #24]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800157a:	619a      	str	r2, [r3, #24]
 800157c:	e007      	b.n	800158e <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	699a      	ldr	r2, [r3, #24]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800158c:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	7c9b      	ldrb	r3, [r3, #18]
 8001592:	2b01      	cmp	r3, #1
 8001594:	d108      	bne.n	80015a8 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	699a      	ldr	r2, [r3, #24]
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80015a4:	619a      	str	r2, [r3, #24]
 80015a6:	e007      	b.n	80015b8 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	699a      	ldr	r2, [r3, #24]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80015b6:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	699b      	ldr	r3, [r3, #24]
 80015be:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	689a      	ldr	r2, [r3, #8]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	430a      	orrs	r2, r1
 80015cc:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	699a      	ldr	r2, [r3, #24]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80015dc:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	691a      	ldr	r2, [r3, #16]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f022 0210 	bic.w	r2, r2, #16
 80015ec:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	68db      	ldr	r3, [r3, #12]
 80015f2:	2b01      	cmp	r3, #1
 80015f4:	d108      	bne.n	8001608 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	699a      	ldr	r2, [r3, #24]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f042 0204 	orr.w	r2, r2, #4
 8001604:	619a      	str	r2, [r3, #24]
 8001606:	e02c      	b.n	8001662 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d028      	beq.n	8001662 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	2b02      	cmp	r3, #2
 8001616:	d01c      	beq.n	8001652 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	699a      	ldr	r2, [r3, #24]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001626:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	691a      	ldr	r2, [r3, #16]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f042 0210 	orr.w	r2, r2, #16
 8001636:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	2b03      	cmp	r3, #3
 800163e:	d110      	bne.n	8001662 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	699a      	ldr	r2, [r3, #24]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f042 0220 	orr.w	r2, r2, #32
 800164e:	619a      	str	r2, [r3, #24]
 8001650:	e007      	b.n	8001662 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	699a      	ldr	r2, [r3, #24]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f042 0220 	orr.w	r2, r2, #32
 8001660:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	699b      	ldr	r3, [r3, #24]
 8001666:	3b01      	subs	r3, #1
 8001668:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	69db      	ldr	r3, [r3, #28]
 800166e:	3b01      	subs	r3, #1
 8001670:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001672:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6a1b      	ldr	r3, [r3, #32]
 8001678:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800167a:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	695b      	ldr	r3, [r3, #20]
 8001682:	3b01      	subs	r3, #1
 8001684:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800168a:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800168c:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001696:	d115      	bne.n	80016c4 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800169c:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016a2:	3b01      	subs	r3, #1
 80016a4:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80016a6:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ac:	3b01      	subs	r3, #1
 80016ae:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80016b0:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016b8:	3b01      	subs	r3, #1
 80016ba:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80016c0:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80016c2:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	430a      	orrs	r2, r1
 80016d6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	f000 fc26 	bl	8001f2c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2200      	movs	r2, #0
 80016e4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2201      	movs	r2, #1
 80016f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80016f4:	2300      	movs	r3, #0
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3710      	adds	r7, #16
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40006400 	.word	0x40006400
 8001704:	40006500 	.word	0x40006500

08001708 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8001708:	b480      	push	{r7}
 800170a:	b087      	sub	sp, #28
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001718:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 800171a:	7dfb      	ldrb	r3, [r7, #23]
 800171c:	2b01      	cmp	r3, #1
 800171e:	d002      	beq.n	8001726 <HAL_FDCAN_ConfigFilter+0x1e>
 8001720:	7dfb      	ldrb	r3, [r7, #23]
 8001722:	2b02      	cmp	r3, #2
 8001724:	d13d      	bne.n	80017a2 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d119      	bne.n	8001762 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800173a:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	691b      	ldr	r3, [r3, #16]
 8001740:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8001742:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001748:	4313      	orrs	r3, r2
 800174a:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	4413      	add	r3, r2
 8001758:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	693a      	ldr	r2, [r7, #16]
 800175e:	601a      	str	r2, [r3, #0]
 8001760:	e01d      	b.n	800179e <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	68db      	ldr	r3, [r3, #12]
 8001766:	075a      	lsls	r2, r3, #29
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	691b      	ldr	r3, [r3, #16]
 800176c:	4313      	orrs	r3, r2
 800176e:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	079a      	lsls	r2, r3, #30
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	695b      	ldr	r3, [r3, #20]
 800177a:	4313      	orrs	r3, r2
 800177c:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	00db      	lsls	r3, r3, #3
 8001788:	4413      	add	r3, r2
 800178a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	3304      	adds	r3, #4
 8001796:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	68fa      	ldr	r2, [r7, #12]
 800179c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800179e:	2300      	movs	r3, #0
 80017a0:	e006      	b.n	80017b0 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017a6:	f043 0202 	orr.w	r2, r3, #2
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80017ae:	2301      	movs	r3, #1
  }
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	371c      	adds	r7, #28
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d110      	bne.n	80017f2 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2202      	movs	r2, #2
 80017d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	699a      	ldr	r2, [r3, #24]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f022 0201 	bic.w	r2, r2, #1
 80017e6:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2200      	movs	r2, #0
 80017ec:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 80017ee:	2300      	movs	r3, #0
 80017f0:	e006      	b.n	8001800 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017f6:	f043 0204 	orr.w	r2, r3, #4
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
  }
}
 8001800:	4618      	mov	r0, r3
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800180c:	b480      	push	{r7}
 800180e:	b08b      	sub	sp, #44	@ 0x2c
 8001810:	af00      	add	r7, sp, #0
 8001812:	60f8      	str	r0, [r7, #12]
 8001814:	60b9      	str	r1, [r7, #8]
 8001816:	607a      	str	r2, [r7, #4]
 8001818:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800181a:	2300      	movs	r3, #0
 800181c:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001824:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8001826:	7efb      	ldrb	r3, [r7, #27]
 8001828:	2b02      	cmp	r3, #2
 800182a:	f040 80e8 	bne.w	80019fe <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	2b40      	cmp	r3, #64	@ 0x40
 8001832:	d137      	bne.n	80018a4 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800183c:	f003 030f 	and.w	r3, r3, #15
 8001840:	2b00      	cmp	r3, #0
 8001842:	d107      	bne.n	8001854 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001848:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	e0db      	b.n	8001a0c <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800185c:	0e1b      	lsrs	r3, r3, #24
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	2b01      	cmp	r3, #1
 8001864:	d10a      	bne.n	800187c <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800186e:	0a5b      	lsrs	r3, r3, #9
 8001870:	f003 0301 	and.w	r3, r3, #1
 8001874:	2b01      	cmp	r3, #1
 8001876:	d101      	bne.n	800187c <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001878:	2301      	movs	r3, #1
 800187a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001884:	0a1b      	lsrs	r3, r3, #8
 8001886:	f003 0303 	and.w	r3, r3, #3
 800188a:	69fa      	ldr	r2, [r7, #28]
 800188c:	4413      	add	r3, r2
 800188e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8001894:	69fa      	ldr	r2, [r7, #28]
 8001896:	4613      	mov	r3, r2
 8001898:	00db      	lsls	r3, r3, #3
 800189a:	4413      	add	r3, r2
 800189c:	00db      	lsls	r3, r3, #3
 800189e:	440b      	add	r3, r1
 80018a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80018a2:	e036      	b.n	8001912 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018ac:	f003 030f 	and.w	r3, r3, #15
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d107      	bne.n	80018c4 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018b8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e0a3      	b.n	8001a0c <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018cc:	0e1b      	lsrs	r3, r3, #24
 80018ce:	f003 0301 	and.w	r3, r3, #1
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	d10a      	bne.n	80018ec <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80018de:	0a1b      	lsrs	r3, r3, #8
 80018e0:	f003 0301 	and.w	r3, r3, #1
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d101      	bne.n	80018ec <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80018e8:	2301      	movs	r3, #1
 80018ea:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018f4:	0a1b      	lsrs	r3, r3, #8
 80018f6:	f003 0303 	and.w	r3, r3, #3
 80018fa:	69fa      	ldr	r2, [r7, #28]
 80018fc:	4413      	add	r3, r2
 80018fe:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8001904:	69fa      	ldr	r2, [r7, #28]
 8001906:	4613      	mov	r3, r2
 8001908:	00db      	lsls	r3, r3, #3
 800190a:	4413      	add	r3, r2
 800190c:	00db      	lsls	r3, r3, #3
 800190e:	440b      	add	r3, r1
 8001910:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8001912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d107      	bne.n	8001936 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8001926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	0c9b      	lsrs	r3, r3, #18
 800192c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	e005      	b.n	8001942 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8001936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8001942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800194e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800195a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800195c:	3304      	adds	r3, #4
 800195e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8001960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	b29a      	uxth	r2, r3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800196a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	0c1b      	lsrs	r3, r3, #16
 8001970:	f003 020f 	and.w	r2, r3, #15
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8001978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8001984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8001990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	0e1b      	lsrs	r3, r3, #24
 8001996:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800199e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	0fda      	lsrs	r2, r3, #31
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80019a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019aa:	3304      	adds	r3, #4
 80019ac:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80019ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019b0:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80019b2:	2300      	movs	r3, #0
 80019b4:	623b      	str	r3, [r7, #32]
 80019b6:	e00a      	b.n	80019ce <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80019b8:	697a      	ldr	r2, [r7, #20]
 80019ba:	6a3b      	ldr	r3, [r7, #32]
 80019bc:	441a      	add	r2, r3
 80019be:	6839      	ldr	r1, [r7, #0]
 80019c0:	6a3b      	ldr	r3, [r7, #32]
 80019c2:	440b      	add	r3, r1
 80019c4:	7812      	ldrb	r2, [r2, #0]
 80019c6:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80019c8:	6a3b      	ldr	r3, [r7, #32]
 80019ca:	3301      	adds	r3, #1
 80019cc:	623b      	str	r3, [r7, #32]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	4a11      	ldr	r2, [pc, #68]	@ (8001a18 <HAL_FDCAN_GetRxMessage+0x20c>)
 80019d4:	5cd3      	ldrb	r3, [r2, r3]
 80019d6:	461a      	mov	r2, r3
 80019d8:	6a3b      	ldr	r3, [r7, #32]
 80019da:	4293      	cmp	r3, r2
 80019dc:	d3ec      	bcc.n	80019b8 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	2b40      	cmp	r3, #64	@ 0x40
 80019e2:	d105      	bne.n	80019f0 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	69fa      	ldr	r2, [r7, #28]
 80019ea:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 80019ee:	e004      	b.n	80019fa <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	69fa      	ldr	r2, [r7, #28]
 80019f6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 80019fa:	2300      	movs	r3, #0
 80019fc:	e006      	b.n	8001a0c <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a02:	f043 0208 	orr.w	r2, r3, #8
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
  }
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	372c      	adds	r7, #44	@ 0x2c
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr
 8001a18:	08005200 	.word	0x08005200

08001a1c <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(const FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b085      	sub	sp, #20
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	2b40      	cmp	r3, #64	@ 0x40
 8001a2a:	d107      	bne.n	8001a3c <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a34:	f003 030f 	and.w	r3, r3, #15
 8001a38:	60fb      	str	r3, [r7, #12]
 8001a3a:	e006      	b.n	8001a4a <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001a44:	f003 030f 	and.w	r3, r3, #15
 8001a48:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3714      	adds	r7, #20
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr

08001a58 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b087      	sub	sp, #28
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	60f8      	str	r0, [r7, #12]
 8001a60:	60b9      	str	r1, [r7, #8]
 8001a62:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001a6a:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001a6c:	7dfb      	ldrb	r3, [r7, #23]
 8001a6e:	2b01      	cmp	r3, #1
 8001a70:	d003      	beq.n	8001a7a <HAL_FDCAN_ActivateNotification+0x22>
 8001a72:	7dfb      	ldrb	r3, [r7, #23]
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	f040 80c8 	bne.w	8001c0a <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a80:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	f003 0307 	and.w	r3, r3, #7
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d004      	beq.n	8001a96 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	f003 0301 	and.w	r3, r3, #1
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d03b      	beq.n	8001b0e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d004      	beq.n	8001aaa <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d031      	beq.n	8001b0e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d004      	beq.n	8001abe <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	f003 0304 	and.w	r3, r3, #4
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d027      	beq.n	8001b0e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001abe:	68bb      	ldr	r3, [r7, #8]
 8001ac0:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d004      	beq.n	8001ad2 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	f003 0308 	and.w	r3, r3, #8
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d01d      	beq.n	8001b0e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d004      	beq.n	8001ae6 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	f003 0310 	and.w	r3, r3, #16
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d013      	beq.n	8001b0e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d004      	beq.n	8001afa <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	f003 0320 	and.w	r3, r3, #32
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d009      	beq.n	8001b0e <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001afa:	68bb      	ldr	r3, [r7, #8]
 8001afc:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d00c      	beq.n	8001b1e <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d107      	bne.n	8001b1e <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f042 0201 	orr.w	r2, r2, #1
 8001b1c:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	f003 0307 	and.w	r3, r3, #7
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d004      	beq.n	8001b32 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d13b      	bne.n	8001baa <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d004      	beq.n	8001b46 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	f003 0302 	and.w	r3, r3, #2
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d131      	bne.n	8001baa <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d004      	beq.n	8001b5a <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	f003 0304 	and.w	r3, r3, #4
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d127      	bne.n	8001baa <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d004      	beq.n	8001b6e <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	f003 0308 	and.w	r3, r3, #8
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d11d      	bne.n	8001baa <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d004      	beq.n	8001b82 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	f003 0310 	and.w	r3, r3, #16
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d113      	bne.n	8001baa <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d004      	beq.n	8001b96 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	f003 0320 	and.w	r3, r3, #32
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d109      	bne.n	8001baa <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d00c      	beq.n	8001bba <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8001ba0:	693b      	ldr	r3, [r7, #16]
 8001ba2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d007      	beq.n	8001bba <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f042 0202 	orr.w	r2, r2, #2
 8001bb8:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d009      	beq.n	8001bd8 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	687a      	ldr	r2, [r7, #4]
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d009      	beq.n	8001bf6 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	687a      	ldr	r2, [r7, #4]
 8001bf0:	430a      	orrs	r2, r1
 8001bf2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	68ba      	ldr	r2, [r7, #8]
 8001c02:	430a      	orrs	r2, r1
 8001c04:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8001c06:	2300      	movs	r3, #0
 8001c08:	e006      	b.n	8001c18 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c0e:	f043 0202 	orr.w	r2, r3, #2
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
  }
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	371c      	adds	r7, #28
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b08c      	sub	sp, #48	@ 0x30
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c32:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8001c36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c40:	4013      	ands	r3, r2
 8001c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c4a:	f003 0307 	and.w	r3, r3, #7
 8001c4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c58:	4013      	ands	r3, r2
 8001c5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c62:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001c66:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c70:	4013      	ands	r3, r2
 8001c72:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c7a:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8001c7e:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c86:	6a3a      	ldr	r2, [r7, #32]
 8001c88:	4013      	ands	r3, r2
 8001c8a:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c92:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001c96:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c9e:	69fa      	ldr	r2, [r7, #28]
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001caa:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001cb2:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d00b      	beq.n	8001cd6 <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8001cbe:	69bb      	ldr	r3, [r7, #24]
 8001cc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d006      	beq.n	8001cd6 <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2240      	movs	r2, #64	@ 0x40
 8001cce:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	f000 f90b 	bl	8001eec <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d019      	beq.n	8001d14 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d014      	beq.n	8001d14 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001cf2:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d0a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8001d0c:	6939      	ldr	r1, [r7, #16]
 8001d0e:	6878      	ldr	r0, [r7, #4]
 8001d10:	f000 f8cd 	bl	8001eae <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8001d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d007      	beq.n	8001d2a <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d20:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001d22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	f000 f8a2 	bl	8001e6e <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8001d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d007      	beq.n	8001d40 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d36:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8001d38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f7fe fae8 	bl	8000310 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d007      	beq.n	8001d56 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d4c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001d4e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f7fe fb1b 	bl	800038c <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d00c      	beq.n	8001d7a <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d007      	beq.n	8001d7a <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d72:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	f000 f885 	bl	8001e84 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d018      	beq.n	8001db6 <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d013      	beq.n	8001db6 <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001d96:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001da0:	68fa      	ldr	r2, [r7, #12]
 8001da2:	4013      	ands	r3, r2
 8001da4:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	2280      	movs	r2, #128	@ 0x80
 8001dac:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8001dae:	68f9      	ldr	r1, [r7, #12]
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f000 f871 	bl	8001e98 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d00c      	beq.n	8001dda <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8001dc0:	69bb      	ldr	r3, [r7, #24]
 8001dc2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d007      	beq.n	8001dda <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001dd2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8001dd4:	6878      	ldr	r0, [r7, #4]
 8001dd6:	f000 f875 	bl	8001ec4 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d00c      	beq.n	8001dfe <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8001de4:	69bb      	ldr	r3, [r7, #24]
 8001de6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d007      	beq.n	8001dfe <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001df6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f000 f86d 	bl	8001ed8 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d00f      	beq.n	8001e28 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8001e08:	69bb      	ldr	r3, [r7, #24]
 8001e0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d00a      	beq.n	8001e28 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001e1a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e20:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d007      	beq.n	8001e3e <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	69fa      	ldr	r2, [r7, #28]
 8001e34:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8001e36:	69f9      	ldr	r1, [r7, #28]
 8001e38:	6878      	ldr	r0, [r7, #4]
 8001e3a:	f000 f86b 	bl	8001f14 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001e3e:	6a3b      	ldr	r3, [r7, #32]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d009      	beq.n	8001e58 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	6a3a      	ldr	r2, [r7, #32]
 8001e4a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001e50:	6a3b      	ldr	r3, [r7, #32]
 8001e52:	431a      	orrs	r2, r3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d002      	beq.n	8001e66 <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f000 f84d 	bl	8001f00 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8001e66:	bf00      	nop
 8001e68:	3730      	adds	r7, #48	@ 0x30
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}

08001e6e <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001e6e:	b480      	push	{r7}
 8001e70:	b083      	sub	sp, #12
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	6078      	str	r0, [r7, #4]
 8001e76:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8001e78:	bf00      	nop
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8001ea2:	bf00      	nop
 8001ea4:	370c      	adds	r7, #12
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr

08001eae <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001eae:	b480      	push	{r7}
 8001eb0:	b083      	sub	sp, #12
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
 8001eb6:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8001eb8:	bf00      	nop
 8001eba:	370c      	adds	r7, #12
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr

08001ec4 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8001ecc:	bf00      	nop
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8001ee0:	bf00      	nop
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8001ef4:	bf00      	nop
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8001f08:	bf00      	nop
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr

08001f14 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8001f1e:	bf00      	nop
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
	...

08001f2c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b085      	sub	sp, #20
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8001f34:	4b30      	ldr	r3, [pc, #192]	@ (8001ff8 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8001f36:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a2f      	ldr	r2, [pc, #188]	@ (8001ffc <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d103      	bne.n	8001f4a <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001f48:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a2c      	ldr	r2, [pc, #176]	@ (8002000 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d103      	bne.n	8001f5c <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 8001f5a:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	68ba      	ldr	r2, [r7, #8]
 8001f60:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f6a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f72:	041a      	lsls	r2, r3, #16
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f90:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f98:	061a      	lsls	r2, r3, #24
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	430a      	orrs	r2, r1
 8001fa0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	e005      	b.n	8001fde <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	3304      	adds	r3, #4
 8001fdc:	60fb      	str	r3, [r7, #12]
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001fe4:	68fa      	ldr	r2, [r7, #12]
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	d3f3      	bcc.n	8001fd2 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8001fea:	bf00      	nop
 8001fec:	bf00      	nop
 8001fee:	3714      	adds	r7, #20
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr
 8001ff8:	4000a400 	.word	0x4000a400
 8001ffc:	40006800 	.word	0x40006800
 8002000:	40006c00 	.word	0x40006c00

08002004 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002004:	b480      	push	{r7}
 8002006:	b087      	sub	sp, #28
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800200e:	2300      	movs	r3, #0
 8002010:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002012:	e15a      	b.n	80022ca <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	2101      	movs	r1, #1
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	fa01 f303 	lsl.w	r3, r1, r3
 8002020:	4013      	ands	r3, r2
 8002022:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	2b00      	cmp	r3, #0
 8002028:	f000 814c 	beq.w	80022c4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f003 0303 	and.w	r3, r3, #3
 8002034:	2b01      	cmp	r3, #1
 8002036:	d005      	beq.n	8002044 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002040:	2b02      	cmp	r3, #2
 8002042:	d130      	bne.n	80020a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	005b      	lsls	r3, r3, #1
 800204e:	2203      	movs	r2, #3
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	43db      	mvns	r3, r3
 8002056:	693a      	ldr	r2, [r7, #16]
 8002058:	4013      	ands	r3, r2
 800205a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	68da      	ldr	r2, [r3, #12]
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	005b      	lsls	r3, r3, #1
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	4313      	orrs	r3, r2
 800206c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	693a      	ldr	r2, [r7, #16]
 8002072:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800207a:	2201      	movs	r2, #1
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	43db      	mvns	r3, r3
 8002084:	693a      	ldr	r2, [r7, #16]
 8002086:	4013      	ands	r3, r2
 8002088:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	091b      	lsrs	r3, r3, #4
 8002090:	f003 0201 	and.w	r2, r3, #1
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	fa02 f303 	lsl.w	r3, r2, r3
 800209a:	693a      	ldr	r2, [r7, #16]
 800209c:	4313      	orrs	r3, r2
 800209e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	693a      	ldr	r2, [r7, #16]
 80020a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	f003 0303 	and.w	r3, r3, #3
 80020ae:	2b03      	cmp	r3, #3
 80020b0:	d017      	beq.n	80020e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	005b      	lsls	r3, r3, #1
 80020bc:	2203      	movs	r2, #3
 80020be:	fa02 f303 	lsl.w	r3, r2, r3
 80020c2:	43db      	mvns	r3, r3
 80020c4:	693a      	ldr	r2, [r7, #16]
 80020c6:	4013      	ands	r3, r2
 80020c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	689a      	ldr	r2, [r3, #8]
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	fa02 f303 	lsl.w	r3, r2, r3
 80020d6:	693a      	ldr	r2, [r7, #16]
 80020d8:	4313      	orrs	r3, r2
 80020da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	693a      	ldr	r2, [r7, #16]
 80020e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f003 0303 	and.w	r3, r3, #3
 80020ea:	2b02      	cmp	r3, #2
 80020ec:	d123      	bne.n	8002136 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	08da      	lsrs	r2, r3, #3
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	3208      	adds	r2, #8
 80020f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	f003 0307 	and.w	r3, r3, #7
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	220f      	movs	r2, #15
 8002106:	fa02 f303 	lsl.w	r3, r2, r3
 800210a:	43db      	mvns	r3, r3
 800210c:	693a      	ldr	r2, [r7, #16]
 800210e:	4013      	ands	r3, r2
 8002110:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	691a      	ldr	r2, [r3, #16]
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	f003 0307 	and.w	r3, r3, #7
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	fa02 f303 	lsl.w	r3, r2, r3
 8002122:	693a      	ldr	r2, [r7, #16]
 8002124:	4313      	orrs	r3, r2
 8002126:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	08da      	lsrs	r2, r3, #3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	3208      	adds	r2, #8
 8002130:	6939      	ldr	r1, [r7, #16]
 8002132:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	005b      	lsls	r3, r3, #1
 8002140:	2203      	movs	r2, #3
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	43db      	mvns	r3, r3
 8002148:	693a      	ldr	r2, [r7, #16]
 800214a:	4013      	ands	r3, r2
 800214c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f003 0203 	and.w	r2, r3, #3
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	fa02 f303 	lsl.w	r3, r2, r3
 800215e:	693a      	ldr	r2, [r7, #16]
 8002160:	4313      	orrs	r3, r2
 8002162:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	693a      	ldr	r2, [r7, #16]
 8002168:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002172:	2b00      	cmp	r3, #0
 8002174:	f000 80a6 	beq.w	80022c4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002178:	4b5b      	ldr	r3, [pc, #364]	@ (80022e8 <HAL_GPIO_Init+0x2e4>)
 800217a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800217c:	4a5a      	ldr	r2, [pc, #360]	@ (80022e8 <HAL_GPIO_Init+0x2e4>)
 800217e:	f043 0301 	orr.w	r3, r3, #1
 8002182:	6613      	str	r3, [r2, #96]	@ 0x60
 8002184:	4b58      	ldr	r3, [pc, #352]	@ (80022e8 <HAL_GPIO_Init+0x2e4>)
 8002186:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002188:	f003 0301 	and.w	r3, r3, #1
 800218c:	60bb      	str	r3, [r7, #8]
 800218e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002190:	4a56      	ldr	r2, [pc, #344]	@ (80022ec <HAL_GPIO_Init+0x2e8>)
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	089b      	lsrs	r3, r3, #2
 8002196:	3302      	adds	r3, #2
 8002198:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800219c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	f003 0303 	and.w	r3, r3, #3
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	220f      	movs	r2, #15
 80021a8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ac:	43db      	mvns	r3, r3
 80021ae:	693a      	ldr	r2, [r7, #16]
 80021b0:	4013      	ands	r3, r2
 80021b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80021ba:	d01f      	beq.n	80021fc <HAL_GPIO_Init+0x1f8>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	4a4c      	ldr	r2, [pc, #304]	@ (80022f0 <HAL_GPIO_Init+0x2ec>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d019      	beq.n	80021f8 <HAL_GPIO_Init+0x1f4>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	4a4b      	ldr	r2, [pc, #300]	@ (80022f4 <HAL_GPIO_Init+0x2f0>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d013      	beq.n	80021f4 <HAL_GPIO_Init+0x1f0>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4a4a      	ldr	r2, [pc, #296]	@ (80022f8 <HAL_GPIO_Init+0x2f4>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d00d      	beq.n	80021f0 <HAL_GPIO_Init+0x1ec>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4a49      	ldr	r2, [pc, #292]	@ (80022fc <HAL_GPIO_Init+0x2f8>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d007      	beq.n	80021ec <HAL_GPIO_Init+0x1e8>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4a48      	ldr	r2, [pc, #288]	@ (8002300 <HAL_GPIO_Init+0x2fc>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d101      	bne.n	80021e8 <HAL_GPIO_Init+0x1e4>
 80021e4:	2305      	movs	r3, #5
 80021e6:	e00a      	b.n	80021fe <HAL_GPIO_Init+0x1fa>
 80021e8:	2306      	movs	r3, #6
 80021ea:	e008      	b.n	80021fe <HAL_GPIO_Init+0x1fa>
 80021ec:	2304      	movs	r3, #4
 80021ee:	e006      	b.n	80021fe <HAL_GPIO_Init+0x1fa>
 80021f0:	2303      	movs	r3, #3
 80021f2:	e004      	b.n	80021fe <HAL_GPIO_Init+0x1fa>
 80021f4:	2302      	movs	r3, #2
 80021f6:	e002      	b.n	80021fe <HAL_GPIO_Init+0x1fa>
 80021f8:	2301      	movs	r3, #1
 80021fa:	e000      	b.n	80021fe <HAL_GPIO_Init+0x1fa>
 80021fc:	2300      	movs	r3, #0
 80021fe:	697a      	ldr	r2, [r7, #20]
 8002200:	f002 0203 	and.w	r2, r2, #3
 8002204:	0092      	lsls	r2, r2, #2
 8002206:	4093      	lsls	r3, r2
 8002208:	693a      	ldr	r2, [r7, #16]
 800220a:	4313      	orrs	r3, r2
 800220c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800220e:	4937      	ldr	r1, [pc, #220]	@ (80022ec <HAL_GPIO_Init+0x2e8>)
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	089b      	lsrs	r3, r3, #2
 8002214:	3302      	adds	r3, #2
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800221c:	4b39      	ldr	r3, [pc, #228]	@ (8002304 <HAL_GPIO_Init+0x300>)
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	43db      	mvns	r3, r3
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	4013      	ands	r3, r2
 800222a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d003      	beq.n	8002240 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002238:	693a      	ldr	r2, [r7, #16]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	4313      	orrs	r3, r2
 800223e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002240:	4a30      	ldr	r2, [pc, #192]	@ (8002304 <HAL_GPIO_Init+0x300>)
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002246:	4b2f      	ldr	r3, [pc, #188]	@ (8002304 <HAL_GPIO_Init+0x300>)
 8002248:	68db      	ldr	r3, [r3, #12]
 800224a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	43db      	mvns	r3, r3
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	4013      	ands	r3, r2
 8002254:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d003      	beq.n	800226a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	4313      	orrs	r3, r2
 8002268:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800226a:	4a26      	ldr	r2, [pc, #152]	@ (8002304 <HAL_GPIO_Init+0x300>)
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002270:	4b24      	ldr	r3, [pc, #144]	@ (8002304 <HAL_GPIO_Init+0x300>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	43db      	mvns	r3, r3
 800227a:	693a      	ldr	r2, [r7, #16]
 800227c:	4013      	ands	r3, r2
 800227e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002288:	2b00      	cmp	r3, #0
 800228a:	d003      	beq.n	8002294 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	4313      	orrs	r3, r2
 8002292:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002294:	4a1b      	ldr	r2, [pc, #108]	@ (8002304 <HAL_GPIO_Init+0x300>)
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800229a:	4b1a      	ldr	r3, [pc, #104]	@ (8002304 <HAL_GPIO_Init+0x300>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	43db      	mvns	r3, r3
 80022a4:	693a      	ldr	r2, [r7, #16]
 80022a6:	4013      	ands	r3, r2
 80022a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d003      	beq.n	80022be <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022be:	4a11      	ldr	r2, [pc, #68]	@ (8002304 <HAL_GPIO_Init+0x300>)
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	3301      	adds	r3, #1
 80022c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	fa22 f303 	lsr.w	r3, r2, r3
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	f47f ae9d 	bne.w	8002014 <HAL_GPIO_Init+0x10>
  }
}
 80022da:	bf00      	nop
 80022dc:	bf00      	nop
 80022de:	371c      	adds	r7, #28
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr
 80022e8:	40021000 	.word	0x40021000
 80022ec:	40010000 	.word	0x40010000
 80022f0:	48000400 	.word	0x48000400
 80022f4:	48000800 	.word	0x48000800
 80022f8:	48000c00 	.word	0x48000c00
 80022fc:	48001000 	.word	0x48001000
 8002300:	48001400 	.word	0x48001400
 8002304:	40010400 	.word	0x40010400

08002308 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	460b      	mov	r3, r1
 8002312:	807b      	strh	r3, [r7, #2]
 8002314:	4613      	mov	r3, r2
 8002316:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002318:	787b      	ldrb	r3, [r7, #1]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d003      	beq.n	8002326 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800231e:	887a      	ldrh	r2, [r7, #2]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002324:	e002      	b.n	800232c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002326:	887a      	ldrh	r2, [r7, #2]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800232c:	bf00      	nop
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002338:	b480      	push	{r7}
 800233a:	b085      	sub	sp, #20
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	460b      	mov	r3, r1
 8002342:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	695b      	ldr	r3, [r3, #20]
 8002348:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800234a:	887a      	ldrh	r2, [r7, #2]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	4013      	ands	r3, r2
 8002350:	041a      	lsls	r2, r3, #16
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	43d9      	mvns	r1, r3
 8002356:	887b      	ldrh	r3, [r7, #2]
 8002358:	400b      	ands	r3, r1
 800235a:	431a      	orrs	r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	619a      	str	r2, [r3, #24]
}
 8002360:	bf00      	nop
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d141      	bne.n	80023fe <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800237a:	4b4b      	ldr	r3, [pc, #300]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002382:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002386:	d131      	bne.n	80023ec <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002388:	4b47      	ldr	r3, [pc, #284]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800238a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800238e:	4a46      	ldr	r2, [pc, #280]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002390:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002394:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002398:	4b43      	ldr	r3, [pc, #268]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80023a0:	4a41      	ldr	r2, [pc, #260]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023a6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80023a8:	4b40      	ldr	r3, [pc, #256]	@ (80024ac <HAL_PWREx_ControlVoltageScaling+0x140>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	2232      	movs	r2, #50	@ 0x32
 80023ae:	fb02 f303 	mul.w	r3, r2, r3
 80023b2:	4a3f      	ldr	r2, [pc, #252]	@ (80024b0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80023b4:	fba2 2303 	umull	r2, r3, r2, r3
 80023b8:	0c9b      	lsrs	r3, r3, #18
 80023ba:	3301      	adds	r3, #1
 80023bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023be:	e002      	b.n	80023c6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	3b01      	subs	r3, #1
 80023c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023c6:	4b38      	ldr	r3, [pc, #224]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023c8:	695b      	ldr	r3, [r3, #20]
 80023ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023d2:	d102      	bne.n	80023da <HAL_PWREx_ControlVoltageScaling+0x6e>
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d1f2      	bne.n	80023c0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80023da:	4b33      	ldr	r3, [pc, #204]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023dc:	695b      	ldr	r3, [r3, #20]
 80023de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023e6:	d158      	bne.n	800249a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e057      	b.n	800249c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80023ec:	4b2e      	ldr	r3, [pc, #184]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80023f2:	4a2d      	ldr	r2, [pc, #180]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80023f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80023fc:	e04d      	b.n	800249a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002404:	d141      	bne.n	800248a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002406:	4b28      	ldr	r3, [pc, #160]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800240e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002412:	d131      	bne.n	8002478 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002414:	4b24      	ldr	r3, [pc, #144]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002416:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800241a:	4a23      	ldr	r2, [pc, #140]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800241c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002420:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002424:	4b20      	ldr	r3, [pc, #128]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800242c:	4a1e      	ldr	r2, [pc, #120]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800242e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002432:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002434:	4b1d      	ldr	r3, [pc, #116]	@ (80024ac <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2232      	movs	r2, #50	@ 0x32
 800243a:	fb02 f303 	mul.w	r3, r2, r3
 800243e:	4a1c      	ldr	r2, [pc, #112]	@ (80024b0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002440:	fba2 2303 	umull	r2, r3, r2, r3
 8002444:	0c9b      	lsrs	r3, r3, #18
 8002446:	3301      	adds	r3, #1
 8002448:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800244a:	e002      	b.n	8002452 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	3b01      	subs	r3, #1
 8002450:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002452:	4b15      	ldr	r3, [pc, #84]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002454:	695b      	ldr	r3, [r3, #20]
 8002456:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800245a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800245e:	d102      	bne.n	8002466 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d1f2      	bne.n	800244c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002466:	4b10      	ldr	r3, [pc, #64]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800246e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002472:	d112      	bne.n	800249a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e011      	b.n	800249c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002478:	4b0b      	ldr	r3, [pc, #44]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800247a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800247e:	4a0a      	ldr	r2, [pc, #40]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002480:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002484:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002488:	e007      	b.n	800249a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800248a:	4b07      	ldr	r3, [pc, #28]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002492:	4a05      	ldr	r2, [pc, #20]	@ (80024a8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002494:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002498:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800249a:	2300      	movs	r3, #0
}
 800249c:	4618      	mov	r0, r3
 800249e:	3714      	adds	r7, #20
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr
 80024a8:	40007000 	.word	0x40007000
 80024ac:	2000000c 	.word	0x2000000c
 80024b0:	431bde83 	.word	0x431bde83

080024b4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80024b8:	4b05      	ldr	r3, [pc, #20]	@ (80024d0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	4a04      	ldr	r2, [pc, #16]	@ (80024d0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80024be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024c2:	6093      	str	r3, [r2, #8]
}
 80024c4:	bf00      	nop
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	40007000 	.word	0x40007000

080024d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b088      	sub	sp, #32
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d101      	bne.n	80024e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024e2:	2301      	movs	r3, #1
 80024e4:	e2fe      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d075      	beq.n	80025de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024f2:	4b97      	ldr	r3, [pc, #604]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	f003 030c 	and.w	r3, r3, #12
 80024fa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024fc:	4b94      	ldr	r3, [pc, #592]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	f003 0303 	and.w	r3, r3, #3
 8002504:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002506:	69bb      	ldr	r3, [r7, #24]
 8002508:	2b0c      	cmp	r3, #12
 800250a:	d102      	bne.n	8002512 <HAL_RCC_OscConfig+0x3e>
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	2b03      	cmp	r3, #3
 8002510:	d002      	beq.n	8002518 <HAL_RCC_OscConfig+0x44>
 8002512:	69bb      	ldr	r3, [r7, #24]
 8002514:	2b08      	cmp	r3, #8
 8002516:	d10b      	bne.n	8002530 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002518:	4b8d      	ldr	r3, [pc, #564]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d05b      	beq.n	80025dc <HAL_RCC_OscConfig+0x108>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d157      	bne.n	80025dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e2d9      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002538:	d106      	bne.n	8002548 <HAL_RCC_OscConfig+0x74>
 800253a:	4b85      	ldr	r3, [pc, #532]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a84      	ldr	r2, [pc, #528]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 8002540:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002544:	6013      	str	r3, [r2, #0]
 8002546:	e01d      	b.n	8002584 <HAL_RCC_OscConfig+0xb0>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	685b      	ldr	r3, [r3, #4]
 800254c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002550:	d10c      	bne.n	800256c <HAL_RCC_OscConfig+0x98>
 8002552:	4b7f      	ldr	r3, [pc, #508]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a7e      	ldr	r2, [pc, #504]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 8002558:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800255c:	6013      	str	r3, [r2, #0]
 800255e:	4b7c      	ldr	r3, [pc, #496]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a7b      	ldr	r2, [pc, #492]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 8002564:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002568:	6013      	str	r3, [r2, #0]
 800256a:	e00b      	b.n	8002584 <HAL_RCC_OscConfig+0xb0>
 800256c:	4b78      	ldr	r3, [pc, #480]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a77      	ldr	r2, [pc, #476]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 8002572:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002576:	6013      	str	r3, [r2, #0]
 8002578:	4b75      	ldr	r3, [pc, #468]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a74      	ldr	r2, [pc, #464]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 800257e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002582:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d013      	beq.n	80025b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800258c:	f7fe fc26 	bl	8000ddc <HAL_GetTick>
 8002590:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002592:	e008      	b.n	80025a6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002594:	f7fe fc22 	bl	8000ddc <HAL_GetTick>
 8002598:	4602      	mov	r2, r0
 800259a:	693b      	ldr	r3, [r7, #16]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	2b64      	cmp	r3, #100	@ 0x64
 80025a0:	d901      	bls.n	80025a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e29e      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025a6:	4b6a      	ldr	r3, [pc, #424]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d0f0      	beq.n	8002594 <HAL_RCC_OscConfig+0xc0>
 80025b2:	e014      	b.n	80025de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025b4:	f7fe fc12 	bl	8000ddc <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025ba:	e008      	b.n	80025ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025bc:	f7fe fc0e 	bl	8000ddc <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	2b64      	cmp	r3, #100	@ 0x64
 80025c8:	d901      	bls.n	80025ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e28a      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80025ce:	4b60      	ldr	r3, [pc, #384]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d1f0      	bne.n	80025bc <HAL_RCC_OscConfig+0xe8>
 80025da:	e000      	b.n	80025de <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d075      	beq.n	80026d6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025ea:	4b59      	ldr	r3, [pc, #356]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	f003 030c 	and.w	r3, r3, #12
 80025f2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025f4:	4b56      	ldr	r3, [pc, #344]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	f003 0303 	and.w	r3, r3, #3
 80025fc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	2b0c      	cmp	r3, #12
 8002602:	d102      	bne.n	800260a <HAL_RCC_OscConfig+0x136>
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	2b02      	cmp	r3, #2
 8002608:	d002      	beq.n	8002610 <HAL_RCC_OscConfig+0x13c>
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	2b04      	cmp	r3, #4
 800260e:	d11f      	bne.n	8002650 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002610:	4b4f      	ldr	r3, [pc, #316]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002618:	2b00      	cmp	r3, #0
 800261a:	d005      	beq.n	8002628 <HAL_RCC_OscConfig+0x154>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d101      	bne.n	8002628 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	e25d      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002628:	4b49      	ldr	r3, [pc, #292]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	691b      	ldr	r3, [r3, #16]
 8002634:	061b      	lsls	r3, r3, #24
 8002636:	4946      	ldr	r1, [pc, #280]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 8002638:	4313      	orrs	r3, r2
 800263a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800263c:	4b45      	ldr	r3, [pc, #276]	@ (8002754 <HAL_RCC_OscConfig+0x280>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4618      	mov	r0, r3
 8002642:	f7fe fb7f 	bl	8000d44 <HAL_InitTick>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d043      	beq.n	80026d4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e249      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d023      	beq.n	80026a0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002658:	4b3d      	ldr	r3, [pc, #244]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a3c      	ldr	r2, [pc, #240]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 800265e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002662:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002664:	f7fe fbba 	bl	8000ddc <HAL_GetTick>
 8002668:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800266a:	e008      	b.n	800267e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800266c:	f7fe fbb6 	bl	8000ddc <HAL_GetTick>
 8002670:	4602      	mov	r2, r0
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	2b02      	cmp	r3, #2
 8002678:	d901      	bls.n	800267e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e232      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800267e:	4b34      	ldr	r3, [pc, #208]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002686:	2b00      	cmp	r3, #0
 8002688:	d0f0      	beq.n	800266c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800268a:	4b31      	ldr	r3, [pc, #196]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	691b      	ldr	r3, [r3, #16]
 8002696:	061b      	lsls	r3, r3, #24
 8002698:	492d      	ldr	r1, [pc, #180]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 800269a:	4313      	orrs	r3, r2
 800269c:	604b      	str	r3, [r1, #4]
 800269e:	e01a      	b.n	80026d6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026a0:	4b2b      	ldr	r3, [pc, #172]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a2a      	ldr	r2, [pc, #168]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 80026a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ac:	f7fe fb96 	bl	8000ddc <HAL_GetTick>
 80026b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026b2:	e008      	b.n	80026c6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026b4:	f7fe fb92 	bl	8000ddc <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d901      	bls.n	80026c6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	e20e      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026c6:	4b22      	ldr	r3, [pc, #136]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d1f0      	bne.n	80026b4 <HAL_RCC_OscConfig+0x1e0>
 80026d2:	e000      	b.n	80026d6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80026d4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 0308 	and.w	r3, r3, #8
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d041      	beq.n	8002766 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	695b      	ldr	r3, [r3, #20]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d01c      	beq.n	8002724 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026ea:	4b19      	ldr	r3, [pc, #100]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 80026ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80026f0:	4a17      	ldr	r2, [pc, #92]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 80026f2:	f043 0301 	orr.w	r3, r3, #1
 80026f6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026fa:	f7fe fb6f 	bl	8000ddc <HAL_GetTick>
 80026fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002700:	e008      	b.n	8002714 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002702:	f7fe fb6b 	bl	8000ddc <HAL_GetTick>
 8002706:	4602      	mov	r2, r0
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	2b02      	cmp	r3, #2
 800270e:	d901      	bls.n	8002714 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e1e7      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002714:	4b0e      	ldr	r3, [pc, #56]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 8002716:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800271a:	f003 0302 	and.w	r3, r3, #2
 800271e:	2b00      	cmp	r3, #0
 8002720:	d0ef      	beq.n	8002702 <HAL_RCC_OscConfig+0x22e>
 8002722:	e020      	b.n	8002766 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002724:	4b0a      	ldr	r3, [pc, #40]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 8002726:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800272a:	4a09      	ldr	r2, [pc, #36]	@ (8002750 <HAL_RCC_OscConfig+0x27c>)
 800272c:	f023 0301 	bic.w	r3, r3, #1
 8002730:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002734:	f7fe fb52 	bl	8000ddc <HAL_GetTick>
 8002738:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800273a:	e00d      	b.n	8002758 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800273c:	f7fe fb4e 	bl	8000ddc <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	2b02      	cmp	r3, #2
 8002748:	d906      	bls.n	8002758 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e1ca      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>
 800274e:	bf00      	nop
 8002750:	40021000 	.word	0x40021000
 8002754:	20000010 	.word	0x20000010
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002758:	4b8c      	ldr	r3, [pc, #560]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 800275a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800275e:	f003 0302 	and.w	r3, r3, #2
 8002762:	2b00      	cmp	r3, #0
 8002764:	d1ea      	bne.n	800273c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0304 	and.w	r3, r3, #4
 800276e:	2b00      	cmp	r3, #0
 8002770:	f000 80a6 	beq.w	80028c0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002774:	2300      	movs	r3, #0
 8002776:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002778:	4b84      	ldr	r3, [pc, #528]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 800277a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800277c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002780:	2b00      	cmp	r3, #0
 8002782:	d101      	bne.n	8002788 <HAL_RCC_OscConfig+0x2b4>
 8002784:	2301      	movs	r3, #1
 8002786:	e000      	b.n	800278a <HAL_RCC_OscConfig+0x2b6>
 8002788:	2300      	movs	r3, #0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d00d      	beq.n	80027aa <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800278e:	4b7f      	ldr	r3, [pc, #508]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 8002790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002792:	4a7e      	ldr	r2, [pc, #504]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 8002794:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002798:	6593      	str	r3, [r2, #88]	@ 0x58
 800279a:	4b7c      	ldr	r3, [pc, #496]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 800279c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800279e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027a2:	60fb      	str	r3, [r7, #12]
 80027a4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80027a6:	2301      	movs	r3, #1
 80027a8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027aa:	4b79      	ldr	r3, [pc, #484]	@ (8002990 <HAL_RCC_OscConfig+0x4bc>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d118      	bne.n	80027e8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027b6:	4b76      	ldr	r3, [pc, #472]	@ (8002990 <HAL_RCC_OscConfig+0x4bc>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a75      	ldr	r2, [pc, #468]	@ (8002990 <HAL_RCC_OscConfig+0x4bc>)
 80027bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027c2:	f7fe fb0b 	bl	8000ddc <HAL_GetTick>
 80027c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027c8:	e008      	b.n	80027dc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027ca:	f7fe fb07 	bl	8000ddc <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d901      	bls.n	80027dc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e183      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027dc:	4b6c      	ldr	r3, [pc, #432]	@ (8002990 <HAL_RCC_OscConfig+0x4bc>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d0f0      	beq.n	80027ca <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d108      	bne.n	8002802 <HAL_RCC_OscConfig+0x32e>
 80027f0:	4b66      	ldr	r3, [pc, #408]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 80027f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027f6:	4a65      	ldr	r2, [pc, #404]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 80027f8:	f043 0301 	orr.w	r3, r3, #1
 80027fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002800:	e024      	b.n	800284c <HAL_RCC_OscConfig+0x378>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	2b05      	cmp	r3, #5
 8002808:	d110      	bne.n	800282c <HAL_RCC_OscConfig+0x358>
 800280a:	4b60      	ldr	r3, [pc, #384]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 800280c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002810:	4a5e      	ldr	r2, [pc, #376]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 8002812:	f043 0304 	orr.w	r3, r3, #4
 8002816:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800281a:	4b5c      	ldr	r3, [pc, #368]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 800281c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002820:	4a5a      	ldr	r2, [pc, #360]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 8002822:	f043 0301 	orr.w	r3, r3, #1
 8002826:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800282a:	e00f      	b.n	800284c <HAL_RCC_OscConfig+0x378>
 800282c:	4b57      	ldr	r3, [pc, #348]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 800282e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002832:	4a56      	ldr	r2, [pc, #344]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 8002834:	f023 0301 	bic.w	r3, r3, #1
 8002838:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800283c:	4b53      	ldr	r3, [pc, #332]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 800283e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002842:	4a52      	ldr	r2, [pc, #328]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 8002844:	f023 0304 	bic.w	r3, r3, #4
 8002848:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d016      	beq.n	8002882 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002854:	f7fe fac2 	bl	8000ddc <HAL_GetTick>
 8002858:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800285a:	e00a      	b.n	8002872 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800285c:	f7fe fabe 	bl	8000ddc <HAL_GetTick>
 8002860:	4602      	mov	r2, r0
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	1ad3      	subs	r3, r2, r3
 8002866:	f241 3288 	movw	r2, #5000	@ 0x1388
 800286a:	4293      	cmp	r3, r2
 800286c:	d901      	bls.n	8002872 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e138      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002872:	4b46      	ldr	r3, [pc, #280]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 8002874:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002878:	f003 0302 	and.w	r3, r3, #2
 800287c:	2b00      	cmp	r3, #0
 800287e:	d0ed      	beq.n	800285c <HAL_RCC_OscConfig+0x388>
 8002880:	e015      	b.n	80028ae <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002882:	f7fe faab 	bl	8000ddc <HAL_GetTick>
 8002886:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002888:	e00a      	b.n	80028a0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800288a:	f7fe faa7 	bl	8000ddc <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002898:	4293      	cmp	r3, r2
 800289a:	d901      	bls.n	80028a0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800289c:	2303      	movs	r3, #3
 800289e:	e121      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028a0:	4b3a      	ldr	r3, [pc, #232]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 80028a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028a6:	f003 0302 	and.w	r3, r3, #2
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d1ed      	bne.n	800288a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80028ae:	7ffb      	ldrb	r3, [r7, #31]
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d105      	bne.n	80028c0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028b4:	4b35      	ldr	r3, [pc, #212]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 80028b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028b8:	4a34      	ldr	r2, [pc, #208]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 80028ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028be:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0320 	and.w	r3, r3, #32
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d03c      	beq.n	8002946 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	699b      	ldr	r3, [r3, #24]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d01c      	beq.n	800290e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80028d4:	4b2d      	ldr	r3, [pc, #180]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 80028d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028da:	4a2c      	ldr	r2, [pc, #176]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 80028dc:	f043 0301 	orr.w	r3, r3, #1
 80028e0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028e4:	f7fe fa7a 	bl	8000ddc <HAL_GetTick>
 80028e8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80028ea:	e008      	b.n	80028fe <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80028ec:	f7fe fa76 	bl	8000ddc <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	693b      	ldr	r3, [r7, #16]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d901      	bls.n	80028fe <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80028fa:	2303      	movs	r3, #3
 80028fc:	e0f2      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80028fe:	4b23      	ldr	r3, [pc, #140]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 8002900:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002904:	f003 0302 	and.w	r3, r3, #2
 8002908:	2b00      	cmp	r3, #0
 800290a:	d0ef      	beq.n	80028ec <HAL_RCC_OscConfig+0x418>
 800290c:	e01b      	b.n	8002946 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800290e:	4b1f      	ldr	r3, [pc, #124]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 8002910:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002914:	4a1d      	ldr	r2, [pc, #116]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 8002916:	f023 0301 	bic.w	r3, r3, #1
 800291a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800291e:	f7fe fa5d 	bl	8000ddc <HAL_GetTick>
 8002922:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002924:	e008      	b.n	8002938 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002926:	f7fe fa59 	bl	8000ddc <HAL_GetTick>
 800292a:	4602      	mov	r2, r0
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	2b02      	cmp	r3, #2
 8002932:	d901      	bls.n	8002938 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	e0d5      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002938:	4b14      	ldr	r3, [pc, #80]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 800293a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d1ef      	bne.n	8002926 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	69db      	ldr	r3, [r3, #28]
 800294a:	2b00      	cmp	r3, #0
 800294c:	f000 80c9 	beq.w	8002ae2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002950:	4b0e      	ldr	r3, [pc, #56]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	f003 030c 	and.w	r3, r3, #12
 8002958:	2b0c      	cmp	r3, #12
 800295a:	f000 8083 	beq.w	8002a64 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	69db      	ldr	r3, [r3, #28]
 8002962:	2b02      	cmp	r3, #2
 8002964:	d15e      	bne.n	8002a24 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002966:	4b09      	ldr	r3, [pc, #36]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a08      	ldr	r2, [pc, #32]	@ (800298c <HAL_RCC_OscConfig+0x4b8>)
 800296c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002970:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002972:	f7fe fa33 	bl	8000ddc <HAL_GetTick>
 8002976:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002978:	e00c      	b.n	8002994 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800297a:	f7fe fa2f 	bl	8000ddc <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	2b02      	cmp	r3, #2
 8002986:	d905      	bls.n	8002994 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	e0ab      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>
 800298c:	40021000 	.word	0x40021000
 8002990:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002994:	4b55      	ldr	r3, [pc, #340]	@ (8002aec <HAL_RCC_OscConfig+0x618>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800299c:	2b00      	cmp	r3, #0
 800299e:	d1ec      	bne.n	800297a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029a0:	4b52      	ldr	r3, [pc, #328]	@ (8002aec <HAL_RCC_OscConfig+0x618>)
 80029a2:	68da      	ldr	r2, [r3, #12]
 80029a4:	4b52      	ldr	r3, [pc, #328]	@ (8002af0 <HAL_RCC_OscConfig+0x61c>)
 80029a6:	4013      	ands	r3, r2
 80029a8:	687a      	ldr	r2, [r7, #4]
 80029aa:	6a11      	ldr	r1, [r2, #32]
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80029b0:	3a01      	subs	r2, #1
 80029b2:	0112      	lsls	r2, r2, #4
 80029b4:	4311      	orrs	r1, r2
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80029ba:	0212      	lsls	r2, r2, #8
 80029bc:	4311      	orrs	r1, r2
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80029c2:	0852      	lsrs	r2, r2, #1
 80029c4:	3a01      	subs	r2, #1
 80029c6:	0552      	lsls	r2, r2, #21
 80029c8:	4311      	orrs	r1, r2
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80029ce:	0852      	lsrs	r2, r2, #1
 80029d0:	3a01      	subs	r2, #1
 80029d2:	0652      	lsls	r2, r2, #25
 80029d4:	4311      	orrs	r1, r2
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80029da:	06d2      	lsls	r2, r2, #27
 80029dc:	430a      	orrs	r2, r1
 80029de:	4943      	ldr	r1, [pc, #268]	@ (8002aec <HAL_RCC_OscConfig+0x618>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029e4:	4b41      	ldr	r3, [pc, #260]	@ (8002aec <HAL_RCC_OscConfig+0x618>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a40      	ldr	r2, [pc, #256]	@ (8002aec <HAL_RCC_OscConfig+0x618>)
 80029ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029ee:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80029f0:	4b3e      	ldr	r3, [pc, #248]	@ (8002aec <HAL_RCC_OscConfig+0x618>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	4a3d      	ldr	r2, [pc, #244]	@ (8002aec <HAL_RCC_OscConfig+0x618>)
 80029f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029fa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029fc:	f7fe f9ee 	bl	8000ddc <HAL_GetTick>
 8002a00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a02:	e008      	b.n	8002a16 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a04:	f7fe f9ea 	bl	8000ddc <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d901      	bls.n	8002a16 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002a12:	2303      	movs	r3, #3
 8002a14:	e066      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a16:	4b35      	ldr	r3, [pc, #212]	@ (8002aec <HAL_RCC_OscConfig+0x618>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d0f0      	beq.n	8002a04 <HAL_RCC_OscConfig+0x530>
 8002a22:	e05e      	b.n	8002ae2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a24:	4b31      	ldr	r3, [pc, #196]	@ (8002aec <HAL_RCC_OscConfig+0x618>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a30      	ldr	r2, [pc, #192]	@ (8002aec <HAL_RCC_OscConfig+0x618>)
 8002a2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a30:	f7fe f9d4 	bl	8000ddc <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a38:	f7fe f9d0 	bl	8000ddc <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e04c      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002a4a:	4b28      	ldr	r3, [pc, #160]	@ (8002aec <HAL_RCC_OscConfig+0x618>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1f0      	bne.n	8002a38 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002a56:	4b25      	ldr	r3, [pc, #148]	@ (8002aec <HAL_RCC_OscConfig+0x618>)
 8002a58:	68da      	ldr	r2, [r3, #12]
 8002a5a:	4924      	ldr	r1, [pc, #144]	@ (8002aec <HAL_RCC_OscConfig+0x618>)
 8002a5c:	4b25      	ldr	r3, [pc, #148]	@ (8002af4 <HAL_RCC_OscConfig+0x620>)
 8002a5e:	4013      	ands	r3, r2
 8002a60:	60cb      	str	r3, [r1, #12]
 8002a62:	e03e      	b.n	8002ae2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	69db      	ldr	r3, [r3, #28]
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d101      	bne.n	8002a70 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e039      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002a70:	4b1e      	ldr	r3, [pc, #120]	@ (8002aec <HAL_RCC_OscConfig+0x618>)
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	f003 0203 	and.w	r2, r3, #3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a1b      	ldr	r3, [r3, #32]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d12c      	bne.n	8002ade <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a8e:	3b01      	subs	r3, #1
 8002a90:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a92:	429a      	cmp	r2, r3
 8002a94:	d123      	bne.n	8002ade <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aa0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	d11b      	bne.n	8002ade <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d113      	bne.n	8002ade <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac0:	085b      	lsrs	r3, r3, #1
 8002ac2:	3b01      	subs	r3, #1
 8002ac4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d109      	bne.n	8002ade <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ad4:	085b      	lsrs	r3, r3, #1
 8002ad6:	3b01      	subs	r3, #1
 8002ad8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d001      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e000      	b.n	8002ae4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3720      	adds	r7, #32
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	40021000 	.word	0x40021000
 8002af0:	019f800c 	.word	0x019f800c
 8002af4:	feeefffc 	.word	0xfeeefffc

08002af8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b086      	sub	sp, #24
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
 8002b00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002b02:	2300      	movs	r3, #0
 8002b04:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d101      	bne.n	8002b10 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e11e      	b.n	8002d4e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b10:	4b91      	ldr	r3, [pc, #580]	@ (8002d58 <HAL_RCC_ClockConfig+0x260>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f003 030f 	and.w	r3, r3, #15
 8002b18:	683a      	ldr	r2, [r7, #0]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d910      	bls.n	8002b40 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b1e:	4b8e      	ldr	r3, [pc, #568]	@ (8002d58 <HAL_RCC_ClockConfig+0x260>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f023 020f 	bic.w	r2, r3, #15
 8002b26:	498c      	ldr	r1, [pc, #560]	@ (8002d58 <HAL_RCC_ClockConfig+0x260>)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b2e:	4b8a      	ldr	r3, [pc, #552]	@ (8002d58 <HAL_RCC_ClockConfig+0x260>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 030f 	and.w	r3, r3, #15
 8002b36:	683a      	ldr	r2, [r7, #0]
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d001      	beq.n	8002b40 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e106      	b.n	8002d4e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0301 	and.w	r3, r3, #1
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d073      	beq.n	8002c34 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	2b03      	cmp	r3, #3
 8002b52:	d129      	bne.n	8002ba8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b54:	4b81      	ldr	r3, [pc, #516]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d101      	bne.n	8002b64 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e0f4      	b.n	8002d4e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002b64:	f000 f966 	bl	8002e34 <RCC_GetSysClockFreqFromPLLSource>
 8002b68:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	4a7c      	ldr	r2, [pc, #496]	@ (8002d60 <HAL_RCC_ClockConfig+0x268>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d93f      	bls.n	8002bf2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002b72:	4b7a      	ldr	r3, [pc, #488]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d009      	beq.n	8002b92 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d033      	beq.n	8002bf2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d12f      	bne.n	8002bf2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002b92:	4b72      	ldr	r3, [pc, #456]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002b9a:	4a70      	ldr	r2, [pc, #448]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002b9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ba0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002ba2:	2380      	movs	r3, #128	@ 0x80
 8002ba4:	617b      	str	r3, [r7, #20]
 8002ba6:	e024      	b.n	8002bf2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d107      	bne.n	8002bc0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bb0:	4b6a      	ldr	r3, [pc, #424]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d109      	bne.n	8002bd0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e0c6      	b.n	8002d4e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bc0:	4b66      	ldr	r3, [pc, #408]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d101      	bne.n	8002bd0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e0be      	b.n	8002d4e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002bd0:	f000 f8ce 	bl	8002d70 <HAL_RCC_GetSysClockFreq>
 8002bd4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	4a61      	ldr	r2, [pc, #388]	@ (8002d60 <HAL_RCC_ClockConfig+0x268>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d909      	bls.n	8002bf2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002bde:	4b5f      	ldr	r3, [pc, #380]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002be6:	4a5d      	ldr	r2, [pc, #372]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002be8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bec:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002bee:	2380      	movs	r3, #128	@ 0x80
 8002bf0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002bf2:	4b5a      	ldr	r3, [pc, #360]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f023 0203 	bic.w	r2, r3, #3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	4957      	ldr	r1, [pc, #348]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002c00:	4313      	orrs	r3, r2
 8002c02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c04:	f7fe f8ea 	bl	8000ddc <HAL_GetTick>
 8002c08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c0a:	e00a      	b.n	8002c22 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c0c:	f7fe f8e6 	bl	8000ddc <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d901      	bls.n	8002c22 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e095      	b.n	8002d4e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c22:	4b4e      	ldr	r3, [pc, #312]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	f003 020c 	and.w	r2, r3, #12
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d1eb      	bne.n	8002c0c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f003 0302 	and.w	r3, r3, #2
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d023      	beq.n	8002c88 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 0304 	and.w	r3, r3, #4
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d005      	beq.n	8002c58 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c4c:	4b43      	ldr	r3, [pc, #268]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	4a42      	ldr	r2, [pc, #264]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002c52:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002c56:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0308 	and.w	r3, r3, #8
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d007      	beq.n	8002c74 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002c64:	4b3d      	ldr	r3, [pc, #244]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002c6c:	4a3b      	ldr	r2, [pc, #236]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002c6e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002c72:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c74:	4b39      	ldr	r3, [pc, #228]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	4936      	ldr	r1, [pc, #216]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002c82:	4313      	orrs	r3, r2
 8002c84:	608b      	str	r3, [r1, #8]
 8002c86:	e008      	b.n	8002c9a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	2b80      	cmp	r3, #128	@ 0x80
 8002c8c:	d105      	bne.n	8002c9a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002c8e:	4b33      	ldr	r3, [pc, #204]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	4a32      	ldr	r2, [pc, #200]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002c94:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002c98:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c9a:	4b2f      	ldr	r3, [pc, #188]	@ (8002d58 <HAL_RCC_ClockConfig+0x260>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 030f 	and.w	r3, r3, #15
 8002ca2:	683a      	ldr	r2, [r7, #0]
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	d21d      	bcs.n	8002ce4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ca8:	4b2b      	ldr	r3, [pc, #172]	@ (8002d58 <HAL_RCC_ClockConfig+0x260>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f023 020f 	bic.w	r2, r3, #15
 8002cb0:	4929      	ldr	r1, [pc, #164]	@ (8002d58 <HAL_RCC_ClockConfig+0x260>)
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002cb8:	f7fe f890 	bl	8000ddc <HAL_GetTick>
 8002cbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cbe:	e00a      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cc0:	f7fe f88c 	bl	8000ddc <HAL_GetTick>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e03b      	b.n	8002d4e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cd6:	4b20      	ldr	r3, [pc, #128]	@ (8002d58 <HAL_RCC_ClockConfig+0x260>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 030f 	and.w	r3, r3, #15
 8002cde:	683a      	ldr	r2, [r7, #0]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d1ed      	bne.n	8002cc0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0304 	and.w	r3, r3, #4
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d008      	beq.n	8002d02 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cf0:	4b1a      	ldr	r3, [pc, #104]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	4917      	ldr	r1, [pc, #92]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0308 	and.w	r3, r3, #8
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d009      	beq.n	8002d22 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d0e:	4b13      	ldr	r3, [pc, #76]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	691b      	ldr	r3, [r3, #16]
 8002d1a:	00db      	lsls	r3, r3, #3
 8002d1c:	490f      	ldr	r1, [pc, #60]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d22:	f000 f825 	bl	8002d70 <HAL_RCC_GetSysClockFreq>
 8002d26:	4602      	mov	r2, r0
 8002d28:	4b0c      	ldr	r3, [pc, #48]	@ (8002d5c <HAL_RCC_ClockConfig+0x264>)
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	091b      	lsrs	r3, r3, #4
 8002d2e:	f003 030f 	and.w	r3, r3, #15
 8002d32:	490c      	ldr	r1, [pc, #48]	@ (8002d64 <HAL_RCC_ClockConfig+0x26c>)
 8002d34:	5ccb      	ldrb	r3, [r1, r3]
 8002d36:	f003 031f 	and.w	r3, r3, #31
 8002d3a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d3e:	4a0a      	ldr	r2, [pc, #40]	@ (8002d68 <HAL_RCC_ClockConfig+0x270>)
 8002d40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002d42:	4b0a      	ldr	r3, [pc, #40]	@ (8002d6c <HAL_RCC_ClockConfig+0x274>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7fd fffc 	bl	8000d44 <HAL_InitTick>
 8002d4c:	4603      	mov	r3, r0
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3718      	adds	r7, #24
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	40022000 	.word	0x40022000
 8002d5c:	40021000 	.word	0x40021000
 8002d60:	04c4b400 	.word	0x04c4b400
 8002d64:	080051f0 	.word	0x080051f0
 8002d68:	2000000c 	.word	0x2000000c
 8002d6c:	20000010 	.word	0x20000010

08002d70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b087      	sub	sp, #28
 8002d74:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002d76:	4b2c      	ldr	r3, [pc, #176]	@ (8002e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f003 030c 	and.w	r3, r3, #12
 8002d7e:	2b04      	cmp	r3, #4
 8002d80:	d102      	bne.n	8002d88 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d82:	4b2a      	ldr	r3, [pc, #168]	@ (8002e2c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002d84:	613b      	str	r3, [r7, #16]
 8002d86:	e047      	b.n	8002e18 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002d88:	4b27      	ldr	r3, [pc, #156]	@ (8002e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f003 030c 	and.w	r3, r3, #12
 8002d90:	2b08      	cmp	r3, #8
 8002d92:	d102      	bne.n	8002d9a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d94:	4b26      	ldr	r3, [pc, #152]	@ (8002e30 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002d96:	613b      	str	r3, [r7, #16]
 8002d98:	e03e      	b.n	8002e18 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002d9a:	4b23      	ldr	r3, [pc, #140]	@ (8002e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	f003 030c 	and.w	r3, r3, #12
 8002da2:	2b0c      	cmp	r3, #12
 8002da4:	d136      	bne.n	8002e14 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002da6:	4b20      	ldr	r3, [pc, #128]	@ (8002e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	f003 0303 	and.w	r3, r3, #3
 8002dae:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002db0:	4b1d      	ldr	r3, [pc, #116]	@ (8002e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	091b      	lsrs	r3, r3, #4
 8002db6:	f003 030f 	and.w	r3, r3, #15
 8002dba:	3301      	adds	r3, #1
 8002dbc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2b03      	cmp	r3, #3
 8002dc2:	d10c      	bne.n	8002dde <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002dc4:	4a1a      	ldr	r2, [pc, #104]	@ (8002e30 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dcc:	4a16      	ldr	r2, [pc, #88]	@ (8002e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002dce:	68d2      	ldr	r2, [r2, #12]
 8002dd0:	0a12      	lsrs	r2, r2, #8
 8002dd2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002dd6:	fb02 f303 	mul.w	r3, r2, r3
 8002dda:	617b      	str	r3, [r7, #20]
      break;
 8002ddc:	e00c      	b.n	8002df8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002dde:	4a13      	ldr	r2, [pc, #76]	@ (8002e2c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de6:	4a10      	ldr	r2, [pc, #64]	@ (8002e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002de8:	68d2      	ldr	r2, [r2, #12]
 8002dea:	0a12      	lsrs	r2, r2, #8
 8002dec:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002df0:	fb02 f303 	mul.w	r3, r2, r3
 8002df4:	617b      	str	r3, [r7, #20]
      break;
 8002df6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002df8:	4b0b      	ldr	r3, [pc, #44]	@ (8002e28 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	0e5b      	lsrs	r3, r3, #25
 8002dfe:	f003 0303 	and.w	r3, r3, #3
 8002e02:	3301      	adds	r3, #1
 8002e04:	005b      	lsls	r3, r3, #1
 8002e06:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002e08:	697a      	ldr	r2, [r7, #20]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e10:	613b      	str	r3, [r7, #16]
 8002e12:	e001      	b.n	8002e18 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002e14:	2300      	movs	r3, #0
 8002e16:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002e18:	693b      	ldr	r3, [r7, #16]
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	371c      	adds	r7, #28
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop
 8002e28:	40021000 	.word	0x40021000
 8002e2c:	00f42400 	.word	0x00f42400
 8002e30:	007a1200 	.word	0x007a1200

08002e34 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b087      	sub	sp, #28
 8002e38:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002e3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002eb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	f003 0303 	and.w	r3, r3, #3
 8002e42:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002e44:	4b1b      	ldr	r3, [pc, #108]	@ (8002eb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	091b      	lsrs	r3, r3, #4
 8002e4a:	f003 030f 	and.w	r3, r3, #15
 8002e4e:	3301      	adds	r3, #1
 8002e50:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	2b03      	cmp	r3, #3
 8002e56:	d10c      	bne.n	8002e72 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e58:	4a17      	ldr	r2, [pc, #92]	@ (8002eb8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e60:	4a14      	ldr	r2, [pc, #80]	@ (8002eb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e62:	68d2      	ldr	r2, [r2, #12]
 8002e64:	0a12      	lsrs	r2, r2, #8
 8002e66:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002e6a:	fb02 f303 	mul.w	r3, r2, r3
 8002e6e:	617b      	str	r3, [r7, #20]
    break;
 8002e70:	e00c      	b.n	8002e8c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002e72:	4a12      	ldr	r2, [pc, #72]	@ (8002ebc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e7a:	4a0e      	ldr	r2, [pc, #56]	@ (8002eb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e7c:	68d2      	ldr	r2, [r2, #12]
 8002e7e:	0a12      	lsrs	r2, r2, #8
 8002e80:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002e84:	fb02 f303 	mul.w	r3, r2, r3
 8002e88:	617b      	str	r3, [r7, #20]
    break;
 8002e8a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002e8c:	4b09      	ldr	r3, [pc, #36]	@ (8002eb4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	0e5b      	lsrs	r3, r3, #25
 8002e92:	f003 0303 	and.w	r3, r3, #3
 8002e96:	3301      	adds	r3, #1
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002e9c:	697a      	ldr	r2, [r7, #20]
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ea4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002ea6:	687b      	ldr	r3, [r7, #4]
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	371c      	adds	r7, #28
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr
 8002eb4:	40021000 	.word	0x40021000
 8002eb8:	007a1200 	.word	0x007a1200
 8002ebc:	00f42400 	.word	0x00f42400

08002ec0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b086      	sub	sp, #24
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ec8:	2300      	movs	r3, #0
 8002eca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ecc:	2300      	movs	r3, #0
 8002ece:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	f000 8098 	beq.w	800300e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ee2:	4b43      	ldr	r3, [pc, #268]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d10d      	bne.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eee:	4b40      	ldr	r3, [pc, #256]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ef0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ef2:	4a3f      	ldr	r2, [pc, #252]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ef4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ef8:	6593      	str	r3, [r2, #88]	@ 0x58
 8002efa:	4b3d      	ldr	r3, [pc, #244]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002efc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002efe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f02:	60bb      	str	r3, [r7, #8]
 8002f04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f06:	2301      	movs	r3, #1
 8002f08:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f0a:	4b3a      	ldr	r3, [pc, #232]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a39      	ldr	r2, [pc, #228]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002f10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f14:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f16:	f7fd ff61 	bl	8000ddc <HAL_GetTick>
 8002f1a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f1c:	e009      	b.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f1e:	f7fd ff5d 	bl	8000ddc <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d902      	bls.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	74fb      	strb	r3, [r7, #19]
        break;
 8002f30:	e005      	b.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f32:	4b30      	ldr	r3, [pc, #192]	@ (8002ff4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d0ef      	beq.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002f3e:	7cfb      	ldrb	r3, [r7, #19]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d159      	bne.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002f44:	4b2a      	ldr	r3, [pc, #168]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f4e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d01e      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f5a:	697a      	ldr	r2, [r7, #20]
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d019      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002f60:	4b23      	ldr	r3, [pc, #140]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f6a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002f6c:	4b20      	ldr	r3, [pc, #128]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f72:	4a1f      	ldr	r2, [pc, #124]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002f7c:	4b1c      	ldr	r3, [pc, #112]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f82:	4a1b      	ldr	r2, [pc, #108]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002f8c:	4a18      	ldr	r2, [pc, #96]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002f8e:	697b      	ldr	r3, [r7, #20]
 8002f90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	f003 0301 	and.w	r3, r3, #1
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d016      	beq.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f9e:	f7fd ff1d 	bl	8000ddc <HAL_GetTick>
 8002fa2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fa4:	e00b      	b.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fa6:	f7fd ff19 	bl	8000ddc <HAL_GetTick>
 8002faa:	4602      	mov	r2, r0
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d902      	bls.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002fb8:	2303      	movs	r3, #3
 8002fba:	74fb      	strb	r3, [r7, #19]
            break;
 8002fbc:	e006      	b.n	8002fcc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fbe:	4b0c      	ldr	r3, [pc, #48]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fc4:	f003 0302 	and.w	r3, r3, #2
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d0ec      	beq.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002fcc:	7cfb      	ldrb	r3, [r7, #19]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d10b      	bne.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fd2:	4b07      	ldr	r3, [pc, #28]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fd8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fe0:	4903      	ldr	r1, [pc, #12]	@ (8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002fe8:	e008      	b.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002fea:	7cfb      	ldrb	r3, [r7, #19]
 8002fec:	74bb      	strb	r3, [r7, #18]
 8002fee:	e005      	b.n	8002ffc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002ff0:	40021000 	.word	0x40021000
 8002ff4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ff8:	7cfb      	ldrb	r3, [r7, #19]
 8002ffa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ffc:	7c7b      	ldrb	r3, [r7, #17]
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d105      	bne.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003002:	4ba7      	ldr	r3, [pc, #668]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003006:	4aa6      	ldr	r2, [pc, #664]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003008:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800300c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 0301 	and.w	r3, r3, #1
 8003016:	2b00      	cmp	r3, #0
 8003018:	d00a      	beq.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800301a:	4ba1      	ldr	r3, [pc, #644]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800301c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003020:	f023 0203 	bic.w	r2, r3, #3
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	499d      	ldr	r1, [pc, #628]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800302a:	4313      	orrs	r3, r2
 800302c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0302 	and.w	r3, r3, #2
 8003038:	2b00      	cmp	r3, #0
 800303a:	d00a      	beq.n	8003052 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800303c:	4b98      	ldr	r3, [pc, #608]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800303e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003042:	f023 020c 	bic.w	r2, r3, #12
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	4995      	ldr	r1, [pc, #596]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800304c:	4313      	orrs	r3, r2
 800304e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0304 	and.w	r3, r3, #4
 800305a:	2b00      	cmp	r3, #0
 800305c:	d00a      	beq.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800305e:	4b90      	ldr	r3, [pc, #576]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003060:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003064:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	498c      	ldr	r1, [pc, #560]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800306e:	4313      	orrs	r3, r2
 8003070:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0308 	and.w	r3, r3, #8
 800307c:	2b00      	cmp	r3, #0
 800307e:	d00a      	beq.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003080:	4b87      	ldr	r3, [pc, #540]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003086:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	691b      	ldr	r3, [r3, #16]
 800308e:	4984      	ldr	r1, [pc, #528]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003090:	4313      	orrs	r3, r2
 8003092:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0310 	and.w	r3, r3, #16
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d00a      	beq.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80030a2:	4b7f      	ldr	r3, [pc, #508]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	695b      	ldr	r3, [r3, #20]
 80030b0:	497b      	ldr	r1, [pc, #492]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030b2:	4313      	orrs	r3, r2
 80030b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0320 	and.w	r3, r3, #32
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00a      	beq.n	80030da <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80030c4:	4b76      	ldr	r3, [pc, #472]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ca:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	699b      	ldr	r3, [r3, #24]
 80030d2:	4973      	ldr	r1, [pc, #460]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030d4:	4313      	orrs	r3, r2
 80030d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d00a      	beq.n	80030fc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030e6:	4b6e      	ldr	r3, [pc, #440]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ec:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	69db      	ldr	r3, [r3, #28]
 80030f4:	496a      	ldr	r1, [pc, #424]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030f6:	4313      	orrs	r3, r2
 80030f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003104:	2b00      	cmp	r3, #0
 8003106:	d00a      	beq.n	800311e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003108:	4b65      	ldr	r3, [pc, #404]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800310a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800310e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6a1b      	ldr	r3, [r3, #32]
 8003116:	4962      	ldr	r1, [pc, #392]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003118:	4313      	orrs	r3, r2
 800311a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003126:	2b00      	cmp	r3, #0
 8003128:	d00a      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800312a:	4b5d      	ldr	r3, [pc, #372]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800312c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003130:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003138:	4959      	ldr	r1, [pc, #356]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800313a:	4313      	orrs	r3, r2
 800313c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d00a      	beq.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800314c:	4b54      	ldr	r3, [pc, #336]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800314e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003152:	f023 0203 	bic.w	r2, r3, #3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800315a:	4951      	ldr	r1, [pc, #324]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800315c:	4313      	orrs	r3, r2
 800315e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800316a:	2b00      	cmp	r3, #0
 800316c:	d00a      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800316e:	4b4c      	ldr	r3, [pc, #304]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003170:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003174:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800317c:	4948      	ldr	r1, [pc, #288]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800317e:	4313      	orrs	r3, r2
 8003180:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800318c:	2b00      	cmp	r3, #0
 800318e:	d015      	beq.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003190:	4b43      	ldr	r3, [pc, #268]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003196:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800319e:	4940      	ldr	r1, [pc, #256]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031a0:	4313      	orrs	r3, r2
 80031a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80031ae:	d105      	bne.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031b0:	4b3b      	ldr	r3, [pc, #236]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031b2:	68db      	ldr	r3, [r3, #12]
 80031b4:	4a3a      	ldr	r2, [pc, #232]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031ba:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d015      	beq.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80031c8:	4b35      	ldr	r3, [pc, #212]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031ce:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031d6:	4932      	ldr	r1, [pc, #200]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031d8:	4313      	orrs	r3, r2
 80031da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031e6:	d105      	bne.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80031e8:	4b2d      	ldr	r3, [pc, #180]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	4a2c      	ldr	r2, [pc, #176]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80031ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80031f2:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d015      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003200:	4b27      	ldr	r3, [pc, #156]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003202:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003206:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800320e:	4924      	ldr	r1, [pc, #144]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003210:	4313      	orrs	r3, r2
 8003212:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800321a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800321e:	d105      	bne.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003220:	4b1f      	ldr	r3, [pc, #124]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	4a1e      	ldr	r2, [pc, #120]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003226:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800322a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003234:	2b00      	cmp	r3, #0
 8003236:	d015      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003238:	4b19      	ldr	r3, [pc, #100]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800323a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800323e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003246:	4916      	ldr	r1, [pc, #88]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003248:	4313      	orrs	r3, r2
 800324a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003252:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003256:	d105      	bne.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003258:	4b11      	ldr	r3, [pc, #68]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	4a10      	ldr	r2, [pc, #64]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800325e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003262:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d019      	beq.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003270:	4b0b      	ldr	r3, [pc, #44]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003276:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800327e:	4908      	ldr	r1, [pc, #32]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003280:	4313      	orrs	r3, r2
 8003282:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800328a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800328e:	d109      	bne.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003290:	4b03      	ldr	r3, [pc, #12]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	4a02      	ldr	r2, [pc, #8]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003296:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800329a:	60d3      	str	r3, [r2, #12]
 800329c:	e002      	b.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800329e:	bf00      	nop
 80032a0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d015      	beq.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80032b0:	4b29      	ldr	r3, [pc, #164]	@ (8003358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80032b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032b6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032be:	4926      	ldr	r1, [pc, #152]	@ (8003358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80032ce:	d105      	bne.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80032d0:	4b21      	ldr	r3, [pc, #132]	@ (8003358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	4a20      	ldr	r2, [pc, #128]	@ (8003358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80032d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032da:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d015      	beq.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80032e8:	4b1b      	ldr	r3, [pc, #108]	@ (8003358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80032ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ee:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032f6:	4918      	ldr	r1, [pc, #96]	@ (8003358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003302:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003306:	d105      	bne.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003308:	4b13      	ldr	r3, [pc, #76]	@ (8003358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	4a12      	ldr	r2, [pc, #72]	@ (8003358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800330e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003312:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d015      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003320:	4b0d      	ldr	r3, [pc, #52]	@ (8003358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003322:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003326:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800332e:	490a      	ldr	r1, [pc, #40]	@ (8003358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003330:	4313      	orrs	r3, r2
 8003332:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800333a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800333e:	d105      	bne.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003340:	4b05      	ldr	r3, [pc, #20]	@ (8003358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	4a04      	ldr	r2, [pc, #16]	@ (8003358 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003346:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800334a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800334c:	7cbb      	ldrb	r3, [r7, #18]
}
 800334e:	4618      	mov	r0, r3
 8003350:	3718      	adds	r7, #24
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	40021000 	.word	0x40021000

0800335c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b084      	sub	sp, #16
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d101      	bne.n	800336e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e09d      	b.n	80034aa <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003372:	2b00      	cmp	r3, #0
 8003374:	d108      	bne.n	8003388 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800337e:	d009      	beq.n	8003394 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2200      	movs	r2, #0
 8003384:	61da      	str	r2, [r3, #28]
 8003386:	e005      	b.n	8003394 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d106      	bne.n	80033b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f7fd fb28 	bl	8000a04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2202      	movs	r2, #2
 80033b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033ca:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	68db      	ldr	r3, [r3, #12]
 80033d0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80033d4:	d902      	bls.n	80033dc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80033d6:	2300      	movs	r3, #0
 80033d8:	60fb      	str	r3, [r7, #12]
 80033da:	e002      	b.n	80033e2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80033dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033e0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	68db      	ldr	r3, [r3, #12]
 80033e6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80033ea:	d007      	beq.n	80033fc <HAL_SPI_Init+0xa0>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80033f4:	d002      	beq.n	80033fc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2200      	movs	r2, #0
 80033fa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800340c:	431a      	orrs	r2, r3
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	691b      	ldr	r3, [r3, #16]
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	431a      	orrs	r2, r3
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	695b      	ldr	r3, [r3, #20]
 800341c:	f003 0301 	and.w	r3, r3, #1
 8003420:	431a      	orrs	r2, r3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	699b      	ldr	r3, [r3, #24]
 8003426:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800342a:	431a      	orrs	r2, r3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	69db      	ldr	r3, [r3, #28]
 8003430:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003434:	431a      	orrs	r2, r3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a1b      	ldr	r3, [r3, #32]
 800343a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800343e:	ea42 0103 	orr.w	r1, r2, r3
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003446:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	430a      	orrs	r2, r1
 8003450:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	699b      	ldr	r3, [r3, #24]
 8003456:	0c1b      	lsrs	r3, r3, #16
 8003458:	f003 0204 	and.w	r2, r3, #4
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003460:	f003 0310 	and.w	r3, r3, #16
 8003464:	431a      	orrs	r2, r3
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800346a:	f003 0308 	and.w	r3, r3, #8
 800346e:	431a      	orrs	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003478:	ea42 0103 	orr.w	r1, r2, r3
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	430a      	orrs	r2, r1
 8003488:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	69da      	ldr	r2, [r3, #28]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003498:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3710      	adds	r7, #16
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}

080034b2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034b2:	b580      	push	{r7, lr}
 80034b4:	b088      	sub	sp, #32
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	60f8      	str	r0, [r7, #12]
 80034ba:	60b9      	str	r1, [r7, #8]
 80034bc:	603b      	str	r3, [r7, #0]
 80034be:	4613      	mov	r3, r2
 80034c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80034c2:	2300      	movs	r3, #0
 80034c4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d101      	bne.n	80034d4 <HAL_SPI_Transmit+0x22>
 80034d0:	2302      	movs	r3, #2
 80034d2:	e15f      	b.n	8003794 <HAL_SPI_Transmit+0x2e2>
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	2201      	movs	r2, #1
 80034d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80034dc:	f7fd fc7e 	bl	8000ddc <HAL_GetTick>
 80034e0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80034e2:	88fb      	ldrh	r3, [r7, #6]
 80034e4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d002      	beq.n	80034f8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80034f2:	2302      	movs	r3, #2
 80034f4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80034f6:	e148      	b.n	800378a <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d002      	beq.n	8003504 <HAL_SPI_Transmit+0x52>
 80034fe:	88fb      	ldrh	r3, [r7, #6]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d102      	bne.n	800350a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003508:	e13f      	b.n	800378a <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2203      	movs	r2, #3
 800350e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2200      	movs	r2, #0
 8003516:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	68ba      	ldr	r2, [r7, #8]
 800351c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	88fa      	ldrh	r2, [r7, #6]
 8003522:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	88fa      	ldrh	r2, [r7, #6]
 8003528:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2200      	movs	r2, #0
 8003534:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2200      	movs	r2, #0
 800353c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	2200      	movs	r2, #0
 8003544:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2200      	movs	r2, #0
 800354a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003554:	d10f      	bne.n	8003576 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003564:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003574:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003580:	2b40      	cmp	r3, #64	@ 0x40
 8003582:	d007      	beq.n	8003594 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003592:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800359c:	d94f      	bls.n	800363e <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d002      	beq.n	80035ac <HAL_SPI_Transmit+0xfa>
 80035a6:	8afb      	ldrh	r3, [r7, #22]
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d142      	bne.n	8003632 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b0:	881a      	ldrh	r2, [r3, #0]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035bc:	1c9a      	adds	r2, r3, #2
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035c6:	b29b      	uxth	r3, r3
 80035c8:	3b01      	subs	r3, #1
 80035ca:	b29a      	uxth	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80035d0:	e02f      	b.n	8003632 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b02      	cmp	r3, #2
 80035de:	d112      	bne.n	8003606 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035e4:	881a      	ldrh	r2, [r3, #0]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035f0:	1c9a      	adds	r2, r3, #2
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	3b01      	subs	r3, #1
 80035fe:	b29a      	uxth	r2, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003604:	e015      	b.n	8003632 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003606:	f7fd fbe9 	bl	8000ddc <HAL_GetTick>
 800360a:	4602      	mov	r2, r0
 800360c:	69bb      	ldr	r3, [r7, #24]
 800360e:	1ad3      	subs	r3, r2, r3
 8003610:	683a      	ldr	r2, [r7, #0]
 8003612:	429a      	cmp	r2, r3
 8003614:	d803      	bhi.n	800361e <HAL_SPI_Transmit+0x16c>
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800361c:	d102      	bne.n	8003624 <HAL_SPI_Transmit+0x172>
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d106      	bne.n	8003632 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8003624:	2303      	movs	r3, #3
 8003626:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003630:	e0ab      	b.n	800378a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003636:	b29b      	uxth	r3, r3
 8003638:	2b00      	cmp	r3, #0
 800363a:	d1ca      	bne.n	80035d2 <HAL_SPI_Transmit+0x120>
 800363c:	e080      	b.n	8003740 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d002      	beq.n	800364c <HAL_SPI_Transmit+0x19a>
 8003646:	8afb      	ldrh	r3, [r7, #22]
 8003648:	2b01      	cmp	r3, #1
 800364a:	d174      	bne.n	8003736 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003650:	b29b      	uxth	r3, r3
 8003652:	2b01      	cmp	r3, #1
 8003654:	d912      	bls.n	800367c <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800365a:	881a      	ldrh	r2, [r3, #0]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003666:	1c9a      	adds	r2, r3, #2
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003670:	b29b      	uxth	r3, r3
 8003672:	3b02      	subs	r3, #2
 8003674:	b29a      	uxth	r2, r3
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800367a:	e05c      	b.n	8003736 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	330c      	adds	r3, #12
 8003686:	7812      	ldrb	r2, [r2, #0]
 8003688:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800368e:	1c5a      	adds	r2, r3, #1
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003698:	b29b      	uxth	r3, r3
 800369a:	3b01      	subs	r3, #1
 800369c:	b29a      	uxth	r2, r3
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80036a2:	e048      	b.n	8003736 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	f003 0302 	and.w	r3, r3, #2
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d12b      	bne.n	800370a <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036b6:	b29b      	uxth	r3, r3
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d912      	bls.n	80036e2 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c0:	881a      	ldrh	r2, [r3, #0]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036cc:	1c9a      	adds	r2, r3, #2
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	3b02      	subs	r3, #2
 80036da:	b29a      	uxth	r2, r3
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80036e0:	e029      	b.n	8003736 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	330c      	adds	r3, #12
 80036ec:	7812      	ldrb	r2, [r2, #0]
 80036ee:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f4:	1c5a      	adds	r2, r3, #1
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036fe:	b29b      	uxth	r3, r3
 8003700:	3b01      	subs	r3, #1
 8003702:	b29a      	uxth	r2, r3
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003708:	e015      	b.n	8003736 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800370a:	f7fd fb67 	bl	8000ddc <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	1ad3      	subs	r3, r2, r3
 8003714:	683a      	ldr	r2, [r7, #0]
 8003716:	429a      	cmp	r2, r3
 8003718:	d803      	bhi.n	8003722 <HAL_SPI_Transmit+0x270>
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003720:	d102      	bne.n	8003728 <HAL_SPI_Transmit+0x276>
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d106      	bne.n	8003736 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8003734:	e029      	b.n	800378a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800373a:	b29b      	uxth	r3, r3
 800373c:	2b00      	cmp	r3, #0
 800373e:	d1b1      	bne.n	80036a4 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003740:	69ba      	ldr	r2, [r7, #24]
 8003742:	6839      	ldr	r1, [r7, #0]
 8003744:	68f8      	ldr	r0, [r7, #12]
 8003746:	f000 fcf9 	bl	800413c <SPI_EndRxTxTransaction>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d002      	beq.n	8003756 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2220      	movs	r2, #32
 8003754:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d10a      	bne.n	8003774 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800375e:	2300      	movs	r3, #0
 8003760:	613b      	str	r3, [r7, #16]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	613b      	str	r3, [r7, #16]
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	613b      	str	r3, [r7, #16]
 8003772:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003778:	2b00      	cmp	r3, #0
 800377a:	d002      	beq.n	8003782 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	77fb      	strb	r3, [r7, #31]
 8003780:	e003      	b.n	800378a <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2201      	movs	r2, #1
 8003786:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2200      	movs	r2, #0
 800378e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003792:	7ffb      	ldrb	r3, [r7, #31]
}
 8003794:	4618      	mov	r0, r3
 8003796:	3720      	adds	r7, #32
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}

0800379c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b088      	sub	sp, #32
 80037a0:	af02      	add	r7, sp, #8
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	603b      	str	r3, [r7, #0]
 80037a8:	4613      	mov	r3, r2
 80037aa:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80037ac:	2300      	movs	r3, #0
 80037ae:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d002      	beq.n	80037c2 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80037bc:	2302      	movs	r3, #2
 80037be:	75fb      	strb	r3, [r7, #23]
    goto error;
 80037c0:	e11a      	b.n	80039f8 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037ca:	d112      	bne.n	80037f2 <HAL_SPI_Receive+0x56>
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d10e      	bne.n	80037f2 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2204      	movs	r2, #4
 80037d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80037dc:	88fa      	ldrh	r2, [r7, #6]
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	9300      	str	r3, [sp, #0]
 80037e2:	4613      	mov	r3, r2
 80037e4:	68ba      	ldr	r2, [r7, #8]
 80037e6:	68b9      	ldr	r1, [r7, #8]
 80037e8:	68f8      	ldr	r0, [r7, #12]
 80037ea:	f000 f90e 	bl	8003a0a <HAL_SPI_TransmitReceive>
 80037ee:	4603      	mov	r3, r0
 80037f0:	e107      	b.n	8003a02 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d101      	bne.n	8003800 <HAL_SPI_Receive+0x64>
 80037fc:	2302      	movs	r3, #2
 80037fe:	e100      	b.n	8003a02 <HAL_SPI_Receive+0x266>
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003808:	f7fd fae8 	bl	8000ddc <HAL_GetTick>
 800380c:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d002      	beq.n	800381a <HAL_SPI_Receive+0x7e>
 8003814:	88fb      	ldrh	r3, [r7, #6]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d102      	bne.n	8003820 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800381e:	e0eb      	b.n	80039f8 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2204      	movs	r2, #4
 8003824:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2200      	movs	r2, #0
 800382c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	68ba      	ldr	r2, [r7, #8]
 8003832:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	88fa      	ldrh	r2, [r7, #6]
 8003838:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	88fa      	ldrh	r2, [r7, #6]
 8003840:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2200      	movs	r2, #0
 8003848:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2200      	movs	r2, #0
 800384e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2200      	movs	r2, #0
 8003854:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2200      	movs	r2, #0
 8003860:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	68db      	ldr	r3, [r3, #12]
 8003866:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800386a:	d908      	bls.n	800387e <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	685a      	ldr	r2, [r3, #4]
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800387a:	605a      	str	r2, [r3, #4]
 800387c:	e007      	b.n	800388e <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	685a      	ldr	r2, [r3, #4]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800388c:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003896:	d10f      	bne.n	80038b8 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038a6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80038b6:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038c2:	2b40      	cmp	r3, #64	@ 0x40
 80038c4:	d007      	beq.n	80038d6 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038d4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	68db      	ldr	r3, [r3, #12]
 80038da:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80038de:	d86f      	bhi.n	80039c0 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80038e0:	e034      	b.n	800394c <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f003 0301 	and.w	r3, r3, #1
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d117      	bne.n	8003920 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f103 020c 	add.w	r2, r3, #12
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038fc:	7812      	ldrb	r2, [r2, #0]
 80038fe:	b2d2      	uxtb	r2, r2
 8003900:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003906:	1c5a      	adds	r2, r3, #1
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003912:	b29b      	uxth	r3, r3
 8003914:	3b01      	subs	r3, #1
 8003916:	b29a      	uxth	r2, r3
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800391e:	e015      	b.n	800394c <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003920:	f7fd fa5c 	bl	8000ddc <HAL_GetTick>
 8003924:	4602      	mov	r2, r0
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	683a      	ldr	r2, [r7, #0]
 800392c:	429a      	cmp	r2, r3
 800392e:	d803      	bhi.n	8003938 <HAL_SPI_Receive+0x19c>
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003936:	d102      	bne.n	800393e <HAL_SPI_Receive+0x1a2>
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d106      	bne.n	800394c <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2201      	movs	r2, #1
 8003946:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800394a:	e055      	b.n	80039f8 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003952:	b29b      	uxth	r3, r3
 8003954:	2b00      	cmp	r3, #0
 8003956:	d1c4      	bne.n	80038e2 <HAL_SPI_Receive+0x146>
 8003958:	e038      	b.n	80039cc <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	f003 0301 	and.w	r3, r3, #1
 8003964:	2b01      	cmp	r3, #1
 8003966:	d115      	bne.n	8003994 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	68da      	ldr	r2, [r3, #12]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003972:	b292      	uxth	r2, r2
 8003974:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397a:	1c9a      	adds	r2, r3, #2
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003986:	b29b      	uxth	r3, r3
 8003988:	3b01      	subs	r3, #1
 800398a:	b29a      	uxth	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8003992:	e015      	b.n	80039c0 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003994:	f7fd fa22 	bl	8000ddc <HAL_GetTick>
 8003998:	4602      	mov	r2, r0
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	683a      	ldr	r2, [r7, #0]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d803      	bhi.n	80039ac <HAL_SPI_Receive+0x210>
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039aa:	d102      	bne.n	80039b2 <HAL_SPI_Receive+0x216>
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d106      	bne.n	80039c0 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 80039b2:	2303      	movs	r3, #3
 80039b4:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2201      	movs	r2, #1
 80039ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80039be:	e01b      	b.n	80039f8 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80039c6:	b29b      	uxth	r3, r3
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d1c6      	bne.n	800395a <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	6839      	ldr	r1, [r7, #0]
 80039d0:	68f8      	ldr	r0, [r7, #12]
 80039d2:	f000 fb5b 	bl	800408c <SPI_EndRxTransaction>
 80039d6:	4603      	mov	r3, r0
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d002      	beq.n	80039e2 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2220      	movs	r2, #32
 80039e0:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d002      	beq.n	80039f0 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	75fb      	strb	r3, [r7, #23]
 80039ee:	e003      	b.n	80039f8 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003a00:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3718      	adds	r7, #24
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b08a      	sub	sp, #40	@ 0x28
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	60f8      	str	r0, [r7, #12]
 8003a12:	60b9      	str	r1, [r7, #8]
 8003a14:	607a      	str	r2, [r7, #4]
 8003a16:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d101      	bne.n	8003a30 <HAL_SPI_TransmitReceive+0x26>
 8003a2c:	2302      	movs	r3, #2
 8003a2e:	e20a      	b.n	8003e46 <HAL_SPI_TransmitReceive+0x43c>
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a38:	f7fd f9d0 	bl	8000ddc <HAL_GetTick>
 8003a3c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003a44:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8003a4c:	887b      	ldrh	r3, [r7, #2]
 8003a4e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8003a50:	887b      	ldrh	r3, [r7, #2]
 8003a52:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003a54:	7efb      	ldrb	r3, [r7, #27]
 8003a56:	2b01      	cmp	r3, #1
 8003a58:	d00e      	beq.n	8003a78 <HAL_SPI_TransmitReceive+0x6e>
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a60:	d106      	bne.n	8003a70 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d102      	bne.n	8003a70 <HAL_SPI_TransmitReceive+0x66>
 8003a6a:	7efb      	ldrb	r3, [r7, #27]
 8003a6c:	2b04      	cmp	r3, #4
 8003a6e:	d003      	beq.n	8003a78 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8003a70:	2302      	movs	r3, #2
 8003a72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003a76:	e1e0      	b.n	8003e3a <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d005      	beq.n	8003a8a <HAL_SPI_TransmitReceive+0x80>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d002      	beq.n	8003a8a <HAL_SPI_TransmitReceive+0x80>
 8003a84:	887b      	ldrh	r3, [r7, #2]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d103      	bne.n	8003a92 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8003a90:	e1d3      	b.n	8003e3a <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	2b04      	cmp	r3, #4
 8003a9c:	d003      	beq.n	8003aa6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2205      	movs	r2, #5
 8003aa2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	887a      	ldrh	r2, [r7, #2]
 8003ab6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	887a      	ldrh	r2, [r7, #2]
 8003abe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	68ba      	ldr	r2, [r7, #8]
 8003ac6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	887a      	ldrh	r2, [r7, #2]
 8003acc:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	887a      	ldrh	r2, [r7, #2]
 8003ad2:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2200      	movs	r2, #0
 8003ade:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003ae8:	d802      	bhi.n	8003af0 <HAL_SPI_TransmitReceive+0xe6>
 8003aea:	8a3b      	ldrh	r3, [r7, #16]
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d908      	bls.n	8003b02 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	685a      	ldr	r2, [r3, #4]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003afe:	605a      	str	r2, [r3, #4]
 8003b00:	e007      	b.n	8003b12 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	685a      	ldr	r2, [r3, #4]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003b10:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b1c:	2b40      	cmp	r3, #64	@ 0x40
 8003b1e:	d007      	beq.n	8003b30 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b2e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003b38:	f240 8081 	bls.w	8003c3e <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d002      	beq.n	8003b4a <HAL_SPI_TransmitReceive+0x140>
 8003b44:	8a7b      	ldrh	r3, [r7, #18]
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d16d      	bne.n	8003c26 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b4e:	881a      	ldrh	r2, [r3, #0]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b5a:	1c9a      	adds	r2, r3, #2
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	3b01      	subs	r3, #1
 8003b68:	b29a      	uxth	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b6e:	e05a      	b.n	8003c26 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b02      	cmp	r3, #2
 8003b7c:	d11b      	bne.n	8003bb6 <HAL_SPI_TransmitReceive+0x1ac>
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d016      	beq.n	8003bb6 <HAL_SPI_TransmitReceive+0x1ac>
 8003b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d113      	bne.n	8003bb6 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b92:	881a      	ldrh	r2, [r3, #0]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b9e:	1c9a      	adds	r2, r3, #2
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ba8:	b29b      	uxth	r3, r3
 8003baa:	3b01      	subs	r3, #1
 8003bac:	b29a      	uxth	r2, r3
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	f003 0301 	and.w	r3, r3, #1
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d11c      	bne.n	8003bfe <HAL_SPI_TransmitReceive+0x1f4>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d016      	beq.n	8003bfe <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	68da      	ldr	r2, [r3, #12]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bda:	b292      	uxth	r2, r2
 8003bdc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be2:	1c9a      	adds	r2, r3, #2
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	3b01      	subs	r3, #1
 8003bf2:	b29a      	uxth	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003bfe:	f7fd f8ed 	bl	8000ddc <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d80b      	bhi.n	8003c26 <HAL_SPI_TransmitReceive+0x21c>
 8003c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c14:	d007      	beq.n	8003c26 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8003c24:	e109      	b.n	8003e3a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d19f      	bne.n	8003b70 <HAL_SPI_TransmitReceive+0x166>
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d199      	bne.n	8003b70 <HAL_SPI_TransmitReceive+0x166>
 8003c3c:	e0e3      	b.n	8003e06 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d003      	beq.n	8003c4e <HAL_SPI_TransmitReceive+0x244>
 8003c46:	8a7b      	ldrh	r3, [r7, #18]
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	f040 80cf 	bne.w	8003dec <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c52:	b29b      	uxth	r3, r3
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d912      	bls.n	8003c7e <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c5c:	881a      	ldrh	r2, [r3, #0]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c68:	1c9a      	adds	r2, r3, #2
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c72:	b29b      	uxth	r3, r3
 8003c74:	3b02      	subs	r3, #2
 8003c76:	b29a      	uxth	r2, r3
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003c7c:	e0b6      	b.n	8003dec <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	330c      	adds	r3, #12
 8003c88:	7812      	ldrb	r2, [r2, #0]
 8003c8a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c90:	1c5a      	adds	r2, r3, #1
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c9a:	b29b      	uxth	r3, r3
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	b29a      	uxth	r2, r3
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ca4:	e0a2      	b.n	8003dec <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	f003 0302 	and.w	r3, r3, #2
 8003cb0:	2b02      	cmp	r3, #2
 8003cb2:	d134      	bne.n	8003d1e <HAL_SPI_TransmitReceive+0x314>
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cb8:	b29b      	uxth	r3, r3
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d02f      	beq.n	8003d1e <HAL_SPI_TransmitReceive+0x314>
 8003cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d12c      	bne.n	8003d1e <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d912      	bls.n	8003cf4 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cd2:	881a      	ldrh	r2, [r3, #0]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cde:	1c9a      	adds	r2, r3, #2
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ce8:	b29b      	uxth	r3, r3
 8003cea:	3b02      	subs	r3, #2
 8003cec:	b29a      	uxth	r2, r3
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003cf2:	e012      	b.n	8003d1a <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	330c      	adds	r3, #12
 8003cfe:	7812      	ldrb	r2, [r2, #0]
 8003d00:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d06:	1c5a      	adds	r2, r3, #1
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	3b01      	subs	r3, #1
 8003d14:	b29a      	uxth	r2, r3
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	f003 0301 	and.w	r3, r3, #1
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d148      	bne.n	8003dbe <HAL_SPI_TransmitReceive+0x3b4>
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d32:	b29b      	uxth	r3, r3
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d042      	beq.n	8003dbe <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d3e:	b29b      	uxth	r3, r3
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d923      	bls.n	8003d8c <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	68da      	ldr	r2, [r3, #12]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4e:	b292      	uxth	r2, r2
 8003d50:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d56:	1c9a      	adds	r2, r3, #2
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	3b02      	subs	r3, #2
 8003d66:	b29a      	uxth	r2, r3
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d81f      	bhi.n	8003dba <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	685a      	ldr	r2, [r3, #4]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003d88:	605a      	str	r2, [r3, #4]
 8003d8a:	e016      	b.n	8003dba <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f103 020c 	add.w	r2, r3, #12
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d98:	7812      	ldrb	r2, [r2, #0]
 8003d9a:	b2d2      	uxtb	r2, r2
 8003d9c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da2:	1c5a      	adds	r2, r3, #1
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	3b01      	subs	r3, #1
 8003db2:	b29a      	uxth	r2, r3
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003dbe:	f7fd f80d 	bl	8000ddc <HAL_GetTick>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003dca:	429a      	cmp	r2, r3
 8003dcc:	d803      	bhi.n	8003dd6 <HAL_SPI_TransmitReceive+0x3cc>
 8003dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dd4:	d102      	bne.n	8003ddc <HAL_SPI_TransmitReceive+0x3d2>
 8003dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d107      	bne.n	8003dec <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2201      	movs	r2, #1
 8003de6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8003dea:	e026      	b.n	8003e3a <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	f47f af57 	bne.w	8003ca6 <HAL_SPI_TransmitReceive+0x29c>
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	f47f af50 	bne.w	8003ca6 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e06:	69fa      	ldr	r2, [r7, #28]
 8003e08:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003e0a:	68f8      	ldr	r0, [r7, #12]
 8003e0c:	f000 f996 	bl	800413c <SPI_EndRxTxTransaction>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d005      	beq.n	8003e22 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2220      	movs	r2, #32
 8003e20:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d003      	beq.n	8003e32 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003e30:	e003      	b.n	8003e3a <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2201      	movs	r2, #1
 8003e36:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8003e42:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3728      	adds	r7, #40	@ 0x28
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}
	...

08003e50 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b088      	sub	sp, #32
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	60f8      	str	r0, [r7, #12]
 8003e58:	60b9      	str	r1, [r7, #8]
 8003e5a:	603b      	str	r3, [r7, #0]
 8003e5c:	4613      	mov	r3, r2
 8003e5e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003e60:	f7fc ffbc 	bl	8000ddc <HAL_GetTick>
 8003e64:	4602      	mov	r2, r0
 8003e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e68:	1a9b      	subs	r3, r3, r2
 8003e6a:	683a      	ldr	r2, [r7, #0]
 8003e6c:	4413      	add	r3, r2
 8003e6e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003e70:	f7fc ffb4 	bl	8000ddc <HAL_GetTick>
 8003e74:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003e76:	4b39      	ldr	r3, [pc, #228]	@ (8003f5c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	015b      	lsls	r3, r3, #5
 8003e7c:	0d1b      	lsrs	r3, r3, #20
 8003e7e:	69fa      	ldr	r2, [r7, #28]
 8003e80:	fb02 f303 	mul.w	r3, r2, r3
 8003e84:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e86:	e054      	b.n	8003f32 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e8e:	d050      	beq.n	8003f32 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003e90:	f7fc ffa4 	bl	8000ddc <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	69bb      	ldr	r3, [r7, #24]
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	69fa      	ldr	r2, [r7, #28]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d902      	bls.n	8003ea6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d13d      	bne.n	8003f22 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	685a      	ldr	r2, [r3, #4]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003eb4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ebe:	d111      	bne.n	8003ee4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ec8:	d004      	beq.n	8003ed4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ed2:	d107      	bne.n	8003ee4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ee2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003eec:	d10f      	bne.n	8003f0e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003efc:	601a      	str	r2, [r3, #0]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f0c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2201      	movs	r2, #1
 8003f12:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e017      	b.n	8003f52 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d101      	bne.n	8003f2c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	3b01      	subs	r3, #1
 8003f30:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	689a      	ldr	r2, [r3, #8]
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	68ba      	ldr	r2, [r7, #8]
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	bf0c      	ite	eq
 8003f42:	2301      	moveq	r3, #1
 8003f44:	2300      	movne	r3, #0
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	461a      	mov	r2, r3
 8003f4a:	79fb      	ldrb	r3, [r7, #7]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d19b      	bne.n	8003e88 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003f50:	2300      	movs	r3, #0
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3720      	adds	r7, #32
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	2000000c 	.word	0x2000000c

08003f60 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b08a      	sub	sp, #40	@ 0x28
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	60f8      	str	r0, [r7, #12]
 8003f68:	60b9      	str	r1, [r7, #8]
 8003f6a:	607a      	str	r2, [r7, #4]
 8003f6c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003f72:	f7fc ff33 	bl	8000ddc <HAL_GetTick>
 8003f76:	4602      	mov	r2, r0
 8003f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f7a:	1a9b      	subs	r3, r3, r2
 8003f7c:	683a      	ldr	r2, [r7, #0]
 8003f7e:	4413      	add	r3, r2
 8003f80:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003f82:	f7fc ff2b 	bl	8000ddc <HAL_GetTick>
 8003f86:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	330c      	adds	r3, #12
 8003f8e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003f90:	4b3d      	ldr	r3, [pc, #244]	@ (8004088 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	4613      	mov	r3, r2
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	4413      	add	r3, r2
 8003f9a:	00da      	lsls	r2, r3, #3
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	0d1b      	lsrs	r3, r3, #20
 8003fa0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fa2:	fb02 f303 	mul.w	r3, r2, r3
 8003fa6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003fa8:	e060      	b.n	800406c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003fb0:	d107      	bne.n	8003fc2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d104      	bne.n	8003fc2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003fb8:	69fb      	ldr	r3, [r7, #28]
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003fc0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fc8:	d050      	beq.n	800406c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003fca:	f7fc ff07 	bl	8000ddc <HAL_GetTick>
 8003fce:	4602      	mov	r2, r0
 8003fd0:	6a3b      	ldr	r3, [r7, #32]
 8003fd2:	1ad3      	subs	r3, r2, r3
 8003fd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d902      	bls.n	8003fe0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d13d      	bne.n	800405c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	685a      	ldr	r2, [r3, #4]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003fee:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ff8:	d111      	bne.n	800401e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004002:	d004      	beq.n	800400e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800400c:	d107      	bne.n	800401e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800401c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004022:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004026:	d10f      	bne.n	8004048 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004036:	601a      	str	r2, [r3, #0]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004046:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2201      	movs	r2, #1
 800404c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2200      	movs	r2, #0
 8004054:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	e010      	b.n	800407e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800405c:	69bb      	ldr	r3, [r7, #24]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d101      	bne.n	8004066 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004062:	2300      	movs	r3, #0
 8004064:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004066:	69bb      	ldr	r3, [r7, #24]
 8004068:	3b01      	subs	r3, #1
 800406a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	689a      	ldr	r2, [r3, #8]
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	4013      	ands	r3, r2
 8004076:	687a      	ldr	r2, [r7, #4]
 8004078:	429a      	cmp	r2, r3
 800407a:	d196      	bne.n	8003faa <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800407c:	2300      	movs	r3, #0
}
 800407e:	4618      	mov	r0, r3
 8004080:	3728      	adds	r7, #40	@ 0x28
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop
 8004088:	2000000c 	.word	0x2000000c

0800408c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b086      	sub	sp, #24
 8004090:	af02      	add	r7, sp, #8
 8004092:	60f8      	str	r0, [r7, #12]
 8004094:	60b9      	str	r1, [r7, #8]
 8004096:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040a0:	d111      	bne.n	80040c6 <SPI_EndRxTransaction+0x3a>
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040aa:	d004      	beq.n	80040b6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040b4:	d107      	bne.n	80040c6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040c4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	9300      	str	r3, [sp, #0]
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	2200      	movs	r2, #0
 80040ce:	2180      	movs	r1, #128	@ 0x80
 80040d0:	68f8      	ldr	r0, [r7, #12]
 80040d2:	f7ff febd 	bl	8003e50 <SPI_WaitFlagStateUntilTimeout>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d007      	beq.n	80040ec <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040e0:	f043 0220 	orr.w	r2, r3, #32
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80040e8:	2303      	movs	r3, #3
 80040ea:	e023      	b.n	8004134 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040f4:	d11d      	bne.n	8004132 <SPI_EndRxTransaction+0xa6>
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040fe:	d004      	beq.n	800410a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004108:	d113      	bne.n	8004132 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	9300      	str	r3, [sp, #0]
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	2200      	movs	r2, #0
 8004112:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004116:	68f8      	ldr	r0, [r7, #12]
 8004118:	f7ff ff22 	bl	8003f60 <SPI_WaitFifoStateUntilTimeout>
 800411c:	4603      	mov	r3, r0
 800411e:	2b00      	cmp	r3, #0
 8004120:	d007      	beq.n	8004132 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004126:	f043 0220 	orr.w	r2, r3, #32
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e000      	b.n	8004134 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8004132:	2300      	movs	r3, #0
}
 8004134:	4618      	mov	r0, r3
 8004136:	3710      	adds	r7, #16
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}

0800413c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b086      	sub	sp, #24
 8004140:	af02      	add	r7, sp, #8
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	9300      	str	r3, [sp, #0]
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	2200      	movs	r2, #0
 8004150:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004154:	68f8      	ldr	r0, [r7, #12]
 8004156:	f7ff ff03 	bl	8003f60 <SPI_WaitFifoStateUntilTimeout>
 800415a:	4603      	mov	r3, r0
 800415c:	2b00      	cmp	r3, #0
 800415e:	d007      	beq.n	8004170 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004164:	f043 0220 	orr.w	r2, r3, #32
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e027      	b.n	80041c0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	9300      	str	r3, [sp, #0]
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	2200      	movs	r2, #0
 8004178:	2180      	movs	r1, #128	@ 0x80
 800417a:	68f8      	ldr	r0, [r7, #12]
 800417c:	f7ff fe68 	bl	8003e50 <SPI_WaitFlagStateUntilTimeout>
 8004180:	4603      	mov	r3, r0
 8004182:	2b00      	cmp	r3, #0
 8004184:	d007      	beq.n	8004196 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800418a:	f043 0220 	orr.w	r2, r3, #32
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e014      	b.n	80041c0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	9300      	str	r3, [sp, #0]
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	2200      	movs	r2, #0
 800419e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80041a2:	68f8      	ldr	r0, [r7, #12]
 80041a4:	f7ff fedc 	bl	8003f60 <SPI_WaitFifoStateUntilTimeout>
 80041a8:	4603      	mov	r3, r0
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d007      	beq.n	80041be <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041b2:	f043 0220 	orr.w	r2, r3, #32
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e000      	b.n	80041c0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80041be:	2300      	movs	r3, #0
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3710      	adds	r7, #16
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <std>:
 80041c8:	2300      	movs	r3, #0
 80041ca:	b510      	push	{r4, lr}
 80041cc:	4604      	mov	r4, r0
 80041ce:	e9c0 3300 	strd	r3, r3, [r0]
 80041d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80041d6:	6083      	str	r3, [r0, #8]
 80041d8:	8181      	strh	r1, [r0, #12]
 80041da:	6643      	str	r3, [r0, #100]	@ 0x64
 80041dc:	81c2      	strh	r2, [r0, #14]
 80041de:	6183      	str	r3, [r0, #24]
 80041e0:	4619      	mov	r1, r3
 80041e2:	2208      	movs	r2, #8
 80041e4:	305c      	adds	r0, #92	@ 0x5c
 80041e6:	f000 fa01 	bl	80045ec <memset>
 80041ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004220 <std+0x58>)
 80041ec:	6263      	str	r3, [r4, #36]	@ 0x24
 80041ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004224 <std+0x5c>)
 80041f0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80041f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004228 <std+0x60>)
 80041f4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80041f6:	4b0d      	ldr	r3, [pc, #52]	@ (800422c <std+0x64>)
 80041f8:	6323      	str	r3, [r4, #48]	@ 0x30
 80041fa:	4b0d      	ldr	r3, [pc, #52]	@ (8004230 <std+0x68>)
 80041fc:	6224      	str	r4, [r4, #32]
 80041fe:	429c      	cmp	r4, r3
 8004200:	d006      	beq.n	8004210 <std+0x48>
 8004202:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004206:	4294      	cmp	r4, r2
 8004208:	d002      	beq.n	8004210 <std+0x48>
 800420a:	33d0      	adds	r3, #208	@ 0xd0
 800420c:	429c      	cmp	r4, r3
 800420e:	d105      	bne.n	800421c <std+0x54>
 8004210:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004214:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004218:	f000 ba60 	b.w	80046dc <__retarget_lock_init_recursive>
 800421c:	bd10      	pop	{r4, pc}
 800421e:	bf00      	nop
 8004220:	0800443d 	.word	0x0800443d
 8004224:	0800445f 	.word	0x0800445f
 8004228:	08004497 	.word	0x08004497
 800422c:	080044bb 	.word	0x080044bb
 8004230:	200001e8 	.word	0x200001e8

08004234 <stdio_exit_handler>:
 8004234:	4a02      	ldr	r2, [pc, #8]	@ (8004240 <stdio_exit_handler+0xc>)
 8004236:	4903      	ldr	r1, [pc, #12]	@ (8004244 <stdio_exit_handler+0x10>)
 8004238:	4803      	ldr	r0, [pc, #12]	@ (8004248 <stdio_exit_handler+0x14>)
 800423a:	f000 b869 	b.w	8004310 <_fwalk_sglue>
 800423e:	bf00      	nop
 8004240:	20000018 	.word	0x20000018
 8004244:	08004f7d 	.word	0x08004f7d
 8004248:	20000028 	.word	0x20000028

0800424c <cleanup_stdio>:
 800424c:	6841      	ldr	r1, [r0, #4]
 800424e:	4b0c      	ldr	r3, [pc, #48]	@ (8004280 <cleanup_stdio+0x34>)
 8004250:	4299      	cmp	r1, r3
 8004252:	b510      	push	{r4, lr}
 8004254:	4604      	mov	r4, r0
 8004256:	d001      	beq.n	800425c <cleanup_stdio+0x10>
 8004258:	f000 fe90 	bl	8004f7c <_fflush_r>
 800425c:	68a1      	ldr	r1, [r4, #8]
 800425e:	4b09      	ldr	r3, [pc, #36]	@ (8004284 <cleanup_stdio+0x38>)
 8004260:	4299      	cmp	r1, r3
 8004262:	d002      	beq.n	800426a <cleanup_stdio+0x1e>
 8004264:	4620      	mov	r0, r4
 8004266:	f000 fe89 	bl	8004f7c <_fflush_r>
 800426a:	68e1      	ldr	r1, [r4, #12]
 800426c:	4b06      	ldr	r3, [pc, #24]	@ (8004288 <cleanup_stdio+0x3c>)
 800426e:	4299      	cmp	r1, r3
 8004270:	d004      	beq.n	800427c <cleanup_stdio+0x30>
 8004272:	4620      	mov	r0, r4
 8004274:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004278:	f000 be80 	b.w	8004f7c <_fflush_r>
 800427c:	bd10      	pop	{r4, pc}
 800427e:	bf00      	nop
 8004280:	200001e8 	.word	0x200001e8
 8004284:	20000250 	.word	0x20000250
 8004288:	200002b8 	.word	0x200002b8

0800428c <global_stdio_init.part.0>:
 800428c:	b510      	push	{r4, lr}
 800428e:	4b0b      	ldr	r3, [pc, #44]	@ (80042bc <global_stdio_init.part.0+0x30>)
 8004290:	4c0b      	ldr	r4, [pc, #44]	@ (80042c0 <global_stdio_init.part.0+0x34>)
 8004292:	4a0c      	ldr	r2, [pc, #48]	@ (80042c4 <global_stdio_init.part.0+0x38>)
 8004294:	601a      	str	r2, [r3, #0]
 8004296:	4620      	mov	r0, r4
 8004298:	2200      	movs	r2, #0
 800429a:	2104      	movs	r1, #4
 800429c:	f7ff ff94 	bl	80041c8 <std>
 80042a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80042a4:	2201      	movs	r2, #1
 80042a6:	2109      	movs	r1, #9
 80042a8:	f7ff ff8e 	bl	80041c8 <std>
 80042ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80042b0:	2202      	movs	r2, #2
 80042b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042b6:	2112      	movs	r1, #18
 80042b8:	f7ff bf86 	b.w	80041c8 <std>
 80042bc:	20000320 	.word	0x20000320
 80042c0:	200001e8 	.word	0x200001e8
 80042c4:	08004235 	.word	0x08004235

080042c8 <__sfp_lock_acquire>:
 80042c8:	4801      	ldr	r0, [pc, #4]	@ (80042d0 <__sfp_lock_acquire+0x8>)
 80042ca:	f000 ba08 	b.w	80046de <__retarget_lock_acquire_recursive>
 80042ce:	bf00      	nop
 80042d0:	20000329 	.word	0x20000329

080042d4 <__sfp_lock_release>:
 80042d4:	4801      	ldr	r0, [pc, #4]	@ (80042dc <__sfp_lock_release+0x8>)
 80042d6:	f000 ba03 	b.w	80046e0 <__retarget_lock_release_recursive>
 80042da:	bf00      	nop
 80042dc:	20000329 	.word	0x20000329

080042e0 <__sinit>:
 80042e0:	b510      	push	{r4, lr}
 80042e2:	4604      	mov	r4, r0
 80042e4:	f7ff fff0 	bl	80042c8 <__sfp_lock_acquire>
 80042e8:	6a23      	ldr	r3, [r4, #32]
 80042ea:	b11b      	cbz	r3, 80042f4 <__sinit+0x14>
 80042ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042f0:	f7ff bff0 	b.w	80042d4 <__sfp_lock_release>
 80042f4:	4b04      	ldr	r3, [pc, #16]	@ (8004308 <__sinit+0x28>)
 80042f6:	6223      	str	r3, [r4, #32]
 80042f8:	4b04      	ldr	r3, [pc, #16]	@ (800430c <__sinit+0x2c>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d1f5      	bne.n	80042ec <__sinit+0xc>
 8004300:	f7ff ffc4 	bl	800428c <global_stdio_init.part.0>
 8004304:	e7f2      	b.n	80042ec <__sinit+0xc>
 8004306:	bf00      	nop
 8004308:	0800424d 	.word	0x0800424d
 800430c:	20000320 	.word	0x20000320

08004310 <_fwalk_sglue>:
 8004310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004314:	4607      	mov	r7, r0
 8004316:	4688      	mov	r8, r1
 8004318:	4614      	mov	r4, r2
 800431a:	2600      	movs	r6, #0
 800431c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004320:	f1b9 0901 	subs.w	r9, r9, #1
 8004324:	d505      	bpl.n	8004332 <_fwalk_sglue+0x22>
 8004326:	6824      	ldr	r4, [r4, #0]
 8004328:	2c00      	cmp	r4, #0
 800432a:	d1f7      	bne.n	800431c <_fwalk_sglue+0xc>
 800432c:	4630      	mov	r0, r6
 800432e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004332:	89ab      	ldrh	r3, [r5, #12]
 8004334:	2b01      	cmp	r3, #1
 8004336:	d907      	bls.n	8004348 <_fwalk_sglue+0x38>
 8004338:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800433c:	3301      	adds	r3, #1
 800433e:	d003      	beq.n	8004348 <_fwalk_sglue+0x38>
 8004340:	4629      	mov	r1, r5
 8004342:	4638      	mov	r0, r7
 8004344:	47c0      	blx	r8
 8004346:	4306      	orrs	r6, r0
 8004348:	3568      	adds	r5, #104	@ 0x68
 800434a:	e7e9      	b.n	8004320 <_fwalk_sglue+0x10>

0800434c <iprintf>:
 800434c:	b40f      	push	{r0, r1, r2, r3}
 800434e:	b507      	push	{r0, r1, r2, lr}
 8004350:	4906      	ldr	r1, [pc, #24]	@ (800436c <iprintf+0x20>)
 8004352:	ab04      	add	r3, sp, #16
 8004354:	6808      	ldr	r0, [r1, #0]
 8004356:	f853 2b04 	ldr.w	r2, [r3], #4
 800435a:	6881      	ldr	r1, [r0, #8]
 800435c:	9301      	str	r3, [sp, #4]
 800435e:	f000 fae3 	bl	8004928 <_vfiprintf_r>
 8004362:	b003      	add	sp, #12
 8004364:	f85d eb04 	ldr.w	lr, [sp], #4
 8004368:	b004      	add	sp, #16
 800436a:	4770      	bx	lr
 800436c:	20000024 	.word	0x20000024

08004370 <putchar>:
 8004370:	4b02      	ldr	r3, [pc, #8]	@ (800437c <putchar+0xc>)
 8004372:	4601      	mov	r1, r0
 8004374:	6818      	ldr	r0, [r3, #0]
 8004376:	6882      	ldr	r2, [r0, #8]
 8004378:	f000 be8a 	b.w	8005090 <_putc_r>
 800437c:	20000024 	.word	0x20000024

08004380 <_puts_r>:
 8004380:	6a03      	ldr	r3, [r0, #32]
 8004382:	b570      	push	{r4, r5, r6, lr}
 8004384:	6884      	ldr	r4, [r0, #8]
 8004386:	4605      	mov	r5, r0
 8004388:	460e      	mov	r6, r1
 800438a:	b90b      	cbnz	r3, 8004390 <_puts_r+0x10>
 800438c:	f7ff ffa8 	bl	80042e0 <__sinit>
 8004390:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004392:	07db      	lsls	r3, r3, #31
 8004394:	d405      	bmi.n	80043a2 <_puts_r+0x22>
 8004396:	89a3      	ldrh	r3, [r4, #12]
 8004398:	0598      	lsls	r0, r3, #22
 800439a:	d402      	bmi.n	80043a2 <_puts_r+0x22>
 800439c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800439e:	f000 f99e 	bl	80046de <__retarget_lock_acquire_recursive>
 80043a2:	89a3      	ldrh	r3, [r4, #12]
 80043a4:	0719      	lsls	r1, r3, #28
 80043a6:	d502      	bpl.n	80043ae <_puts_r+0x2e>
 80043a8:	6923      	ldr	r3, [r4, #16]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d135      	bne.n	800441a <_puts_r+0x9a>
 80043ae:	4621      	mov	r1, r4
 80043b0:	4628      	mov	r0, r5
 80043b2:	f000 f8c5 	bl	8004540 <__swsetup_r>
 80043b6:	b380      	cbz	r0, 800441a <_puts_r+0x9a>
 80043b8:	f04f 35ff 	mov.w	r5, #4294967295
 80043bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80043be:	07da      	lsls	r2, r3, #31
 80043c0:	d405      	bmi.n	80043ce <_puts_r+0x4e>
 80043c2:	89a3      	ldrh	r3, [r4, #12]
 80043c4:	059b      	lsls	r3, r3, #22
 80043c6:	d402      	bmi.n	80043ce <_puts_r+0x4e>
 80043c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80043ca:	f000 f989 	bl	80046e0 <__retarget_lock_release_recursive>
 80043ce:	4628      	mov	r0, r5
 80043d0:	bd70      	pop	{r4, r5, r6, pc}
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	da04      	bge.n	80043e0 <_puts_r+0x60>
 80043d6:	69a2      	ldr	r2, [r4, #24]
 80043d8:	429a      	cmp	r2, r3
 80043da:	dc17      	bgt.n	800440c <_puts_r+0x8c>
 80043dc:	290a      	cmp	r1, #10
 80043de:	d015      	beq.n	800440c <_puts_r+0x8c>
 80043e0:	6823      	ldr	r3, [r4, #0]
 80043e2:	1c5a      	adds	r2, r3, #1
 80043e4:	6022      	str	r2, [r4, #0]
 80043e6:	7019      	strb	r1, [r3, #0]
 80043e8:	68a3      	ldr	r3, [r4, #8]
 80043ea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80043ee:	3b01      	subs	r3, #1
 80043f0:	60a3      	str	r3, [r4, #8]
 80043f2:	2900      	cmp	r1, #0
 80043f4:	d1ed      	bne.n	80043d2 <_puts_r+0x52>
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	da11      	bge.n	800441e <_puts_r+0x9e>
 80043fa:	4622      	mov	r2, r4
 80043fc:	210a      	movs	r1, #10
 80043fe:	4628      	mov	r0, r5
 8004400:	f000 f85f 	bl	80044c2 <__swbuf_r>
 8004404:	3001      	adds	r0, #1
 8004406:	d0d7      	beq.n	80043b8 <_puts_r+0x38>
 8004408:	250a      	movs	r5, #10
 800440a:	e7d7      	b.n	80043bc <_puts_r+0x3c>
 800440c:	4622      	mov	r2, r4
 800440e:	4628      	mov	r0, r5
 8004410:	f000 f857 	bl	80044c2 <__swbuf_r>
 8004414:	3001      	adds	r0, #1
 8004416:	d1e7      	bne.n	80043e8 <_puts_r+0x68>
 8004418:	e7ce      	b.n	80043b8 <_puts_r+0x38>
 800441a:	3e01      	subs	r6, #1
 800441c:	e7e4      	b.n	80043e8 <_puts_r+0x68>
 800441e:	6823      	ldr	r3, [r4, #0]
 8004420:	1c5a      	adds	r2, r3, #1
 8004422:	6022      	str	r2, [r4, #0]
 8004424:	220a      	movs	r2, #10
 8004426:	701a      	strb	r2, [r3, #0]
 8004428:	e7ee      	b.n	8004408 <_puts_r+0x88>
	...

0800442c <puts>:
 800442c:	4b02      	ldr	r3, [pc, #8]	@ (8004438 <puts+0xc>)
 800442e:	4601      	mov	r1, r0
 8004430:	6818      	ldr	r0, [r3, #0]
 8004432:	f7ff bfa5 	b.w	8004380 <_puts_r>
 8004436:	bf00      	nop
 8004438:	20000024 	.word	0x20000024

0800443c <__sread>:
 800443c:	b510      	push	{r4, lr}
 800443e:	460c      	mov	r4, r1
 8004440:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004444:	f000 f8fc 	bl	8004640 <_read_r>
 8004448:	2800      	cmp	r0, #0
 800444a:	bfab      	itete	ge
 800444c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800444e:	89a3      	ldrhlt	r3, [r4, #12]
 8004450:	181b      	addge	r3, r3, r0
 8004452:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004456:	bfac      	ite	ge
 8004458:	6563      	strge	r3, [r4, #84]	@ 0x54
 800445a:	81a3      	strhlt	r3, [r4, #12]
 800445c:	bd10      	pop	{r4, pc}

0800445e <__swrite>:
 800445e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004462:	461f      	mov	r7, r3
 8004464:	898b      	ldrh	r3, [r1, #12]
 8004466:	05db      	lsls	r3, r3, #23
 8004468:	4605      	mov	r5, r0
 800446a:	460c      	mov	r4, r1
 800446c:	4616      	mov	r6, r2
 800446e:	d505      	bpl.n	800447c <__swrite+0x1e>
 8004470:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004474:	2302      	movs	r3, #2
 8004476:	2200      	movs	r2, #0
 8004478:	f000 f8d0 	bl	800461c <_lseek_r>
 800447c:	89a3      	ldrh	r3, [r4, #12]
 800447e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004482:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004486:	81a3      	strh	r3, [r4, #12]
 8004488:	4632      	mov	r2, r6
 800448a:	463b      	mov	r3, r7
 800448c:	4628      	mov	r0, r5
 800448e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004492:	f000 b8e7 	b.w	8004664 <_write_r>

08004496 <__sseek>:
 8004496:	b510      	push	{r4, lr}
 8004498:	460c      	mov	r4, r1
 800449a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800449e:	f000 f8bd 	bl	800461c <_lseek_r>
 80044a2:	1c43      	adds	r3, r0, #1
 80044a4:	89a3      	ldrh	r3, [r4, #12]
 80044a6:	bf15      	itete	ne
 80044a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80044aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80044ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80044b2:	81a3      	strheq	r3, [r4, #12]
 80044b4:	bf18      	it	ne
 80044b6:	81a3      	strhne	r3, [r4, #12]
 80044b8:	bd10      	pop	{r4, pc}

080044ba <__sclose>:
 80044ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80044be:	f000 b89d 	b.w	80045fc <_close_r>

080044c2 <__swbuf_r>:
 80044c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044c4:	460e      	mov	r6, r1
 80044c6:	4614      	mov	r4, r2
 80044c8:	4605      	mov	r5, r0
 80044ca:	b118      	cbz	r0, 80044d4 <__swbuf_r+0x12>
 80044cc:	6a03      	ldr	r3, [r0, #32]
 80044ce:	b90b      	cbnz	r3, 80044d4 <__swbuf_r+0x12>
 80044d0:	f7ff ff06 	bl	80042e0 <__sinit>
 80044d4:	69a3      	ldr	r3, [r4, #24]
 80044d6:	60a3      	str	r3, [r4, #8]
 80044d8:	89a3      	ldrh	r3, [r4, #12]
 80044da:	071a      	lsls	r2, r3, #28
 80044dc:	d501      	bpl.n	80044e2 <__swbuf_r+0x20>
 80044de:	6923      	ldr	r3, [r4, #16]
 80044e0:	b943      	cbnz	r3, 80044f4 <__swbuf_r+0x32>
 80044e2:	4621      	mov	r1, r4
 80044e4:	4628      	mov	r0, r5
 80044e6:	f000 f82b 	bl	8004540 <__swsetup_r>
 80044ea:	b118      	cbz	r0, 80044f4 <__swbuf_r+0x32>
 80044ec:	f04f 37ff 	mov.w	r7, #4294967295
 80044f0:	4638      	mov	r0, r7
 80044f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044f4:	6823      	ldr	r3, [r4, #0]
 80044f6:	6922      	ldr	r2, [r4, #16]
 80044f8:	1a98      	subs	r0, r3, r2
 80044fa:	6963      	ldr	r3, [r4, #20]
 80044fc:	b2f6      	uxtb	r6, r6
 80044fe:	4283      	cmp	r3, r0
 8004500:	4637      	mov	r7, r6
 8004502:	dc05      	bgt.n	8004510 <__swbuf_r+0x4e>
 8004504:	4621      	mov	r1, r4
 8004506:	4628      	mov	r0, r5
 8004508:	f000 fd38 	bl	8004f7c <_fflush_r>
 800450c:	2800      	cmp	r0, #0
 800450e:	d1ed      	bne.n	80044ec <__swbuf_r+0x2a>
 8004510:	68a3      	ldr	r3, [r4, #8]
 8004512:	3b01      	subs	r3, #1
 8004514:	60a3      	str	r3, [r4, #8]
 8004516:	6823      	ldr	r3, [r4, #0]
 8004518:	1c5a      	adds	r2, r3, #1
 800451a:	6022      	str	r2, [r4, #0]
 800451c:	701e      	strb	r6, [r3, #0]
 800451e:	6962      	ldr	r2, [r4, #20]
 8004520:	1c43      	adds	r3, r0, #1
 8004522:	429a      	cmp	r2, r3
 8004524:	d004      	beq.n	8004530 <__swbuf_r+0x6e>
 8004526:	89a3      	ldrh	r3, [r4, #12]
 8004528:	07db      	lsls	r3, r3, #31
 800452a:	d5e1      	bpl.n	80044f0 <__swbuf_r+0x2e>
 800452c:	2e0a      	cmp	r6, #10
 800452e:	d1df      	bne.n	80044f0 <__swbuf_r+0x2e>
 8004530:	4621      	mov	r1, r4
 8004532:	4628      	mov	r0, r5
 8004534:	f000 fd22 	bl	8004f7c <_fflush_r>
 8004538:	2800      	cmp	r0, #0
 800453a:	d0d9      	beq.n	80044f0 <__swbuf_r+0x2e>
 800453c:	e7d6      	b.n	80044ec <__swbuf_r+0x2a>
	...

08004540 <__swsetup_r>:
 8004540:	b538      	push	{r3, r4, r5, lr}
 8004542:	4b29      	ldr	r3, [pc, #164]	@ (80045e8 <__swsetup_r+0xa8>)
 8004544:	4605      	mov	r5, r0
 8004546:	6818      	ldr	r0, [r3, #0]
 8004548:	460c      	mov	r4, r1
 800454a:	b118      	cbz	r0, 8004554 <__swsetup_r+0x14>
 800454c:	6a03      	ldr	r3, [r0, #32]
 800454e:	b90b      	cbnz	r3, 8004554 <__swsetup_r+0x14>
 8004550:	f7ff fec6 	bl	80042e0 <__sinit>
 8004554:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004558:	0719      	lsls	r1, r3, #28
 800455a:	d422      	bmi.n	80045a2 <__swsetup_r+0x62>
 800455c:	06da      	lsls	r2, r3, #27
 800455e:	d407      	bmi.n	8004570 <__swsetup_r+0x30>
 8004560:	2209      	movs	r2, #9
 8004562:	602a      	str	r2, [r5, #0]
 8004564:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004568:	81a3      	strh	r3, [r4, #12]
 800456a:	f04f 30ff 	mov.w	r0, #4294967295
 800456e:	e033      	b.n	80045d8 <__swsetup_r+0x98>
 8004570:	0758      	lsls	r0, r3, #29
 8004572:	d512      	bpl.n	800459a <__swsetup_r+0x5a>
 8004574:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004576:	b141      	cbz	r1, 800458a <__swsetup_r+0x4a>
 8004578:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800457c:	4299      	cmp	r1, r3
 800457e:	d002      	beq.n	8004586 <__swsetup_r+0x46>
 8004580:	4628      	mov	r0, r5
 8004582:	f000 f8af 	bl	80046e4 <_free_r>
 8004586:	2300      	movs	r3, #0
 8004588:	6363      	str	r3, [r4, #52]	@ 0x34
 800458a:	89a3      	ldrh	r3, [r4, #12]
 800458c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004590:	81a3      	strh	r3, [r4, #12]
 8004592:	2300      	movs	r3, #0
 8004594:	6063      	str	r3, [r4, #4]
 8004596:	6923      	ldr	r3, [r4, #16]
 8004598:	6023      	str	r3, [r4, #0]
 800459a:	89a3      	ldrh	r3, [r4, #12]
 800459c:	f043 0308 	orr.w	r3, r3, #8
 80045a0:	81a3      	strh	r3, [r4, #12]
 80045a2:	6923      	ldr	r3, [r4, #16]
 80045a4:	b94b      	cbnz	r3, 80045ba <__swsetup_r+0x7a>
 80045a6:	89a3      	ldrh	r3, [r4, #12]
 80045a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80045ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045b0:	d003      	beq.n	80045ba <__swsetup_r+0x7a>
 80045b2:	4621      	mov	r1, r4
 80045b4:	4628      	mov	r0, r5
 80045b6:	f000 fd2f 	bl	8005018 <__smakebuf_r>
 80045ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045be:	f013 0201 	ands.w	r2, r3, #1
 80045c2:	d00a      	beq.n	80045da <__swsetup_r+0x9a>
 80045c4:	2200      	movs	r2, #0
 80045c6:	60a2      	str	r2, [r4, #8]
 80045c8:	6962      	ldr	r2, [r4, #20]
 80045ca:	4252      	negs	r2, r2
 80045cc:	61a2      	str	r2, [r4, #24]
 80045ce:	6922      	ldr	r2, [r4, #16]
 80045d0:	b942      	cbnz	r2, 80045e4 <__swsetup_r+0xa4>
 80045d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80045d6:	d1c5      	bne.n	8004564 <__swsetup_r+0x24>
 80045d8:	bd38      	pop	{r3, r4, r5, pc}
 80045da:	0799      	lsls	r1, r3, #30
 80045dc:	bf58      	it	pl
 80045de:	6962      	ldrpl	r2, [r4, #20]
 80045e0:	60a2      	str	r2, [r4, #8]
 80045e2:	e7f4      	b.n	80045ce <__swsetup_r+0x8e>
 80045e4:	2000      	movs	r0, #0
 80045e6:	e7f7      	b.n	80045d8 <__swsetup_r+0x98>
 80045e8:	20000024 	.word	0x20000024

080045ec <memset>:
 80045ec:	4402      	add	r2, r0
 80045ee:	4603      	mov	r3, r0
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d100      	bne.n	80045f6 <memset+0xa>
 80045f4:	4770      	bx	lr
 80045f6:	f803 1b01 	strb.w	r1, [r3], #1
 80045fa:	e7f9      	b.n	80045f0 <memset+0x4>

080045fc <_close_r>:
 80045fc:	b538      	push	{r3, r4, r5, lr}
 80045fe:	4d06      	ldr	r5, [pc, #24]	@ (8004618 <_close_r+0x1c>)
 8004600:	2300      	movs	r3, #0
 8004602:	4604      	mov	r4, r0
 8004604:	4608      	mov	r0, r1
 8004606:	602b      	str	r3, [r5, #0]
 8004608:	f7fc fadd 	bl	8000bc6 <_close>
 800460c:	1c43      	adds	r3, r0, #1
 800460e:	d102      	bne.n	8004616 <_close_r+0x1a>
 8004610:	682b      	ldr	r3, [r5, #0]
 8004612:	b103      	cbz	r3, 8004616 <_close_r+0x1a>
 8004614:	6023      	str	r3, [r4, #0]
 8004616:	bd38      	pop	{r3, r4, r5, pc}
 8004618:	20000324 	.word	0x20000324

0800461c <_lseek_r>:
 800461c:	b538      	push	{r3, r4, r5, lr}
 800461e:	4d07      	ldr	r5, [pc, #28]	@ (800463c <_lseek_r+0x20>)
 8004620:	4604      	mov	r4, r0
 8004622:	4608      	mov	r0, r1
 8004624:	4611      	mov	r1, r2
 8004626:	2200      	movs	r2, #0
 8004628:	602a      	str	r2, [r5, #0]
 800462a:	461a      	mov	r2, r3
 800462c:	f7fc faf2 	bl	8000c14 <_lseek>
 8004630:	1c43      	adds	r3, r0, #1
 8004632:	d102      	bne.n	800463a <_lseek_r+0x1e>
 8004634:	682b      	ldr	r3, [r5, #0]
 8004636:	b103      	cbz	r3, 800463a <_lseek_r+0x1e>
 8004638:	6023      	str	r3, [r4, #0]
 800463a:	bd38      	pop	{r3, r4, r5, pc}
 800463c:	20000324 	.word	0x20000324

08004640 <_read_r>:
 8004640:	b538      	push	{r3, r4, r5, lr}
 8004642:	4d07      	ldr	r5, [pc, #28]	@ (8004660 <_read_r+0x20>)
 8004644:	4604      	mov	r4, r0
 8004646:	4608      	mov	r0, r1
 8004648:	4611      	mov	r1, r2
 800464a:	2200      	movs	r2, #0
 800464c:	602a      	str	r2, [r5, #0]
 800464e:	461a      	mov	r2, r3
 8004650:	f7fc fa80 	bl	8000b54 <_read>
 8004654:	1c43      	adds	r3, r0, #1
 8004656:	d102      	bne.n	800465e <_read_r+0x1e>
 8004658:	682b      	ldr	r3, [r5, #0]
 800465a:	b103      	cbz	r3, 800465e <_read_r+0x1e>
 800465c:	6023      	str	r3, [r4, #0]
 800465e:	bd38      	pop	{r3, r4, r5, pc}
 8004660:	20000324 	.word	0x20000324

08004664 <_write_r>:
 8004664:	b538      	push	{r3, r4, r5, lr}
 8004666:	4d07      	ldr	r5, [pc, #28]	@ (8004684 <_write_r+0x20>)
 8004668:	4604      	mov	r4, r0
 800466a:	4608      	mov	r0, r1
 800466c:	4611      	mov	r1, r2
 800466e:	2200      	movs	r2, #0
 8004670:	602a      	str	r2, [r5, #0]
 8004672:	461a      	mov	r2, r3
 8004674:	f7fc fa8b 	bl	8000b8e <_write>
 8004678:	1c43      	adds	r3, r0, #1
 800467a:	d102      	bne.n	8004682 <_write_r+0x1e>
 800467c:	682b      	ldr	r3, [r5, #0]
 800467e:	b103      	cbz	r3, 8004682 <_write_r+0x1e>
 8004680:	6023      	str	r3, [r4, #0]
 8004682:	bd38      	pop	{r3, r4, r5, pc}
 8004684:	20000324 	.word	0x20000324

08004688 <__errno>:
 8004688:	4b01      	ldr	r3, [pc, #4]	@ (8004690 <__errno+0x8>)
 800468a:	6818      	ldr	r0, [r3, #0]
 800468c:	4770      	bx	lr
 800468e:	bf00      	nop
 8004690:	20000024 	.word	0x20000024

08004694 <__libc_init_array>:
 8004694:	b570      	push	{r4, r5, r6, lr}
 8004696:	4d0d      	ldr	r5, [pc, #52]	@ (80046cc <__libc_init_array+0x38>)
 8004698:	4c0d      	ldr	r4, [pc, #52]	@ (80046d0 <__libc_init_array+0x3c>)
 800469a:	1b64      	subs	r4, r4, r5
 800469c:	10a4      	asrs	r4, r4, #2
 800469e:	2600      	movs	r6, #0
 80046a0:	42a6      	cmp	r6, r4
 80046a2:	d109      	bne.n	80046b8 <__libc_init_array+0x24>
 80046a4:	4d0b      	ldr	r5, [pc, #44]	@ (80046d4 <__libc_init_array+0x40>)
 80046a6:	4c0c      	ldr	r4, [pc, #48]	@ (80046d8 <__libc_init_array+0x44>)
 80046a8:	f000 fd58 	bl	800515c <_init>
 80046ac:	1b64      	subs	r4, r4, r5
 80046ae:	10a4      	asrs	r4, r4, #2
 80046b0:	2600      	movs	r6, #0
 80046b2:	42a6      	cmp	r6, r4
 80046b4:	d105      	bne.n	80046c2 <__libc_init_array+0x2e>
 80046b6:	bd70      	pop	{r4, r5, r6, pc}
 80046b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80046bc:	4798      	blx	r3
 80046be:	3601      	adds	r6, #1
 80046c0:	e7ee      	b.n	80046a0 <__libc_init_array+0xc>
 80046c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80046c6:	4798      	blx	r3
 80046c8:	3601      	adds	r6, #1
 80046ca:	e7f2      	b.n	80046b2 <__libc_init_array+0x1e>
 80046cc:	0800524c 	.word	0x0800524c
 80046d0:	0800524c 	.word	0x0800524c
 80046d4:	0800524c 	.word	0x0800524c
 80046d8:	08005250 	.word	0x08005250

080046dc <__retarget_lock_init_recursive>:
 80046dc:	4770      	bx	lr

080046de <__retarget_lock_acquire_recursive>:
 80046de:	4770      	bx	lr

080046e0 <__retarget_lock_release_recursive>:
 80046e0:	4770      	bx	lr
	...

080046e4 <_free_r>:
 80046e4:	b538      	push	{r3, r4, r5, lr}
 80046e6:	4605      	mov	r5, r0
 80046e8:	2900      	cmp	r1, #0
 80046ea:	d041      	beq.n	8004770 <_free_r+0x8c>
 80046ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80046f0:	1f0c      	subs	r4, r1, #4
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	bfb8      	it	lt
 80046f6:	18e4      	addlt	r4, r4, r3
 80046f8:	f000 f8e0 	bl	80048bc <__malloc_lock>
 80046fc:	4a1d      	ldr	r2, [pc, #116]	@ (8004774 <_free_r+0x90>)
 80046fe:	6813      	ldr	r3, [r2, #0]
 8004700:	b933      	cbnz	r3, 8004710 <_free_r+0x2c>
 8004702:	6063      	str	r3, [r4, #4]
 8004704:	6014      	str	r4, [r2, #0]
 8004706:	4628      	mov	r0, r5
 8004708:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800470c:	f000 b8dc 	b.w	80048c8 <__malloc_unlock>
 8004710:	42a3      	cmp	r3, r4
 8004712:	d908      	bls.n	8004726 <_free_r+0x42>
 8004714:	6820      	ldr	r0, [r4, #0]
 8004716:	1821      	adds	r1, r4, r0
 8004718:	428b      	cmp	r3, r1
 800471a:	bf01      	itttt	eq
 800471c:	6819      	ldreq	r1, [r3, #0]
 800471e:	685b      	ldreq	r3, [r3, #4]
 8004720:	1809      	addeq	r1, r1, r0
 8004722:	6021      	streq	r1, [r4, #0]
 8004724:	e7ed      	b.n	8004702 <_free_r+0x1e>
 8004726:	461a      	mov	r2, r3
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	b10b      	cbz	r3, 8004730 <_free_r+0x4c>
 800472c:	42a3      	cmp	r3, r4
 800472e:	d9fa      	bls.n	8004726 <_free_r+0x42>
 8004730:	6811      	ldr	r1, [r2, #0]
 8004732:	1850      	adds	r0, r2, r1
 8004734:	42a0      	cmp	r0, r4
 8004736:	d10b      	bne.n	8004750 <_free_r+0x6c>
 8004738:	6820      	ldr	r0, [r4, #0]
 800473a:	4401      	add	r1, r0
 800473c:	1850      	adds	r0, r2, r1
 800473e:	4283      	cmp	r3, r0
 8004740:	6011      	str	r1, [r2, #0]
 8004742:	d1e0      	bne.n	8004706 <_free_r+0x22>
 8004744:	6818      	ldr	r0, [r3, #0]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	6053      	str	r3, [r2, #4]
 800474a:	4408      	add	r0, r1
 800474c:	6010      	str	r0, [r2, #0]
 800474e:	e7da      	b.n	8004706 <_free_r+0x22>
 8004750:	d902      	bls.n	8004758 <_free_r+0x74>
 8004752:	230c      	movs	r3, #12
 8004754:	602b      	str	r3, [r5, #0]
 8004756:	e7d6      	b.n	8004706 <_free_r+0x22>
 8004758:	6820      	ldr	r0, [r4, #0]
 800475a:	1821      	adds	r1, r4, r0
 800475c:	428b      	cmp	r3, r1
 800475e:	bf04      	itt	eq
 8004760:	6819      	ldreq	r1, [r3, #0]
 8004762:	685b      	ldreq	r3, [r3, #4]
 8004764:	6063      	str	r3, [r4, #4]
 8004766:	bf04      	itt	eq
 8004768:	1809      	addeq	r1, r1, r0
 800476a:	6021      	streq	r1, [r4, #0]
 800476c:	6054      	str	r4, [r2, #4]
 800476e:	e7ca      	b.n	8004706 <_free_r+0x22>
 8004770:	bd38      	pop	{r3, r4, r5, pc}
 8004772:	bf00      	nop
 8004774:	20000330 	.word	0x20000330

08004778 <sbrk_aligned>:
 8004778:	b570      	push	{r4, r5, r6, lr}
 800477a:	4e0f      	ldr	r6, [pc, #60]	@ (80047b8 <sbrk_aligned+0x40>)
 800477c:	460c      	mov	r4, r1
 800477e:	6831      	ldr	r1, [r6, #0]
 8004780:	4605      	mov	r5, r0
 8004782:	b911      	cbnz	r1, 800478a <sbrk_aligned+0x12>
 8004784:	f000 fcda 	bl	800513c <_sbrk_r>
 8004788:	6030      	str	r0, [r6, #0]
 800478a:	4621      	mov	r1, r4
 800478c:	4628      	mov	r0, r5
 800478e:	f000 fcd5 	bl	800513c <_sbrk_r>
 8004792:	1c43      	adds	r3, r0, #1
 8004794:	d103      	bne.n	800479e <sbrk_aligned+0x26>
 8004796:	f04f 34ff 	mov.w	r4, #4294967295
 800479a:	4620      	mov	r0, r4
 800479c:	bd70      	pop	{r4, r5, r6, pc}
 800479e:	1cc4      	adds	r4, r0, #3
 80047a0:	f024 0403 	bic.w	r4, r4, #3
 80047a4:	42a0      	cmp	r0, r4
 80047a6:	d0f8      	beq.n	800479a <sbrk_aligned+0x22>
 80047a8:	1a21      	subs	r1, r4, r0
 80047aa:	4628      	mov	r0, r5
 80047ac:	f000 fcc6 	bl	800513c <_sbrk_r>
 80047b0:	3001      	adds	r0, #1
 80047b2:	d1f2      	bne.n	800479a <sbrk_aligned+0x22>
 80047b4:	e7ef      	b.n	8004796 <sbrk_aligned+0x1e>
 80047b6:	bf00      	nop
 80047b8:	2000032c 	.word	0x2000032c

080047bc <_malloc_r>:
 80047bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047c0:	1ccd      	adds	r5, r1, #3
 80047c2:	f025 0503 	bic.w	r5, r5, #3
 80047c6:	3508      	adds	r5, #8
 80047c8:	2d0c      	cmp	r5, #12
 80047ca:	bf38      	it	cc
 80047cc:	250c      	movcc	r5, #12
 80047ce:	2d00      	cmp	r5, #0
 80047d0:	4606      	mov	r6, r0
 80047d2:	db01      	blt.n	80047d8 <_malloc_r+0x1c>
 80047d4:	42a9      	cmp	r1, r5
 80047d6:	d904      	bls.n	80047e2 <_malloc_r+0x26>
 80047d8:	230c      	movs	r3, #12
 80047da:	6033      	str	r3, [r6, #0]
 80047dc:	2000      	movs	r0, #0
 80047de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80048b8 <_malloc_r+0xfc>
 80047e6:	f000 f869 	bl	80048bc <__malloc_lock>
 80047ea:	f8d8 3000 	ldr.w	r3, [r8]
 80047ee:	461c      	mov	r4, r3
 80047f0:	bb44      	cbnz	r4, 8004844 <_malloc_r+0x88>
 80047f2:	4629      	mov	r1, r5
 80047f4:	4630      	mov	r0, r6
 80047f6:	f7ff ffbf 	bl	8004778 <sbrk_aligned>
 80047fa:	1c43      	adds	r3, r0, #1
 80047fc:	4604      	mov	r4, r0
 80047fe:	d158      	bne.n	80048b2 <_malloc_r+0xf6>
 8004800:	f8d8 4000 	ldr.w	r4, [r8]
 8004804:	4627      	mov	r7, r4
 8004806:	2f00      	cmp	r7, #0
 8004808:	d143      	bne.n	8004892 <_malloc_r+0xd6>
 800480a:	2c00      	cmp	r4, #0
 800480c:	d04b      	beq.n	80048a6 <_malloc_r+0xea>
 800480e:	6823      	ldr	r3, [r4, #0]
 8004810:	4639      	mov	r1, r7
 8004812:	4630      	mov	r0, r6
 8004814:	eb04 0903 	add.w	r9, r4, r3
 8004818:	f000 fc90 	bl	800513c <_sbrk_r>
 800481c:	4581      	cmp	r9, r0
 800481e:	d142      	bne.n	80048a6 <_malloc_r+0xea>
 8004820:	6821      	ldr	r1, [r4, #0]
 8004822:	1a6d      	subs	r5, r5, r1
 8004824:	4629      	mov	r1, r5
 8004826:	4630      	mov	r0, r6
 8004828:	f7ff ffa6 	bl	8004778 <sbrk_aligned>
 800482c:	3001      	adds	r0, #1
 800482e:	d03a      	beq.n	80048a6 <_malloc_r+0xea>
 8004830:	6823      	ldr	r3, [r4, #0]
 8004832:	442b      	add	r3, r5
 8004834:	6023      	str	r3, [r4, #0]
 8004836:	f8d8 3000 	ldr.w	r3, [r8]
 800483a:	685a      	ldr	r2, [r3, #4]
 800483c:	bb62      	cbnz	r2, 8004898 <_malloc_r+0xdc>
 800483e:	f8c8 7000 	str.w	r7, [r8]
 8004842:	e00f      	b.n	8004864 <_malloc_r+0xa8>
 8004844:	6822      	ldr	r2, [r4, #0]
 8004846:	1b52      	subs	r2, r2, r5
 8004848:	d420      	bmi.n	800488c <_malloc_r+0xd0>
 800484a:	2a0b      	cmp	r2, #11
 800484c:	d917      	bls.n	800487e <_malloc_r+0xc2>
 800484e:	1961      	adds	r1, r4, r5
 8004850:	42a3      	cmp	r3, r4
 8004852:	6025      	str	r5, [r4, #0]
 8004854:	bf18      	it	ne
 8004856:	6059      	strne	r1, [r3, #4]
 8004858:	6863      	ldr	r3, [r4, #4]
 800485a:	bf08      	it	eq
 800485c:	f8c8 1000 	streq.w	r1, [r8]
 8004860:	5162      	str	r2, [r4, r5]
 8004862:	604b      	str	r3, [r1, #4]
 8004864:	4630      	mov	r0, r6
 8004866:	f000 f82f 	bl	80048c8 <__malloc_unlock>
 800486a:	f104 000b 	add.w	r0, r4, #11
 800486e:	1d23      	adds	r3, r4, #4
 8004870:	f020 0007 	bic.w	r0, r0, #7
 8004874:	1ac2      	subs	r2, r0, r3
 8004876:	bf1c      	itt	ne
 8004878:	1a1b      	subne	r3, r3, r0
 800487a:	50a3      	strne	r3, [r4, r2]
 800487c:	e7af      	b.n	80047de <_malloc_r+0x22>
 800487e:	6862      	ldr	r2, [r4, #4]
 8004880:	42a3      	cmp	r3, r4
 8004882:	bf0c      	ite	eq
 8004884:	f8c8 2000 	streq.w	r2, [r8]
 8004888:	605a      	strne	r2, [r3, #4]
 800488a:	e7eb      	b.n	8004864 <_malloc_r+0xa8>
 800488c:	4623      	mov	r3, r4
 800488e:	6864      	ldr	r4, [r4, #4]
 8004890:	e7ae      	b.n	80047f0 <_malloc_r+0x34>
 8004892:	463c      	mov	r4, r7
 8004894:	687f      	ldr	r7, [r7, #4]
 8004896:	e7b6      	b.n	8004806 <_malloc_r+0x4a>
 8004898:	461a      	mov	r2, r3
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	42a3      	cmp	r3, r4
 800489e:	d1fb      	bne.n	8004898 <_malloc_r+0xdc>
 80048a0:	2300      	movs	r3, #0
 80048a2:	6053      	str	r3, [r2, #4]
 80048a4:	e7de      	b.n	8004864 <_malloc_r+0xa8>
 80048a6:	230c      	movs	r3, #12
 80048a8:	6033      	str	r3, [r6, #0]
 80048aa:	4630      	mov	r0, r6
 80048ac:	f000 f80c 	bl	80048c8 <__malloc_unlock>
 80048b0:	e794      	b.n	80047dc <_malloc_r+0x20>
 80048b2:	6005      	str	r5, [r0, #0]
 80048b4:	e7d6      	b.n	8004864 <_malloc_r+0xa8>
 80048b6:	bf00      	nop
 80048b8:	20000330 	.word	0x20000330

080048bc <__malloc_lock>:
 80048bc:	4801      	ldr	r0, [pc, #4]	@ (80048c4 <__malloc_lock+0x8>)
 80048be:	f7ff bf0e 	b.w	80046de <__retarget_lock_acquire_recursive>
 80048c2:	bf00      	nop
 80048c4:	20000328 	.word	0x20000328

080048c8 <__malloc_unlock>:
 80048c8:	4801      	ldr	r0, [pc, #4]	@ (80048d0 <__malloc_unlock+0x8>)
 80048ca:	f7ff bf09 	b.w	80046e0 <__retarget_lock_release_recursive>
 80048ce:	bf00      	nop
 80048d0:	20000328 	.word	0x20000328

080048d4 <__sfputc_r>:
 80048d4:	6893      	ldr	r3, [r2, #8]
 80048d6:	3b01      	subs	r3, #1
 80048d8:	2b00      	cmp	r3, #0
 80048da:	b410      	push	{r4}
 80048dc:	6093      	str	r3, [r2, #8]
 80048de:	da08      	bge.n	80048f2 <__sfputc_r+0x1e>
 80048e0:	6994      	ldr	r4, [r2, #24]
 80048e2:	42a3      	cmp	r3, r4
 80048e4:	db01      	blt.n	80048ea <__sfputc_r+0x16>
 80048e6:	290a      	cmp	r1, #10
 80048e8:	d103      	bne.n	80048f2 <__sfputc_r+0x1e>
 80048ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80048ee:	f7ff bde8 	b.w	80044c2 <__swbuf_r>
 80048f2:	6813      	ldr	r3, [r2, #0]
 80048f4:	1c58      	adds	r0, r3, #1
 80048f6:	6010      	str	r0, [r2, #0]
 80048f8:	7019      	strb	r1, [r3, #0]
 80048fa:	4608      	mov	r0, r1
 80048fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004900:	4770      	bx	lr

08004902 <__sfputs_r>:
 8004902:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004904:	4606      	mov	r6, r0
 8004906:	460f      	mov	r7, r1
 8004908:	4614      	mov	r4, r2
 800490a:	18d5      	adds	r5, r2, r3
 800490c:	42ac      	cmp	r4, r5
 800490e:	d101      	bne.n	8004914 <__sfputs_r+0x12>
 8004910:	2000      	movs	r0, #0
 8004912:	e007      	b.n	8004924 <__sfputs_r+0x22>
 8004914:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004918:	463a      	mov	r2, r7
 800491a:	4630      	mov	r0, r6
 800491c:	f7ff ffda 	bl	80048d4 <__sfputc_r>
 8004920:	1c43      	adds	r3, r0, #1
 8004922:	d1f3      	bne.n	800490c <__sfputs_r+0xa>
 8004924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004928 <_vfiprintf_r>:
 8004928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800492c:	460d      	mov	r5, r1
 800492e:	b09d      	sub	sp, #116	@ 0x74
 8004930:	4614      	mov	r4, r2
 8004932:	4698      	mov	r8, r3
 8004934:	4606      	mov	r6, r0
 8004936:	b118      	cbz	r0, 8004940 <_vfiprintf_r+0x18>
 8004938:	6a03      	ldr	r3, [r0, #32]
 800493a:	b90b      	cbnz	r3, 8004940 <_vfiprintf_r+0x18>
 800493c:	f7ff fcd0 	bl	80042e0 <__sinit>
 8004940:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004942:	07d9      	lsls	r1, r3, #31
 8004944:	d405      	bmi.n	8004952 <_vfiprintf_r+0x2a>
 8004946:	89ab      	ldrh	r3, [r5, #12]
 8004948:	059a      	lsls	r2, r3, #22
 800494a:	d402      	bmi.n	8004952 <_vfiprintf_r+0x2a>
 800494c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800494e:	f7ff fec6 	bl	80046de <__retarget_lock_acquire_recursive>
 8004952:	89ab      	ldrh	r3, [r5, #12]
 8004954:	071b      	lsls	r3, r3, #28
 8004956:	d501      	bpl.n	800495c <_vfiprintf_r+0x34>
 8004958:	692b      	ldr	r3, [r5, #16]
 800495a:	b99b      	cbnz	r3, 8004984 <_vfiprintf_r+0x5c>
 800495c:	4629      	mov	r1, r5
 800495e:	4630      	mov	r0, r6
 8004960:	f7ff fdee 	bl	8004540 <__swsetup_r>
 8004964:	b170      	cbz	r0, 8004984 <_vfiprintf_r+0x5c>
 8004966:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004968:	07dc      	lsls	r4, r3, #31
 800496a:	d504      	bpl.n	8004976 <_vfiprintf_r+0x4e>
 800496c:	f04f 30ff 	mov.w	r0, #4294967295
 8004970:	b01d      	add	sp, #116	@ 0x74
 8004972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004976:	89ab      	ldrh	r3, [r5, #12]
 8004978:	0598      	lsls	r0, r3, #22
 800497a:	d4f7      	bmi.n	800496c <_vfiprintf_r+0x44>
 800497c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800497e:	f7ff feaf 	bl	80046e0 <__retarget_lock_release_recursive>
 8004982:	e7f3      	b.n	800496c <_vfiprintf_r+0x44>
 8004984:	2300      	movs	r3, #0
 8004986:	9309      	str	r3, [sp, #36]	@ 0x24
 8004988:	2320      	movs	r3, #32
 800498a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800498e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004992:	2330      	movs	r3, #48	@ 0x30
 8004994:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004b44 <_vfiprintf_r+0x21c>
 8004998:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800499c:	f04f 0901 	mov.w	r9, #1
 80049a0:	4623      	mov	r3, r4
 80049a2:	469a      	mov	sl, r3
 80049a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80049a8:	b10a      	cbz	r2, 80049ae <_vfiprintf_r+0x86>
 80049aa:	2a25      	cmp	r2, #37	@ 0x25
 80049ac:	d1f9      	bne.n	80049a2 <_vfiprintf_r+0x7a>
 80049ae:	ebba 0b04 	subs.w	fp, sl, r4
 80049b2:	d00b      	beq.n	80049cc <_vfiprintf_r+0xa4>
 80049b4:	465b      	mov	r3, fp
 80049b6:	4622      	mov	r2, r4
 80049b8:	4629      	mov	r1, r5
 80049ba:	4630      	mov	r0, r6
 80049bc:	f7ff ffa1 	bl	8004902 <__sfputs_r>
 80049c0:	3001      	adds	r0, #1
 80049c2:	f000 80a7 	beq.w	8004b14 <_vfiprintf_r+0x1ec>
 80049c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80049c8:	445a      	add	r2, fp
 80049ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80049cc:	f89a 3000 	ldrb.w	r3, [sl]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	f000 809f 	beq.w	8004b14 <_vfiprintf_r+0x1ec>
 80049d6:	2300      	movs	r3, #0
 80049d8:	f04f 32ff 	mov.w	r2, #4294967295
 80049dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80049e0:	f10a 0a01 	add.w	sl, sl, #1
 80049e4:	9304      	str	r3, [sp, #16]
 80049e6:	9307      	str	r3, [sp, #28]
 80049e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80049ec:	931a      	str	r3, [sp, #104]	@ 0x68
 80049ee:	4654      	mov	r4, sl
 80049f0:	2205      	movs	r2, #5
 80049f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049f6:	4853      	ldr	r0, [pc, #332]	@ (8004b44 <_vfiprintf_r+0x21c>)
 80049f8:	f7fb fc12 	bl	8000220 <memchr>
 80049fc:	9a04      	ldr	r2, [sp, #16]
 80049fe:	b9d8      	cbnz	r0, 8004a38 <_vfiprintf_r+0x110>
 8004a00:	06d1      	lsls	r1, r2, #27
 8004a02:	bf44      	itt	mi
 8004a04:	2320      	movmi	r3, #32
 8004a06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004a0a:	0713      	lsls	r3, r2, #28
 8004a0c:	bf44      	itt	mi
 8004a0e:	232b      	movmi	r3, #43	@ 0x2b
 8004a10:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004a14:	f89a 3000 	ldrb.w	r3, [sl]
 8004a18:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a1a:	d015      	beq.n	8004a48 <_vfiprintf_r+0x120>
 8004a1c:	9a07      	ldr	r2, [sp, #28]
 8004a1e:	4654      	mov	r4, sl
 8004a20:	2000      	movs	r0, #0
 8004a22:	f04f 0c0a 	mov.w	ip, #10
 8004a26:	4621      	mov	r1, r4
 8004a28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a2c:	3b30      	subs	r3, #48	@ 0x30
 8004a2e:	2b09      	cmp	r3, #9
 8004a30:	d94b      	bls.n	8004aca <_vfiprintf_r+0x1a2>
 8004a32:	b1b0      	cbz	r0, 8004a62 <_vfiprintf_r+0x13a>
 8004a34:	9207      	str	r2, [sp, #28]
 8004a36:	e014      	b.n	8004a62 <_vfiprintf_r+0x13a>
 8004a38:	eba0 0308 	sub.w	r3, r0, r8
 8004a3c:	fa09 f303 	lsl.w	r3, r9, r3
 8004a40:	4313      	orrs	r3, r2
 8004a42:	9304      	str	r3, [sp, #16]
 8004a44:	46a2      	mov	sl, r4
 8004a46:	e7d2      	b.n	80049ee <_vfiprintf_r+0xc6>
 8004a48:	9b03      	ldr	r3, [sp, #12]
 8004a4a:	1d19      	adds	r1, r3, #4
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	9103      	str	r1, [sp, #12]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	bfbb      	ittet	lt
 8004a54:	425b      	neglt	r3, r3
 8004a56:	f042 0202 	orrlt.w	r2, r2, #2
 8004a5a:	9307      	strge	r3, [sp, #28]
 8004a5c:	9307      	strlt	r3, [sp, #28]
 8004a5e:	bfb8      	it	lt
 8004a60:	9204      	strlt	r2, [sp, #16]
 8004a62:	7823      	ldrb	r3, [r4, #0]
 8004a64:	2b2e      	cmp	r3, #46	@ 0x2e
 8004a66:	d10a      	bne.n	8004a7e <_vfiprintf_r+0x156>
 8004a68:	7863      	ldrb	r3, [r4, #1]
 8004a6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a6c:	d132      	bne.n	8004ad4 <_vfiprintf_r+0x1ac>
 8004a6e:	9b03      	ldr	r3, [sp, #12]
 8004a70:	1d1a      	adds	r2, r3, #4
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	9203      	str	r2, [sp, #12]
 8004a76:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004a7a:	3402      	adds	r4, #2
 8004a7c:	9305      	str	r3, [sp, #20]
 8004a7e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004b54 <_vfiprintf_r+0x22c>
 8004a82:	7821      	ldrb	r1, [r4, #0]
 8004a84:	2203      	movs	r2, #3
 8004a86:	4650      	mov	r0, sl
 8004a88:	f7fb fbca 	bl	8000220 <memchr>
 8004a8c:	b138      	cbz	r0, 8004a9e <_vfiprintf_r+0x176>
 8004a8e:	9b04      	ldr	r3, [sp, #16]
 8004a90:	eba0 000a 	sub.w	r0, r0, sl
 8004a94:	2240      	movs	r2, #64	@ 0x40
 8004a96:	4082      	lsls	r2, r0
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	3401      	adds	r4, #1
 8004a9c:	9304      	str	r3, [sp, #16]
 8004a9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004aa2:	4829      	ldr	r0, [pc, #164]	@ (8004b48 <_vfiprintf_r+0x220>)
 8004aa4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004aa8:	2206      	movs	r2, #6
 8004aaa:	f7fb fbb9 	bl	8000220 <memchr>
 8004aae:	2800      	cmp	r0, #0
 8004ab0:	d03f      	beq.n	8004b32 <_vfiprintf_r+0x20a>
 8004ab2:	4b26      	ldr	r3, [pc, #152]	@ (8004b4c <_vfiprintf_r+0x224>)
 8004ab4:	bb1b      	cbnz	r3, 8004afe <_vfiprintf_r+0x1d6>
 8004ab6:	9b03      	ldr	r3, [sp, #12]
 8004ab8:	3307      	adds	r3, #7
 8004aba:	f023 0307 	bic.w	r3, r3, #7
 8004abe:	3308      	adds	r3, #8
 8004ac0:	9303      	str	r3, [sp, #12]
 8004ac2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ac4:	443b      	add	r3, r7
 8004ac6:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ac8:	e76a      	b.n	80049a0 <_vfiprintf_r+0x78>
 8004aca:	fb0c 3202 	mla	r2, ip, r2, r3
 8004ace:	460c      	mov	r4, r1
 8004ad0:	2001      	movs	r0, #1
 8004ad2:	e7a8      	b.n	8004a26 <_vfiprintf_r+0xfe>
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	3401      	adds	r4, #1
 8004ad8:	9305      	str	r3, [sp, #20]
 8004ada:	4619      	mov	r1, r3
 8004adc:	f04f 0c0a 	mov.w	ip, #10
 8004ae0:	4620      	mov	r0, r4
 8004ae2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ae6:	3a30      	subs	r2, #48	@ 0x30
 8004ae8:	2a09      	cmp	r2, #9
 8004aea:	d903      	bls.n	8004af4 <_vfiprintf_r+0x1cc>
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d0c6      	beq.n	8004a7e <_vfiprintf_r+0x156>
 8004af0:	9105      	str	r1, [sp, #20]
 8004af2:	e7c4      	b.n	8004a7e <_vfiprintf_r+0x156>
 8004af4:	fb0c 2101 	mla	r1, ip, r1, r2
 8004af8:	4604      	mov	r4, r0
 8004afa:	2301      	movs	r3, #1
 8004afc:	e7f0      	b.n	8004ae0 <_vfiprintf_r+0x1b8>
 8004afe:	ab03      	add	r3, sp, #12
 8004b00:	9300      	str	r3, [sp, #0]
 8004b02:	462a      	mov	r2, r5
 8004b04:	4b12      	ldr	r3, [pc, #72]	@ (8004b50 <_vfiprintf_r+0x228>)
 8004b06:	a904      	add	r1, sp, #16
 8004b08:	4630      	mov	r0, r6
 8004b0a:	f3af 8000 	nop.w
 8004b0e:	4607      	mov	r7, r0
 8004b10:	1c78      	adds	r0, r7, #1
 8004b12:	d1d6      	bne.n	8004ac2 <_vfiprintf_r+0x19a>
 8004b14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004b16:	07d9      	lsls	r1, r3, #31
 8004b18:	d405      	bmi.n	8004b26 <_vfiprintf_r+0x1fe>
 8004b1a:	89ab      	ldrh	r3, [r5, #12]
 8004b1c:	059a      	lsls	r2, r3, #22
 8004b1e:	d402      	bmi.n	8004b26 <_vfiprintf_r+0x1fe>
 8004b20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004b22:	f7ff fddd 	bl	80046e0 <__retarget_lock_release_recursive>
 8004b26:	89ab      	ldrh	r3, [r5, #12]
 8004b28:	065b      	lsls	r3, r3, #25
 8004b2a:	f53f af1f 	bmi.w	800496c <_vfiprintf_r+0x44>
 8004b2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004b30:	e71e      	b.n	8004970 <_vfiprintf_r+0x48>
 8004b32:	ab03      	add	r3, sp, #12
 8004b34:	9300      	str	r3, [sp, #0]
 8004b36:	462a      	mov	r2, r5
 8004b38:	4b05      	ldr	r3, [pc, #20]	@ (8004b50 <_vfiprintf_r+0x228>)
 8004b3a:	a904      	add	r1, sp, #16
 8004b3c:	4630      	mov	r0, r6
 8004b3e:	f000 f879 	bl	8004c34 <_printf_i>
 8004b42:	e7e4      	b.n	8004b0e <_vfiprintf_r+0x1e6>
 8004b44:	08005210 	.word	0x08005210
 8004b48:	0800521a 	.word	0x0800521a
 8004b4c:	00000000 	.word	0x00000000
 8004b50:	08004903 	.word	0x08004903
 8004b54:	08005216 	.word	0x08005216

08004b58 <_printf_common>:
 8004b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b5c:	4616      	mov	r6, r2
 8004b5e:	4698      	mov	r8, r3
 8004b60:	688a      	ldr	r2, [r1, #8]
 8004b62:	690b      	ldr	r3, [r1, #16]
 8004b64:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	bfb8      	it	lt
 8004b6c:	4613      	movlt	r3, r2
 8004b6e:	6033      	str	r3, [r6, #0]
 8004b70:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004b74:	4607      	mov	r7, r0
 8004b76:	460c      	mov	r4, r1
 8004b78:	b10a      	cbz	r2, 8004b7e <_printf_common+0x26>
 8004b7a:	3301      	adds	r3, #1
 8004b7c:	6033      	str	r3, [r6, #0]
 8004b7e:	6823      	ldr	r3, [r4, #0]
 8004b80:	0699      	lsls	r1, r3, #26
 8004b82:	bf42      	ittt	mi
 8004b84:	6833      	ldrmi	r3, [r6, #0]
 8004b86:	3302      	addmi	r3, #2
 8004b88:	6033      	strmi	r3, [r6, #0]
 8004b8a:	6825      	ldr	r5, [r4, #0]
 8004b8c:	f015 0506 	ands.w	r5, r5, #6
 8004b90:	d106      	bne.n	8004ba0 <_printf_common+0x48>
 8004b92:	f104 0a19 	add.w	sl, r4, #25
 8004b96:	68e3      	ldr	r3, [r4, #12]
 8004b98:	6832      	ldr	r2, [r6, #0]
 8004b9a:	1a9b      	subs	r3, r3, r2
 8004b9c:	42ab      	cmp	r3, r5
 8004b9e:	dc26      	bgt.n	8004bee <_printf_common+0x96>
 8004ba0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004ba4:	6822      	ldr	r2, [r4, #0]
 8004ba6:	3b00      	subs	r3, #0
 8004ba8:	bf18      	it	ne
 8004baa:	2301      	movne	r3, #1
 8004bac:	0692      	lsls	r2, r2, #26
 8004bae:	d42b      	bmi.n	8004c08 <_printf_common+0xb0>
 8004bb0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004bb4:	4641      	mov	r1, r8
 8004bb6:	4638      	mov	r0, r7
 8004bb8:	47c8      	blx	r9
 8004bba:	3001      	adds	r0, #1
 8004bbc:	d01e      	beq.n	8004bfc <_printf_common+0xa4>
 8004bbe:	6823      	ldr	r3, [r4, #0]
 8004bc0:	6922      	ldr	r2, [r4, #16]
 8004bc2:	f003 0306 	and.w	r3, r3, #6
 8004bc6:	2b04      	cmp	r3, #4
 8004bc8:	bf02      	ittt	eq
 8004bca:	68e5      	ldreq	r5, [r4, #12]
 8004bcc:	6833      	ldreq	r3, [r6, #0]
 8004bce:	1aed      	subeq	r5, r5, r3
 8004bd0:	68a3      	ldr	r3, [r4, #8]
 8004bd2:	bf0c      	ite	eq
 8004bd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004bd8:	2500      	movne	r5, #0
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	bfc4      	itt	gt
 8004bde:	1a9b      	subgt	r3, r3, r2
 8004be0:	18ed      	addgt	r5, r5, r3
 8004be2:	2600      	movs	r6, #0
 8004be4:	341a      	adds	r4, #26
 8004be6:	42b5      	cmp	r5, r6
 8004be8:	d11a      	bne.n	8004c20 <_printf_common+0xc8>
 8004bea:	2000      	movs	r0, #0
 8004bec:	e008      	b.n	8004c00 <_printf_common+0xa8>
 8004bee:	2301      	movs	r3, #1
 8004bf0:	4652      	mov	r2, sl
 8004bf2:	4641      	mov	r1, r8
 8004bf4:	4638      	mov	r0, r7
 8004bf6:	47c8      	blx	r9
 8004bf8:	3001      	adds	r0, #1
 8004bfa:	d103      	bne.n	8004c04 <_printf_common+0xac>
 8004bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8004c00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c04:	3501      	adds	r5, #1
 8004c06:	e7c6      	b.n	8004b96 <_printf_common+0x3e>
 8004c08:	18e1      	adds	r1, r4, r3
 8004c0a:	1c5a      	adds	r2, r3, #1
 8004c0c:	2030      	movs	r0, #48	@ 0x30
 8004c0e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004c12:	4422      	add	r2, r4
 8004c14:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004c18:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004c1c:	3302      	adds	r3, #2
 8004c1e:	e7c7      	b.n	8004bb0 <_printf_common+0x58>
 8004c20:	2301      	movs	r3, #1
 8004c22:	4622      	mov	r2, r4
 8004c24:	4641      	mov	r1, r8
 8004c26:	4638      	mov	r0, r7
 8004c28:	47c8      	blx	r9
 8004c2a:	3001      	adds	r0, #1
 8004c2c:	d0e6      	beq.n	8004bfc <_printf_common+0xa4>
 8004c2e:	3601      	adds	r6, #1
 8004c30:	e7d9      	b.n	8004be6 <_printf_common+0x8e>
	...

08004c34 <_printf_i>:
 8004c34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c38:	7e0f      	ldrb	r7, [r1, #24]
 8004c3a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004c3c:	2f78      	cmp	r7, #120	@ 0x78
 8004c3e:	4691      	mov	r9, r2
 8004c40:	4680      	mov	r8, r0
 8004c42:	460c      	mov	r4, r1
 8004c44:	469a      	mov	sl, r3
 8004c46:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004c4a:	d807      	bhi.n	8004c5c <_printf_i+0x28>
 8004c4c:	2f62      	cmp	r7, #98	@ 0x62
 8004c4e:	d80a      	bhi.n	8004c66 <_printf_i+0x32>
 8004c50:	2f00      	cmp	r7, #0
 8004c52:	f000 80d2 	beq.w	8004dfa <_printf_i+0x1c6>
 8004c56:	2f58      	cmp	r7, #88	@ 0x58
 8004c58:	f000 80b9 	beq.w	8004dce <_printf_i+0x19a>
 8004c5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004c60:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004c64:	e03a      	b.n	8004cdc <_printf_i+0xa8>
 8004c66:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004c6a:	2b15      	cmp	r3, #21
 8004c6c:	d8f6      	bhi.n	8004c5c <_printf_i+0x28>
 8004c6e:	a101      	add	r1, pc, #4	@ (adr r1, 8004c74 <_printf_i+0x40>)
 8004c70:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c74:	08004ccd 	.word	0x08004ccd
 8004c78:	08004ce1 	.word	0x08004ce1
 8004c7c:	08004c5d 	.word	0x08004c5d
 8004c80:	08004c5d 	.word	0x08004c5d
 8004c84:	08004c5d 	.word	0x08004c5d
 8004c88:	08004c5d 	.word	0x08004c5d
 8004c8c:	08004ce1 	.word	0x08004ce1
 8004c90:	08004c5d 	.word	0x08004c5d
 8004c94:	08004c5d 	.word	0x08004c5d
 8004c98:	08004c5d 	.word	0x08004c5d
 8004c9c:	08004c5d 	.word	0x08004c5d
 8004ca0:	08004de1 	.word	0x08004de1
 8004ca4:	08004d0b 	.word	0x08004d0b
 8004ca8:	08004d9b 	.word	0x08004d9b
 8004cac:	08004c5d 	.word	0x08004c5d
 8004cb0:	08004c5d 	.word	0x08004c5d
 8004cb4:	08004e03 	.word	0x08004e03
 8004cb8:	08004c5d 	.word	0x08004c5d
 8004cbc:	08004d0b 	.word	0x08004d0b
 8004cc0:	08004c5d 	.word	0x08004c5d
 8004cc4:	08004c5d 	.word	0x08004c5d
 8004cc8:	08004da3 	.word	0x08004da3
 8004ccc:	6833      	ldr	r3, [r6, #0]
 8004cce:	1d1a      	adds	r2, r3, #4
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	6032      	str	r2, [r6, #0]
 8004cd4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004cd8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004cdc:	2301      	movs	r3, #1
 8004cde:	e09d      	b.n	8004e1c <_printf_i+0x1e8>
 8004ce0:	6833      	ldr	r3, [r6, #0]
 8004ce2:	6820      	ldr	r0, [r4, #0]
 8004ce4:	1d19      	adds	r1, r3, #4
 8004ce6:	6031      	str	r1, [r6, #0]
 8004ce8:	0606      	lsls	r6, r0, #24
 8004cea:	d501      	bpl.n	8004cf0 <_printf_i+0xbc>
 8004cec:	681d      	ldr	r5, [r3, #0]
 8004cee:	e003      	b.n	8004cf8 <_printf_i+0xc4>
 8004cf0:	0645      	lsls	r5, r0, #25
 8004cf2:	d5fb      	bpl.n	8004cec <_printf_i+0xb8>
 8004cf4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004cf8:	2d00      	cmp	r5, #0
 8004cfa:	da03      	bge.n	8004d04 <_printf_i+0xd0>
 8004cfc:	232d      	movs	r3, #45	@ 0x2d
 8004cfe:	426d      	negs	r5, r5
 8004d00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d04:	4859      	ldr	r0, [pc, #356]	@ (8004e6c <_printf_i+0x238>)
 8004d06:	230a      	movs	r3, #10
 8004d08:	e011      	b.n	8004d2e <_printf_i+0xfa>
 8004d0a:	6821      	ldr	r1, [r4, #0]
 8004d0c:	6833      	ldr	r3, [r6, #0]
 8004d0e:	0608      	lsls	r0, r1, #24
 8004d10:	f853 5b04 	ldr.w	r5, [r3], #4
 8004d14:	d402      	bmi.n	8004d1c <_printf_i+0xe8>
 8004d16:	0649      	lsls	r1, r1, #25
 8004d18:	bf48      	it	mi
 8004d1a:	b2ad      	uxthmi	r5, r5
 8004d1c:	2f6f      	cmp	r7, #111	@ 0x6f
 8004d1e:	4853      	ldr	r0, [pc, #332]	@ (8004e6c <_printf_i+0x238>)
 8004d20:	6033      	str	r3, [r6, #0]
 8004d22:	bf14      	ite	ne
 8004d24:	230a      	movne	r3, #10
 8004d26:	2308      	moveq	r3, #8
 8004d28:	2100      	movs	r1, #0
 8004d2a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004d2e:	6866      	ldr	r6, [r4, #4]
 8004d30:	60a6      	str	r6, [r4, #8]
 8004d32:	2e00      	cmp	r6, #0
 8004d34:	bfa2      	ittt	ge
 8004d36:	6821      	ldrge	r1, [r4, #0]
 8004d38:	f021 0104 	bicge.w	r1, r1, #4
 8004d3c:	6021      	strge	r1, [r4, #0]
 8004d3e:	b90d      	cbnz	r5, 8004d44 <_printf_i+0x110>
 8004d40:	2e00      	cmp	r6, #0
 8004d42:	d04b      	beq.n	8004ddc <_printf_i+0x1a8>
 8004d44:	4616      	mov	r6, r2
 8004d46:	fbb5 f1f3 	udiv	r1, r5, r3
 8004d4a:	fb03 5711 	mls	r7, r3, r1, r5
 8004d4e:	5dc7      	ldrb	r7, [r0, r7]
 8004d50:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004d54:	462f      	mov	r7, r5
 8004d56:	42bb      	cmp	r3, r7
 8004d58:	460d      	mov	r5, r1
 8004d5a:	d9f4      	bls.n	8004d46 <_printf_i+0x112>
 8004d5c:	2b08      	cmp	r3, #8
 8004d5e:	d10b      	bne.n	8004d78 <_printf_i+0x144>
 8004d60:	6823      	ldr	r3, [r4, #0]
 8004d62:	07df      	lsls	r7, r3, #31
 8004d64:	d508      	bpl.n	8004d78 <_printf_i+0x144>
 8004d66:	6923      	ldr	r3, [r4, #16]
 8004d68:	6861      	ldr	r1, [r4, #4]
 8004d6a:	4299      	cmp	r1, r3
 8004d6c:	bfde      	ittt	le
 8004d6e:	2330      	movle	r3, #48	@ 0x30
 8004d70:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004d74:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004d78:	1b92      	subs	r2, r2, r6
 8004d7a:	6122      	str	r2, [r4, #16]
 8004d7c:	f8cd a000 	str.w	sl, [sp]
 8004d80:	464b      	mov	r3, r9
 8004d82:	aa03      	add	r2, sp, #12
 8004d84:	4621      	mov	r1, r4
 8004d86:	4640      	mov	r0, r8
 8004d88:	f7ff fee6 	bl	8004b58 <_printf_common>
 8004d8c:	3001      	adds	r0, #1
 8004d8e:	d14a      	bne.n	8004e26 <_printf_i+0x1f2>
 8004d90:	f04f 30ff 	mov.w	r0, #4294967295
 8004d94:	b004      	add	sp, #16
 8004d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d9a:	6823      	ldr	r3, [r4, #0]
 8004d9c:	f043 0320 	orr.w	r3, r3, #32
 8004da0:	6023      	str	r3, [r4, #0]
 8004da2:	4833      	ldr	r0, [pc, #204]	@ (8004e70 <_printf_i+0x23c>)
 8004da4:	2778      	movs	r7, #120	@ 0x78
 8004da6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004daa:	6823      	ldr	r3, [r4, #0]
 8004dac:	6831      	ldr	r1, [r6, #0]
 8004dae:	061f      	lsls	r7, r3, #24
 8004db0:	f851 5b04 	ldr.w	r5, [r1], #4
 8004db4:	d402      	bmi.n	8004dbc <_printf_i+0x188>
 8004db6:	065f      	lsls	r7, r3, #25
 8004db8:	bf48      	it	mi
 8004dba:	b2ad      	uxthmi	r5, r5
 8004dbc:	6031      	str	r1, [r6, #0]
 8004dbe:	07d9      	lsls	r1, r3, #31
 8004dc0:	bf44      	itt	mi
 8004dc2:	f043 0320 	orrmi.w	r3, r3, #32
 8004dc6:	6023      	strmi	r3, [r4, #0]
 8004dc8:	b11d      	cbz	r5, 8004dd2 <_printf_i+0x19e>
 8004dca:	2310      	movs	r3, #16
 8004dcc:	e7ac      	b.n	8004d28 <_printf_i+0xf4>
 8004dce:	4827      	ldr	r0, [pc, #156]	@ (8004e6c <_printf_i+0x238>)
 8004dd0:	e7e9      	b.n	8004da6 <_printf_i+0x172>
 8004dd2:	6823      	ldr	r3, [r4, #0]
 8004dd4:	f023 0320 	bic.w	r3, r3, #32
 8004dd8:	6023      	str	r3, [r4, #0]
 8004dda:	e7f6      	b.n	8004dca <_printf_i+0x196>
 8004ddc:	4616      	mov	r6, r2
 8004dde:	e7bd      	b.n	8004d5c <_printf_i+0x128>
 8004de0:	6833      	ldr	r3, [r6, #0]
 8004de2:	6825      	ldr	r5, [r4, #0]
 8004de4:	6961      	ldr	r1, [r4, #20]
 8004de6:	1d18      	adds	r0, r3, #4
 8004de8:	6030      	str	r0, [r6, #0]
 8004dea:	062e      	lsls	r6, r5, #24
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	d501      	bpl.n	8004df4 <_printf_i+0x1c0>
 8004df0:	6019      	str	r1, [r3, #0]
 8004df2:	e002      	b.n	8004dfa <_printf_i+0x1c6>
 8004df4:	0668      	lsls	r0, r5, #25
 8004df6:	d5fb      	bpl.n	8004df0 <_printf_i+0x1bc>
 8004df8:	8019      	strh	r1, [r3, #0]
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	6123      	str	r3, [r4, #16]
 8004dfe:	4616      	mov	r6, r2
 8004e00:	e7bc      	b.n	8004d7c <_printf_i+0x148>
 8004e02:	6833      	ldr	r3, [r6, #0]
 8004e04:	1d1a      	adds	r2, r3, #4
 8004e06:	6032      	str	r2, [r6, #0]
 8004e08:	681e      	ldr	r6, [r3, #0]
 8004e0a:	6862      	ldr	r2, [r4, #4]
 8004e0c:	2100      	movs	r1, #0
 8004e0e:	4630      	mov	r0, r6
 8004e10:	f7fb fa06 	bl	8000220 <memchr>
 8004e14:	b108      	cbz	r0, 8004e1a <_printf_i+0x1e6>
 8004e16:	1b80      	subs	r0, r0, r6
 8004e18:	6060      	str	r0, [r4, #4]
 8004e1a:	6863      	ldr	r3, [r4, #4]
 8004e1c:	6123      	str	r3, [r4, #16]
 8004e1e:	2300      	movs	r3, #0
 8004e20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e24:	e7aa      	b.n	8004d7c <_printf_i+0x148>
 8004e26:	6923      	ldr	r3, [r4, #16]
 8004e28:	4632      	mov	r2, r6
 8004e2a:	4649      	mov	r1, r9
 8004e2c:	4640      	mov	r0, r8
 8004e2e:	47d0      	blx	sl
 8004e30:	3001      	adds	r0, #1
 8004e32:	d0ad      	beq.n	8004d90 <_printf_i+0x15c>
 8004e34:	6823      	ldr	r3, [r4, #0]
 8004e36:	079b      	lsls	r3, r3, #30
 8004e38:	d413      	bmi.n	8004e62 <_printf_i+0x22e>
 8004e3a:	68e0      	ldr	r0, [r4, #12]
 8004e3c:	9b03      	ldr	r3, [sp, #12]
 8004e3e:	4298      	cmp	r0, r3
 8004e40:	bfb8      	it	lt
 8004e42:	4618      	movlt	r0, r3
 8004e44:	e7a6      	b.n	8004d94 <_printf_i+0x160>
 8004e46:	2301      	movs	r3, #1
 8004e48:	4632      	mov	r2, r6
 8004e4a:	4649      	mov	r1, r9
 8004e4c:	4640      	mov	r0, r8
 8004e4e:	47d0      	blx	sl
 8004e50:	3001      	adds	r0, #1
 8004e52:	d09d      	beq.n	8004d90 <_printf_i+0x15c>
 8004e54:	3501      	adds	r5, #1
 8004e56:	68e3      	ldr	r3, [r4, #12]
 8004e58:	9903      	ldr	r1, [sp, #12]
 8004e5a:	1a5b      	subs	r3, r3, r1
 8004e5c:	42ab      	cmp	r3, r5
 8004e5e:	dcf2      	bgt.n	8004e46 <_printf_i+0x212>
 8004e60:	e7eb      	b.n	8004e3a <_printf_i+0x206>
 8004e62:	2500      	movs	r5, #0
 8004e64:	f104 0619 	add.w	r6, r4, #25
 8004e68:	e7f5      	b.n	8004e56 <_printf_i+0x222>
 8004e6a:	bf00      	nop
 8004e6c:	08005221 	.word	0x08005221
 8004e70:	08005232 	.word	0x08005232

08004e74 <__sflush_r>:
 8004e74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e7c:	0716      	lsls	r6, r2, #28
 8004e7e:	4605      	mov	r5, r0
 8004e80:	460c      	mov	r4, r1
 8004e82:	d454      	bmi.n	8004f2e <__sflush_r+0xba>
 8004e84:	684b      	ldr	r3, [r1, #4]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	dc02      	bgt.n	8004e90 <__sflush_r+0x1c>
 8004e8a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	dd48      	ble.n	8004f22 <__sflush_r+0xae>
 8004e90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004e92:	2e00      	cmp	r6, #0
 8004e94:	d045      	beq.n	8004f22 <__sflush_r+0xae>
 8004e96:	2300      	movs	r3, #0
 8004e98:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004e9c:	682f      	ldr	r7, [r5, #0]
 8004e9e:	6a21      	ldr	r1, [r4, #32]
 8004ea0:	602b      	str	r3, [r5, #0]
 8004ea2:	d030      	beq.n	8004f06 <__sflush_r+0x92>
 8004ea4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004ea6:	89a3      	ldrh	r3, [r4, #12]
 8004ea8:	0759      	lsls	r1, r3, #29
 8004eaa:	d505      	bpl.n	8004eb8 <__sflush_r+0x44>
 8004eac:	6863      	ldr	r3, [r4, #4]
 8004eae:	1ad2      	subs	r2, r2, r3
 8004eb0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004eb2:	b10b      	cbz	r3, 8004eb8 <__sflush_r+0x44>
 8004eb4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004eb6:	1ad2      	subs	r2, r2, r3
 8004eb8:	2300      	movs	r3, #0
 8004eba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004ebc:	6a21      	ldr	r1, [r4, #32]
 8004ebe:	4628      	mov	r0, r5
 8004ec0:	47b0      	blx	r6
 8004ec2:	1c43      	adds	r3, r0, #1
 8004ec4:	89a3      	ldrh	r3, [r4, #12]
 8004ec6:	d106      	bne.n	8004ed6 <__sflush_r+0x62>
 8004ec8:	6829      	ldr	r1, [r5, #0]
 8004eca:	291d      	cmp	r1, #29
 8004ecc:	d82b      	bhi.n	8004f26 <__sflush_r+0xb2>
 8004ece:	4a2a      	ldr	r2, [pc, #168]	@ (8004f78 <__sflush_r+0x104>)
 8004ed0:	410a      	asrs	r2, r1
 8004ed2:	07d6      	lsls	r6, r2, #31
 8004ed4:	d427      	bmi.n	8004f26 <__sflush_r+0xb2>
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	6062      	str	r2, [r4, #4]
 8004eda:	04d9      	lsls	r1, r3, #19
 8004edc:	6922      	ldr	r2, [r4, #16]
 8004ede:	6022      	str	r2, [r4, #0]
 8004ee0:	d504      	bpl.n	8004eec <__sflush_r+0x78>
 8004ee2:	1c42      	adds	r2, r0, #1
 8004ee4:	d101      	bne.n	8004eea <__sflush_r+0x76>
 8004ee6:	682b      	ldr	r3, [r5, #0]
 8004ee8:	b903      	cbnz	r3, 8004eec <__sflush_r+0x78>
 8004eea:	6560      	str	r0, [r4, #84]	@ 0x54
 8004eec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004eee:	602f      	str	r7, [r5, #0]
 8004ef0:	b1b9      	cbz	r1, 8004f22 <__sflush_r+0xae>
 8004ef2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004ef6:	4299      	cmp	r1, r3
 8004ef8:	d002      	beq.n	8004f00 <__sflush_r+0x8c>
 8004efa:	4628      	mov	r0, r5
 8004efc:	f7ff fbf2 	bl	80046e4 <_free_r>
 8004f00:	2300      	movs	r3, #0
 8004f02:	6363      	str	r3, [r4, #52]	@ 0x34
 8004f04:	e00d      	b.n	8004f22 <__sflush_r+0xae>
 8004f06:	2301      	movs	r3, #1
 8004f08:	4628      	mov	r0, r5
 8004f0a:	47b0      	blx	r6
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	1c50      	adds	r0, r2, #1
 8004f10:	d1c9      	bne.n	8004ea6 <__sflush_r+0x32>
 8004f12:	682b      	ldr	r3, [r5, #0]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d0c6      	beq.n	8004ea6 <__sflush_r+0x32>
 8004f18:	2b1d      	cmp	r3, #29
 8004f1a:	d001      	beq.n	8004f20 <__sflush_r+0xac>
 8004f1c:	2b16      	cmp	r3, #22
 8004f1e:	d11e      	bne.n	8004f5e <__sflush_r+0xea>
 8004f20:	602f      	str	r7, [r5, #0]
 8004f22:	2000      	movs	r0, #0
 8004f24:	e022      	b.n	8004f6c <__sflush_r+0xf8>
 8004f26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f2a:	b21b      	sxth	r3, r3
 8004f2c:	e01b      	b.n	8004f66 <__sflush_r+0xf2>
 8004f2e:	690f      	ldr	r7, [r1, #16]
 8004f30:	2f00      	cmp	r7, #0
 8004f32:	d0f6      	beq.n	8004f22 <__sflush_r+0xae>
 8004f34:	0793      	lsls	r3, r2, #30
 8004f36:	680e      	ldr	r6, [r1, #0]
 8004f38:	bf08      	it	eq
 8004f3a:	694b      	ldreq	r3, [r1, #20]
 8004f3c:	600f      	str	r7, [r1, #0]
 8004f3e:	bf18      	it	ne
 8004f40:	2300      	movne	r3, #0
 8004f42:	eba6 0807 	sub.w	r8, r6, r7
 8004f46:	608b      	str	r3, [r1, #8]
 8004f48:	f1b8 0f00 	cmp.w	r8, #0
 8004f4c:	dde9      	ble.n	8004f22 <__sflush_r+0xae>
 8004f4e:	6a21      	ldr	r1, [r4, #32]
 8004f50:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004f52:	4643      	mov	r3, r8
 8004f54:	463a      	mov	r2, r7
 8004f56:	4628      	mov	r0, r5
 8004f58:	47b0      	blx	r6
 8004f5a:	2800      	cmp	r0, #0
 8004f5c:	dc08      	bgt.n	8004f70 <__sflush_r+0xfc>
 8004f5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f66:	81a3      	strh	r3, [r4, #12]
 8004f68:	f04f 30ff 	mov.w	r0, #4294967295
 8004f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f70:	4407      	add	r7, r0
 8004f72:	eba8 0800 	sub.w	r8, r8, r0
 8004f76:	e7e7      	b.n	8004f48 <__sflush_r+0xd4>
 8004f78:	dfbffffe 	.word	0xdfbffffe

08004f7c <_fflush_r>:
 8004f7c:	b538      	push	{r3, r4, r5, lr}
 8004f7e:	690b      	ldr	r3, [r1, #16]
 8004f80:	4605      	mov	r5, r0
 8004f82:	460c      	mov	r4, r1
 8004f84:	b913      	cbnz	r3, 8004f8c <_fflush_r+0x10>
 8004f86:	2500      	movs	r5, #0
 8004f88:	4628      	mov	r0, r5
 8004f8a:	bd38      	pop	{r3, r4, r5, pc}
 8004f8c:	b118      	cbz	r0, 8004f96 <_fflush_r+0x1a>
 8004f8e:	6a03      	ldr	r3, [r0, #32]
 8004f90:	b90b      	cbnz	r3, 8004f96 <_fflush_r+0x1a>
 8004f92:	f7ff f9a5 	bl	80042e0 <__sinit>
 8004f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d0f3      	beq.n	8004f86 <_fflush_r+0xa>
 8004f9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004fa0:	07d0      	lsls	r0, r2, #31
 8004fa2:	d404      	bmi.n	8004fae <_fflush_r+0x32>
 8004fa4:	0599      	lsls	r1, r3, #22
 8004fa6:	d402      	bmi.n	8004fae <_fflush_r+0x32>
 8004fa8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004faa:	f7ff fb98 	bl	80046de <__retarget_lock_acquire_recursive>
 8004fae:	4628      	mov	r0, r5
 8004fb0:	4621      	mov	r1, r4
 8004fb2:	f7ff ff5f 	bl	8004e74 <__sflush_r>
 8004fb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004fb8:	07da      	lsls	r2, r3, #31
 8004fba:	4605      	mov	r5, r0
 8004fbc:	d4e4      	bmi.n	8004f88 <_fflush_r+0xc>
 8004fbe:	89a3      	ldrh	r3, [r4, #12]
 8004fc0:	059b      	lsls	r3, r3, #22
 8004fc2:	d4e1      	bmi.n	8004f88 <_fflush_r+0xc>
 8004fc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004fc6:	f7ff fb8b 	bl	80046e0 <__retarget_lock_release_recursive>
 8004fca:	e7dd      	b.n	8004f88 <_fflush_r+0xc>

08004fcc <__swhatbuf_r>:
 8004fcc:	b570      	push	{r4, r5, r6, lr}
 8004fce:	460c      	mov	r4, r1
 8004fd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fd4:	2900      	cmp	r1, #0
 8004fd6:	b096      	sub	sp, #88	@ 0x58
 8004fd8:	4615      	mov	r5, r2
 8004fda:	461e      	mov	r6, r3
 8004fdc:	da0d      	bge.n	8004ffa <__swhatbuf_r+0x2e>
 8004fde:	89a3      	ldrh	r3, [r4, #12]
 8004fe0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004fe4:	f04f 0100 	mov.w	r1, #0
 8004fe8:	bf14      	ite	ne
 8004fea:	2340      	movne	r3, #64	@ 0x40
 8004fec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004ff0:	2000      	movs	r0, #0
 8004ff2:	6031      	str	r1, [r6, #0]
 8004ff4:	602b      	str	r3, [r5, #0]
 8004ff6:	b016      	add	sp, #88	@ 0x58
 8004ff8:	bd70      	pop	{r4, r5, r6, pc}
 8004ffa:	466a      	mov	r2, sp
 8004ffc:	f000 f87c 	bl	80050f8 <_fstat_r>
 8005000:	2800      	cmp	r0, #0
 8005002:	dbec      	blt.n	8004fde <__swhatbuf_r+0x12>
 8005004:	9901      	ldr	r1, [sp, #4]
 8005006:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800500a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800500e:	4259      	negs	r1, r3
 8005010:	4159      	adcs	r1, r3
 8005012:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005016:	e7eb      	b.n	8004ff0 <__swhatbuf_r+0x24>

08005018 <__smakebuf_r>:
 8005018:	898b      	ldrh	r3, [r1, #12]
 800501a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800501c:	079d      	lsls	r5, r3, #30
 800501e:	4606      	mov	r6, r0
 8005020:	460c      	mov	r4, r1
 8005022:	d507      	bpl.n	8005034 <__smakebuf_r+0x1c>
 8005024:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005028:	6023      	str	r3, [r4, #0]
 800502a:	6123      	str	r3, [r4, #16]
 800502c:	2301      	movs	r3, #1
 800502e:	6163      	str	r3, [r4, #20]
 8005030:	b003      	add	sp, #12
 8005032:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005034:	ab01      	add	r3, sp, #4
 8005036:	466a      	mov	r2, sp
 8005038:	f7ff ffc8 	bl	8004fcc <__swhatbuf_r>
 800503c:	9f00      	ldr	r7, [sp, #0]
 800503e:	4605      	mov	r5, r0
 8005040:	4639      	mov	r1, r7
 8005042:	4630      	mov	r0, r6
 8005044:	f7ff fbba 	bl	80047bc <_malloc_r>
 8005048:	b948      	cbnz	r0, 800505e <__smakebuf_r+0x46>
 800504a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800504e:	059a      	lsls	r2, r3, #22
 8005050:	d4ee      	bmi.n	8005030 <__smakebuf_r+0x18>
 8005052:	f023 0303 	bic.w	r3, r3, #3
 8005056:	f043 0302 	orr.w	r3, r3, #2
 800505a:	81a3      	strh	r3, [r4, #12]
 800505c:	e7e2      	b.n	8005024 <__smakebuf_r+0xc>
 800505e:	89a3      	ldrh	r3, [r4, #12]
 8005060:	6020      	str	r0, [r4, #0]
 8005062:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005066:	81a3      	strh	r3, [r4, #12]
 8005068:	9b01      	ldr	r3, [sp, #4]
 800506a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800506e:	b15b      	cbz	r3, 8005088 <__smakebuf_r+0x70>
 8005070:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005074:	4630      	mov	r0, r6
 8005076:	f000 f851 	bl	800511c <_isatty_r>
 800507a:	b128      	cbz	r0, 8005088 <__smakebuf_r+0x70>
 800507c:	89a3      	ldrh	r3, [r4, #12]
 800507e:	f023 0303 	bic.w	r3, r3, #3
 8005082:	f043 0301 	orr.w	r3, r3, #1
 8005086:	81a3      	strh	r3, [r4, #12]
 8005088:	89a3      	ldrh	r3, [r4, #12]
 800508a:	431d      	orrs	r5, r3
 800508c:	81a5      	strh	r5, [r4, #12]
 800508e:	e7cf      	b.n	8005030 <__smakebuf_r+0x18>

08005090 <_putc_r>:
 8005090:	b570      	push	{r4, r5, r6, lr}
 8005092:	460d      	mov	r5, r1
 8005094:	4614      	mov	r4, r2
 8005096:	4606      	mov	r6, r0
 8005098:	b118      	cbz	r0, 80050a2 <_putc_r+0x12>
 800509a:	6a03      	ldr	r3, [r0, #32]
 800509c:	b90b      	cbnz	r3, 80050a2 <_putc_r+0x12>
 800509e:	f7ff f91f 	bl	80042e0 <__sinit>
 80050a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80050a4:	07d8      	lsls	r0, r3, #31
 80050a6:	d405      	bmi.n	80050b4 <_putc_r+0x24>
 80050a8:	89a3      	ldrh	r3, [r4, #12]
 80050aa:	0599      	lsls	r1, r3, #22
 80050ac:	d402      	bmi.n	80050b4 <_putc_r+0x24>
 80050ae:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80050b0:	f7ff fb15 	bl	80046de <__retarget_lock_acquire_recursive>
 80050b4:	68a3      	ldr	r3, [r4, #8]
 80050b6:	3b01      	subs	r3, #1
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	60a3      	str	r3, [r4, #8]
 80050bc:	da05      	bge.n	80050ca <_putc_r+0x3a>
 80050be:	69a2      	ldr	r2, [r4, #24]
 80050c0:	4293      	cmp	r3, r2
 80050c2:	db12      	blt.n	80050ea <_putc_r+0x5a>
 80050c4:	b2eb      	uxtb	r3, r5
 80050c6:	2b0a      	cmp	r3, #10
 80050c8:	d00f      	beq.n	80050ea <_putc_r+0x5a>
 80050ca:	6823      	ldr	r3, [r4, #0]
 80050cc:	1c5a      	adds	r2, r3, #1
 80050ce:	6022      	str	r2, [r4, #0]
 80050d0:	701d      	strb	r5, [r3, #0]
 80050d2:	b2ed      	uxtb	r5, r5
 80050d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80050d6:	07da      	lsls	r2, r3, #31
 80050d8:	d405      	bmi.n	80050e6 <_putc_r+0x56>
 80050da:	89a3      	ldrh	r3, [r4, #12]
 80050dc:	059b      	lsls	r3, r3, #22
 80050de:	d402      	bmi.n	80050e6 <_putc_r+0x56>
 80050e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80050e2:	f7ff fafd 	bl	80046e0 <__retarget_lock_release_recursive>
 80050e6:	4628      	mov	r0, r5
 80050e8:	bd70      	pop	{r4, r5, r6, pc}
 80050ea:	4629      	mov	r1, r5
 80050ec:	4622      	mov	r2, r4
 80050ee:	4630      	mov	r0, r6
 80050f0:	f7ff f9e7 	bl	80044c2 <__swbuf_r>
 80050f4:	4605      	mov	r5, r0
 80050f6:	e7ed      	b.n	80050d4 <_putc_r+0x44>

080050f8 <_fstat_r>:
 80050f8:	b538      	push	{r3, r4, r5, lr}
 80050fa:	4d07      	ldr	r5, [pc, #28]	@ (8005118 <_fstat_r+0x20>)
 80050fc:	2300      	movs	r3, #0
 80050fe:	4604      	mov	r4, r0
 8005100:	4608      	mov	r0, r1
 8005102:	4611      	mov	r1, r2
 8005104:	602b      	str	r3, [r5, #0]
 8005106:	f7fb fd6a 	bl	8000bde <_fstat>
 800510a:	1c43      	adds	r3, r0, #1
 800510c:	d102      	bne.n	8005114 <_fstat_r+0x1c>
 800510e:	682b      	ldr	r3, [r5, #0]
 8005110:	b103      	cbz	r3, 8005114 <_fstat_r+0x1c>
 8005112:	6023      	str	r3, [r4, #0]
 8005114:	bd38      	pop	{r3, r4, r5, pc}
 8005116:	bf00      	nop
 8005118:	20000324 	.word	0x20000324

0800511c <_isatty_r>:
 800511c:	b538      	push	{r3, r4, r5, lr}
 800511e:	4d06      	ldr	r5, [pc, #24]	@ (8005138 <_isatty_r+0x1c>)
 8005120:	2300      	movs	r3, #0
 8005122:	4604      	mov	r4, r0
 8005124:	4608      	mov	r0, r1
 8005126:	602b      	str	r3, [r5, #0]
 8005128:	f7fb fd69 	bl	8000bfe <_isatty>
 800512c:	1c43      	adds	r3, r0, #1
 800512e:	d102      	bne.n	8005136 <_isatty_r+0x1a>
 8005130:	682b      	ldr	r3, [r5, #0]
 8005132:	b103      	cbz	r3, 8005136 <_isatty_r+0x1a>
 8005134:	6023      	str	r3, [r4, #0]
 8005136:	bd38      	pop	{r3, r4, r5, pc}
 8005138:	20000324 	.word	0x20000324

0800513c <_sbrk_r>:
 800513c:	b538      	push	{r3, r4, r5, lr}
 800513e:	4d06      	ldr	r5, [pc, #24]	@ (8005158 <_sbrk_r+0x1c>)
 8005140:	2300      	movs	r3, #0
 8005142:	4604      	mov	r4, r0
 8005144:	4608      	mov	r0, r1
 8005146:	602b      	str	r3, [r5, #0]
 8005148:	f7fb fd72 	bl	8000c30 <_sbrk>
 800514c:	1c43      	adds	r3, r0, #1
 800514e:	d102      	bne.n	8005156 <_sbrk_r+0x1a>
 8005150:	682b      	ldr	r3, [r5, #0]
 8005152:	b103      	cbz	r3, 8005156 <_sbrk_r+0x1a>
 8005154:	6023      	str	r3, [r4, #0]
 8005156:	bd38      	pop	{r3, r4, r5, pc}
 8005158:	20000324 	.word	0x20000324

0800515c <_init>:
 800515c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800515e:	bf00      	nop
 8005160:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005162:	bc08      	pop	{r3}
 8005164:	469e      	mov	lr, r3
 8005166:	4770      	bx	lr

08005168 <_fini>:
 8005168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800516a:	bf00      	nop
 800516c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800516e:	bc08      	pop	{r3}
 8005170:	469e      	mov	lr, r3
 8005172:	4770      	bx	lr
