<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int')">memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.63</td>
<td class="s7 cl rt"><a href="mod2219.html#Line" > 77.27</a></td>
<td class="s10 cl rt"><a href="mod2219.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2219.html#Toggle" > 72.54</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2219.html#Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/mem/memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/mem/memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2219.html#inst_tag_167537"  onclick="showContent('inst_tag_167537')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33</a></td>
<td class="s7 cl rt"> 78.63</td>
<td class="s7 cl rt"><a href="mod2219.html#inst_tag_167537_Line" > 77.27</a></td>
<td class="s10 cl rt"><a href="mod2219.html#inst_tag_167537_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2219.html#inst_tag_167537_Toggle" > 72.54</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2219.html#inst_tag_167537_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2219.html#inst_tag_167538"  onclick="showContent('inst_tag_167538')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34</a></td>
<td class="s7 cl rt"> 78.63</td>
<td class="s7 cl rt"><a href="mod2219.html#inst_tag_167538_Line" > 77.27</a></td>
<td class="s10 cl rt"><a href="mod2219.html#inst_tag_167538_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2219.html#inst_tag_167538_Toggle" > 72.54</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2219.html#inst_tag_167538_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2219.html#inst_tag_167539"  onclick="showContent('inst_tag_167539')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35</a></td>
<td class="s7 cl rt"> 78.63</td>
<td class="s7 cl rt"><a href="mod2219.html#inst_tag_167539_Line" > 77.27</a></td>
<td class="s10 cl rt"><a href="mod2219.html#inst_tag_167539_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2219.html#inst_tag_167539_Toggle" > 72.54</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2219.html#inst_tag_167539_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2219.html#inst_tag_167540"  onclick="showContent('inst_tag_167540')">gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36</a></td>
<td class="s7 cl rt"> 78.63</td>
<td class="s7 cl rt"><a href="mod2219.html#inst_tag_167540_Line" > 77.27</a></td>
<td class="s10 cl rt"><a href="mod2219.html#inst_tag_167540_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2219.html#inst_tag_167540_Toggle" > 72.54</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2219.html#inst_tag_167540_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_167537'>
<hr>
<a name="inst_tag_167537"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy60.html#tag_urg_inst_167537" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.63</td>
<td class="s7 cl rt"><a href="mod2219.html#inst_tag_167537_Line" > 77.27</a></td>
<td class="s10 cl rt"><a href="mod2219.html#inst_tag_167537_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2219.html#inst_tag_167537_Toggle" > 72.54</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2219.html#inst_tag_167537_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.58</td>
<td class="s8 cl rt"> 82.76</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 68.14</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 76.07</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.07</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3297.html#inst_tag_247403" >sram4b</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_1.html#inst_tag_117623" id="tag_urg_inst_117623">U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_1.html#inst_tag_117624" id="tag_urg_inst_117624">U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1677.html#inst_tag_86607" id="tag_urg_inst_86607">U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_preserved_and</a></td>
<td class="s7 cl rt"> 74.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 49.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_167538'>
<hr>
<a name="inst_tag_167538"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy60.html#tag_urg_inst_167538" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.63</td>
<td class="s7 cl rt"><a href="mod2219.html#inst_tag_167538_Line" > 77.27</a></td>
<td class="s10 cl rt"><a href="mod2219.html#inst_tag_167538_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2219.html#inst_tag_167538_Toggle" > 72.54</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2219.html#inst_tag_167538_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.58</td>
<td class="s8 cl rt"> 82.76</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 68.14</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 76.07</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.07</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3297.html#inst_tag_247403" >sram4b</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_1.html#inst_tag_117625" id="tag_urg_inst_117625">U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_1.html#inst_tag_117626" id="tag_urg_inst_117626">U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1677.html#inst_tag_86608" id="tag_urg_inst_86608">U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_preserved_and</a></td>
<td class="s7 cl rt"> 74.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 49.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_167539'>
<hr>
<a name="inst_tag_167539"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy60.html#tag_urg_inst_167539" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.63</td>
<td class="s7 cl rt"><a href="mod2219.html#inst_tag_167539_Line" > 77.27</a></td>
<td class="s10 cl rt"><a href="mod2219.html#inst_tag_167539_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2219.html#inst_tag_167539_Toggle" > 72.54</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2219.html#inst_tag_167539_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.58</td>
<td class="s8 cl rt"> 82.76</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 68.14</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 76.07</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.07</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3297.html#inst_tag_247403" >sram4b</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_1.html#inst_tag_117627" id="tag_urg_inst_117627">U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_1.html#inst_tag_117628" id="tag_urg_inst_117628">U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1677.html#inst_tag_86609" id="tag_urg_inst_86609">U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_preserved_and</a></td>
<td class="s7 cl rt"> 74.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 49.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_167540'>
<hr>
<a name="inst_tag_167540"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy60.html#tag_urg_inst_167540" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 78.63</td>
<td class="s7 cl rt"><a href="mod2219.html#inst_tag_167540_Line" > 77.27</a></td>
<td class="s10 cl rt"><a href="mod2219.html#inst_tag_167540_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2219.html#inst_tag_167540_Toggle" > 72.54</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2219.html#inst_tag_167540_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.58</td>
<td class="s8 cl rt"> 82.76</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 68.14</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 76.07</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.07</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3297.html#inst_tag_247403" >sram4b</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_1.html#inst_tag_117629" id="tag_urg_inst_117629">U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1879_1.html#inst_tag_117630" id="tag_urg_inst_117630">U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_CLK_int_dwsms_2to1_clock_mux</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1677.html#inst_tag_86610" id="tag_urg_inst_86610">U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_preserved_and</a></td>
<td class="s7 cl rt"> 74.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 49.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2219.html" >memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>22</td><td>17</td><td>77.27</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>134</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>142</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>150</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>158</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>166</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>182</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>205</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
133                       begin
134        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
135        <font color = "red">0/1     ==>        1'b1 : bmux_me = t_me;</font>
136        1/1                default : bmux_me = CE_N;
137                         endcase
138                       end
139                     
140                     always_comb
141                       begin
142        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
143        <font color = "red">0/1     ==>        1'b1 : bmux_we = t_we;</font>
144        1/1                default : bmux_we = GWE_N;
145                         endcase
146                       end
147                     
148                     always_comb
149                       begin
150        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
151        <font color = "red">0/1     ==>        1'b1 : bmux_data = t_data;</font>
152        1/1                default : bmux_data = DI;
153                         endcase
154                       end
155                     
156                     always_comb
157                       begin
158        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
159        <font color = "red">0/1     ==>        1'b1 : bmux_wem = t_wem;</font>
160        1/1                default : bmux_wem = BYWE_N;
161                         endcase
162                       end
163                     
164                     always_comb
165                       begin
166        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
167        <font color = "red">0/1     ==>        1'b1 : bmux_addr = t_addr;</font>
168        1/1                default : bmux_addr = A;
169                         endcase
170                       end
171                     
172                     assign int_T_DLY = mux_T_DLY_smpr;
173                     assign int_T_RWM = mux_T_RWM_smpr;
174                     assign bist_en_int = biste_r;
175                     assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
176                     assign wr_tclk_en_int = !scan_mode;
177                     assign swt_en_int = scan_mode;
178                     assign scan_mode = dm0 | dm1 | dm2;
179                     
180                     always_comb
181                       begin
182        1/1              case (swt_en_int) // synopsys infer_mux infer_mux_override 
183        1/1                1'b1 : wt_mux_out = swt_r;
184        1/1                default : wt_mux_out = mem_data_out;
185                         endcase
186                       end
187                     
188                     assign swt_nxt = bmux_data;
189                     assign DO = wt_mux_out;
190                     assign mem_data_out = int_DO;
191                     assign tdc2bits_capt = tdc2bits &amp; {2{capt_en}};
192                     assign tdc = {16 {tdc2bits_capt}};
193                     assign capt_in = wt_mux_out;
194                     
195                     memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_preserved_and #(.width(32)) U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_preserved_and (
196                                           .and_in1 (capt_in),      // Data Input
197                                           .and_in2 (capt_en),      // Capture Enable
198                                           .and_out (gated_capt_out) // Data Output
199                                         );
200                     
201                     
202                     assign err_data_out = (gated_capt_out ^ tdc);
203                     
204                     always_ff @(posedge CLK_int_vl_muxed or negedge rst_sms)
205        1/1            if (!rst_sms)
206                         begin
207        1/1                swt_r &lt;=  32'd0;
208                         end
209        1/1            else if (scan_mode)
210                         begin
211        1/1                swt_r &lt;=  swt_nxt;
212                         end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2219.html" >memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2219.html" >memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">34</td>
<td class="rt">20</td>
<td class="rt">58.82 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">488</td>
<td class="rt">354</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">34</td>
<td class="rt">20</td>
<td class="rt">58.82 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">354</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_me</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_DLY_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_DO[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DO[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_DLY[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_RWM[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2219.html" >memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">134</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">142</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">150</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">158</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">166</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">182</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">205</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
135              1'b1 : bmux_me = t_me;
           <font color = "red">      ==></font>
136              default : bmux_me = CE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
143              1'b1 : bmux_we = t_we;
           <font color = "red">      ==></font>
144              default : bmux_we = GWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
150            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
151              1'b1 : bmux_data = t_data;
           <font color = "red">      ==></font>
152              default : bmux_data = DI;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
159              1'b1 : bmux_wem = t_wem;
           <font color = "red">      ==></font>
160              default : bmux_wem = BYWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
166            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
167              1'b1 : bmux_addr = t_addr;
           <font color = "red">      ==></font>
168              default : bmux_addr = A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
182            case (swt_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "green">-1-</font>  
183              1'b1 : wt_mux_out = swt_r;
           <font color = "green">      ==></font>
184              default : wt_mux_out = mem_data_out;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
205          if (!rst_sms)
             <font color = "green">-1-</font>  
206            begin
207              swt_r <=  32'd0;
           <font color = "green">      ==></font>
208            end
209          else if (scan_mode)
                  <font color = "red">-2-</font>  
210            begin
211              swt_r <=  swt_nxt;
           <font color = "green">      ==></font>
212            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_167537'>
<a name="inst_tag_167537_Line"></a>
<b>Line Coverage for Instance : <a href="mod2219.html#inst_tag_167537" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>22</td><td>17</td><td>77.27</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>134</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>142</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>150</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>158</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>166</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>182</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>205</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
133                       begin
134        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
135        <font color = "red">0/1     ==>        1'b1 : bmux_me = t_me;</font>
136        1/1                default : bmux_me = CE_N;
137                         endcase
138                       end
139                     
140                     always_comb
141                       begin
142        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
143        <font color = "red">0/1     ==>        1'b1 : bmux_we = t_we;</font>
144        1/1                default : bmux_we = GWE_N;
145                         endcase
146                       end
147                     
148                     always_comb
149                       begin
150        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
151        <font color = "red">0/1     ==>        1'b1 : bmux_data = t_data;</font>
152        1/1                default : bmux_data = DI;
153                         endcase
154                       end
155                     
156                     always_comb
157                       begin
158        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
159        <font color = "red">0/1     ==>        1'b1 : bmux_wem = t_wem;</font>
160        1/1                default : bmux_wem = BYWE_N;
161                         endcase
162                       end
163                     
164                     always_comb
165                       begin
166        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
167        <font color = "red">0/1     ==>        1'b1 : bmux_addr = t_addr;</font>
168        1/1                default : bmux_addr = A;
169                         endcase
170                       end
171                     
172                     assign int_T_DLY = mux_T_DLY_smpr;
173                     assign int_T_RWM = mux_T_RWM_smpr;
174                     assign bist_en_int = biste_r;
175                     assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
176                     assign wr_tclk_en_int = !scan_mode;
177                     assign swt_en_int = scan_mode;
178                     assign scan_mode = dm0 | dm1 | dm2;
179                     
180                     always_comb
181                       begin
182        1/1              case (swt_en_int) // synopsys infer_mux infer_mux_override 
183        1/1                1'b1 : wt_mux_out = swt_r;
184        1/1                default : wt_mux_out = mem_data_out;
185                         endcase
186                       end
187                     
188                     assign swt_nxt = bmux_data;
189                     assign DO = wt_mux_out;
190                     assign mem_data_out = int_DO;
191                     assign tdc2bits_capt = tdc2bits &amp; {2{capt_en}};
192                     assign tdc = {16 {tdc2bits_capt}};
193                     assign capt_in = wt_mux_out;
194                     
195                     memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_preserved_and #(.width(32)) U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_preserved_and (
196                                           .and_in1 (capt_in),      // Data Input
197                                           .and_in2 (capt_en),      // Capture Enable
198                                           .and_out (gated_capt_out) // Data Output
199                                         );
200                     
201                     
202                     assign err_data_out = (gated_capt_out ^ tdc);
203                     
204                     always_ff @(posedge CLK_int_vl_muxed or negedge rst_sms)
205        1/1            if (!rst_sms)
206                         begin
207        1/1                swt_r &lt;=  32'd0;
208                         end
209        1/1            else if (scan_mode)
210                         begin
211        1/1                swt_r &lt;=  swt_nxt;
212                         end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_167537_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2219.html#inst_tag_167537" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_167537_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2219.html#inst_tag_167537" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">34</td>
<td class="rt">20</td>
<td class="rt">58.82 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">488</td>
<td class="rt">354</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">34</td>
<td class="rt">20</td>
<td class="rt">58.82 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">354</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_me</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_DLY_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_DO[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DO[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_DLY[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_RWM[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_167537_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2219.html#inst_tag_167537" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_33</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">134</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">142</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">150</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">158</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">166</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">182</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">205</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
135              1'b1 : bmux_me = t_me;
           <font color = "red">      ==></font>
136              default : bmux_me = CE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
143              1'b1 : bmux_we = t_we;
           <font color = "red">      ==></font>
144              default : bmux_we = GWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
150            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
151              1'b1 : bmux_data = t_data;
           <font color = "red">      ==></font>
152              default : bmux_data = DI;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
159              1'b1 : bmux_wem = t_wem;
           <font color = "red">      ==></font>
160              default : bmux_wem = BYWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
166            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
167              1'b1 : bmux_addr = t_addr;
           <font color = "red">      ==></font>
168              default : bmux_addr = A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
182            case (swt_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "green">-1-</font>  
183              1'b1 : wt_mux_out = swt_r;
           <font color = "green">      ==></font>
184              default : wt_mux_out = mem_data_out;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
205          if (!rst_sms)
             <font color = "green">-1-</font>  
206            begin
207              swt_r <=  32'd0;
           <font color = "green">      ==></font>
208            end
209          else if (scan_mode)
                  <font color = "red">-2-</font>  
210            begin
211              swt_r <=  swt_nxt;
           <font color = "green">      ==></font>
212            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_167538'>
<a name="inst_tag_167538_Line"></a>
<b>Line Coverage for Instance : <a href="mod2219.html#inst_tag_167538" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>22</td><td>17</td><td>77.27</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>134</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>142</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>150</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>158</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>166</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>182</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>205</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
133                       begin
134        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
135        <font color = "red">0/1     ==>        1'b1 : bmux_me = t_me;</font>
136        1/1                default : bmux_me = CE_N;
137                         endcase
138                       end
139                     
140                     always_comb
141                       begin
142        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
143        <font color = "red">0/1     ==>        1'b1 : bmux_we = t_we;</font>
144        1/1                default : bmux_we = GWE_N;
145                         endcase
146                       end
147                     
148                     always_comb
149                       begin
150        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
151        <font color = "red">0/1     ==>        1'b1 : bmux_data = t_data;</font>
152        1/1                default : bmux_data = DI;
153                         endcase
154                       end
155                     
156                     always_comb
157                       begin
158        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
159        <font color = "red">0/1     ==>        1'b1 : bmux_wem = t_wem;</font>
160        1/1                default : bmux_wem = BYWE_N;
161                         endcase
162                       end
163                     
164                     always_comb
165                       begin
166        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
167        <font color = "red">0/1     ==>        1'b1 : bmux_addr = t_addr;</font>
168        1/1                default : bmux_addr = A;
169                         endcase
170                       end
171                     
172                     assign int_T_DLY = mux_T_DLY_smpr;
173                     assign int_T_RWM = mux_T_RWM_smpr;
174                     assign bist_en_int = biste_r;
175                     assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
176                     assign wr_tclk_en_int = !scan_mode;
177                     assign swt_en_int = scan_mode;
178                     assign scan_mode = dm0 | dm1 | dm2;
179                     
180                     always_comb
181                       begin
182        1/1              case (swt_en_int) // synopsys infer_mux infer_mux_override 
183        1/1                1'b1 : wt_mux_out = swt_r;
184        1/1                default : wt_mux_out = mem_data_out;
185                         endcase
186                       end
187                     
188                     assign swt_nxt = bmux_data;
189                     assign DO = wt_mux_out;
190                     assign mem_data_out = int_DO;
191                     assign tdc2bits_capt = tdc2bits &amp; {2{capt_en}};
192                     assign tdc = {16 {tdc2bits_capt}};
193                     assign capt_in = wt_mux_out;
194                     
195                     memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_preserved_and #(.width(32)) U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_preserved_and (
196                                           .and_in1 (capt_in),      // Data Input
197                                           .and_in2 (capt_en),      // Capture Enable
198                                           .and_out (gated_capt_out) // Data Output
199                                         );
200                     
201                     
202                     assign err_data_out = (gated_capt_out ^ tdc);
203                     
204                     always_ff @(posedge CLK_int_vl_muxed or negedge rst_sms)
205        1/1            if (!rst_sms)
206                         begin
207        1/1                swt_r &lt;=  32'd0;
208                         end
209        1/1            else if (scan_mode)
210                         begin
211        1/1                swt_r &lt;=  swt_nxt;
212                         end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_167538_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2219.html#inst_tag_167538" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_167538_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2219.html#inst_tag_167538" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">34</td>
<td class="rt">20</td>
<td class="rt">58.82 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">488</td>
<td class="rt">354</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">34</td>
<td class="rt">20</td>
<td class="rt">58.82 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">354</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_me</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_DLY_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_DO[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DO[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_DLY[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_RWM[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_167538_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2219.html#inst_tag_167538" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_34</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">134</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">142</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">150</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">158</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">166</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">182</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">205</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
135              1'b1 : bmux_me = t_me;
           <font color = "red">      ==></font>
136              default : bmux_me = CE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
143              1'b1 : bmux_we = t_we;
           <font color = "red">      ==></font>
144              default : bmux_we = GWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
150            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
151              1'b1 : bmux_data = t_data;
           <font color = "red">      ==></font>
152              default : bmux_data = DI;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
159              1'b1 : bmux_wem = t_wem;
           <font color = "red">      ==></font>
160              default : bmux_wem = BYWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
166            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
167              1'b1 : bmux_addr = t_addr;
           <font color = "red">      ==></font>
168              default : bmux_addr = A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
182            case (swt_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "green">-1-</font>  
183              1'b1 : wt_mux_out = swt_r;
           <font color = "green">      ==></font>
184              default : wt_mux_out = mem_data_out;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
205          if (!rst_sms)
             <font color = "green">-1-</font>  
206            begin
207              swt_r <=  32'd0;
           <font color = "green">      ==></font>
208            end
209          else if (scan_mode)
                  <font color = "red">-2-</font>  
210            begin
211              swt_r <=  swt_nxt;
           <font color = "green">      ==></font>
212            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_167539'>
<a name="inst_tag_167539_Line"></a>
<b>Line Coverage for Instance : <a href="mod2219.html#inst_tag_167539" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>22</td><td>17</td><td>77.27</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>134</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>142</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>150</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>158</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>166</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>182</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>205</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
133                       begin
134        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
135        <font color = "red">0/1     ==>        1'b1 : bmux_me = t_me;</font>
136        1/1                default : bmux_me = CE_N;
137                         endcase
138                       end
139                     
140                     always_comb
141                       begin
142        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
143        <font color = "red">0/1     ==>        1'b1 : bmux_we = t_we;</font>
144        1/1                default : bmux_we = GWE_N;
145                         endcase
146                       end
147                     
148                     always_comb
149                       begin
150        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
151        <font color = "red">0/1     ==>        1'b1 : bmux_data = t_data;</font>
152        1/1                default : bmux_data = DI;
153                         endcase
154                       end
155                     
156                     always_comb
157                       begin
158        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
159        <font color = "red">0/1     ==>        1'b1 : bmux_wem = t_wem;</font>
160        1/1                default : bmux_wem = BYWE_N;
161                         endcase
162                       end
163                     
164                     always_comb
165                       begin
166        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
167        <font color = "red">0/1     ==>        1'b1 : bmux_addr = t_addr;</font>
168        1/1                default : bmux_addr = A;
169                         endcase
170                       end
171                     
172                     assign int_T_DLY = mux_T_DLY_smpr;
173                     assign int_T_RWM = mux_T_RWM_smpr;
174                     assign bist_en_int = biste_r;
175                     assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
176                     assign wr_tclk_en_int = !scan_mode;
177                     assign swt_en_int = scan_mode;
178                     assign scan_mode = dm0 | dm1 | dm2;
179                     
180                     always_comb
181                       begin
182        1/1              case (swt_en_int) // synopsys infer_mux infer_mux_override 
183        1/1                1'b1 : wt_mux_out = swt_r;
184        1/1                default : wt_mux_out = mem_data_out;
185                         endcase
186                       end
187                     
188                     assign swt_nxt = bmux_data;
189                     assign DO = wt_mux_out;
190                     assign mem_data_out = int_DO;
191                     assign tdc2bits_capt = tdc2bits &amp; {2{capt_en}};
192                     assign tdc = {16 {tdc2bits_capt}};
193                     assign capt_in = wt_mux_out;
194                     
195                     memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_preserved_and #(.width(32)) U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_preserved_and (
196                                           .and_in1 (capt_in),      // Data Input
197                                           .and_in2 (capt_en),      // Capture Enable
198                                           .and_out (gated_capt_out) // Data Output
199                                         );
200                     
201                     
202                     assign err_data_out = (gated_capt_out ^ tdc);
203                     
204                     always_ff @(posedge CLK_int_vl_muxed or negedge rst_sms)
205        1/1            if (!rst_sms)
206                         begin
207        1/1                swt_r &lt;=  32'd0;
208                         end
209        1/1            else if (scan_mode)
210                         begin
211        1/1                swt_r &lt;=  swt_nxt;
212                         end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_167539_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2219.html#inst_tag_167539" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_167539_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2219.html#inst_tag_167539" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">34</td>
<td class="rt">20</td>
<td class="rt">58.82 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">488</td>
<td class="rt">354</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">34</td>
<td class="rt">20</td>
<td class="rt">58.82 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">354</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_me</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_DLY_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_DO[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DO[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_DLY[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_RWM[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_167539_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2219.html#inst_tag_167539" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_35</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">134</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">142</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">150</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">158</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">166</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">182</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">205</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
135              1'b1 : bmux_me = t_me;
           <font color = "red">      ==></font>
136              default : bmux_me = CE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
143              1'b1 : bmux_we = t_we;
           <font color = "red">      ==></font>
144              default : bmux_we = GWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
150            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
151              1'b1 : bmux_data = t_data;
           <font color = "red">      ==></font>
152              default : bmux_data = DI;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
159              1'b1 : bmux_wem = t_wem;
           <font color = "red">      ==></font>
160              default : bmux_wem = BYWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
166            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
167              1'b1 : bmux_addr = t_addr;
           <font color = "red">      ==></font>
168              default : bmux_addr = A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
182            case (swt_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "green">-1-</font>  
183              1'b1 : wt_mux_out = swt_r;
           <font color = "green">      ==></font>
184              default : wt_mux_out = mem_data_out;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
205          if (!rst_sms)
             <font color = "green">-1-</font>  
206            begin
207              swt_r <=  32'd0;
           <font color = "green">      ==></font>
208            end
209          else if (scan_mode)
                  <font color = "red">-2-</font>  
210            begin
211              swt_r <=  swt_nxt;
           <font color = "green">      ==></font>
212            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_167540'>
<a name="inst_tag_167540_Line"></a>
<b>Line Coverage for Instance : <a href="mod2219.html#inst_tag_167540" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>22</td><td>17</td><td>77.27</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>134</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>142</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>150</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>158</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>166</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>182</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>205</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
133                       begin
134        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
135        <font color = "red">0/1     ==>        1'b1 : bmux_me = t_me;</font>
136        1/1                default : bmux_me = CE_N;
137                         endcase
138                       end
139                     
140                     always_comb
141                       begin
142        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
143        <font color = "red">0/1     ==>        1'b1 : bmux_we = t_we;</font>
144        1/1                default : bmux_we = GWE_N;
145                         endcase
146                       end
147                     
148                     always_comb
149                       begin
150        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
151        <font color = "red">0/1     ==>        1'b1 : bmux_data = t_data;</font>
152        1/1                default : bmux_data = DI;
153                         endcase
154                       end
155                     
156                     always_comb
157                       begin
158        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
159        <font color = "red">0/1     ==>        1'b1 : bmux_wem = t_wem;</font>
160        1/1                default : bmux_wem = BYWE_N;
161                         endcase
162                       end
163                     
164                     always_comb
165                       begin
166        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
167        <font color = "red">0/1     ==>        1'b1 : bmux_addr = t_addr;</font>
168        1/1                default : bmux_addr = A;
169                         endcase
170                       end
171                     
172                     assign int_T_DLY = mux_T_DLY_smpr;
173                     assign int_T_RWM = mux_T_RWM_smpr;
174                     assign bist_en_int = biste_r;
175                     assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
176                     assign wr_tclk_en_int = !scan_mode;
177                     assign swt_en_int = scan_mode;
178                     assign scan_mode = dm0 | dm1 | dm2;
179                     
180                     always_comb
181                       begin
182        1/1              case (swt_en_int) // synopsys infer_mux infer_mux_override 
183        1/1                1'b1 : wt_mux_out = swt_r;
184        1/1                default : wt_mux_out = mem_data_out;
185                         endcase
186                       end
187                     
188                     assign swt_nxt = bmux_data;
189                     assign DO = wt_mux_out;
190                     assign mem_data_out = int_DO;
191                     assign tdc2bits_capt = tdc2bits &amp; {2{capt_en}};
192                     assign tdc = {16 {tdc2bits_capt}};
193                     assign capt_in = wt_mux_out;
194                     
195                     memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_preserved_and #(.width(32)) U_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_preserved_and (
196                                           .and_in1 (capt_in),      // Data Input
197                                           .and_in2 (capt_en),      // Capture Enable
198                                           .and_out (gated_capt_out) // Data Output
199                                         );
200                     
201                     
202                     assign err_data_out = (gated_capt_out ^ tdc);
203                     
204                     always_ff @(posedge CLK_int_vl_muxed or negedge rst_sms)
205        1/1            if (!rst_sms)
206                         begin
207        1/1                swt_r &lt;=  32'd0;
208                         end
209        1/1            else if (scan_mode)
210                         begin
211        1/1                swt_r &lt;=  swt_nxt;
212                         end
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_167540_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2219.html#inst_tag_167540" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       175
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_167540_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2219.html#inst_tag_167540" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">34</td>
<td class="rt">20</td>
<td class="rt">58.82 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">488</td>
<td class="rt">354</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">34</td>
<td class="rt">20</td>
<td class="rt">58.82 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">488</td>
<td class="rt">354</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">244</td>
<td class="rt">177</td>
<td class="rt">72.54 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_me</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_we</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_RWM_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mux_T_DLY_smpr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_DO[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DO[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_DLY[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_T_RWM[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_167540_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2219.html#inst_tag_167540" >gemini_tb.DUT.soc_ss_inst.memory_ss.sram4b.vl_wr_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int_top_36</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">175</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">134</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">142</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">150</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">158</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">166</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">182</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">205</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
175        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "green">-1-</font>  
                                          <font color = "green">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
134            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
135              1'b1 : bmux_me = t_me;
           <font color = "red">      ==></font>
136              default : bmux_me = CE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
143              1'b1 : bmux_we = t_we;
           <font color = "red">      ==></font>
144              default : bmux_we = GWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
150            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
151              1'b1 : bmux_data = t_data;
           <font color = "red">      ==></font>
152              default : bmux_data = DI;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
158            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
159              1'b1 : bmux_wem = t_wem;
           <font color = "red">      ==></font>
160              default : bmux_wem = BYWE_N;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
166            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
167              1'b1 : bmux_addr = t_addr;
           <font color = "red">      ==></font>
168              default : bmux_addr = A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
182            case (swt_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "green">-1-</font>  
183              1'b1 : wt_mux_out = swt_r;
           <font color = "green">      ==></font>
184              default : wt_mux_out = mem_data_out;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
205          if (!rst_sms)
             <font color = "green">-1-</font>  
206            begin
207              swt_r <=  32'd0;
           <font color = "green">      ==></font>
208            end
209          else if (scan_mode)
                  <font color = "red">-2-</font>  
210            begin
211              swt_r <=  swt_nxt;
           <font color = "green">      ==></font>
212            end
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_167537">
    <li>
      <a href="#inst_tag_167537_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_167537_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_167537_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_167537_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_167538">
    <li>
      <a href="#inst_tag_167538_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_167538_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_167538_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_167538_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_167539">
    <li>
      <a href="#inst_tag_167539_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_167539_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_167539_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_167539_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_167540">
    <li>
      <a href="#inst_tag_167540_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_167540_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_167540_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_167540_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_memss_wrap_dti_spp_tm16ffcll_16384x32_32byw2xc_m_shd_1_int">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
